
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008133                       # Number of seconds simulated
sim_ticks                                  8132793000                       # Number of ticks simulated
final_tick                                 8132793000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  38024                       # Simulator instruction rate (inst/s)
host_op_rate                                    39110                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                9072616                       # Simulator tick rate (ticks/s)
host_mem_usage                                 696972                       # Number of bytes of host memory used
host_seconds                                   896.41                       # Real time elapsed on the host
sim_insts                                    34084760                       # Number of instructions simulated
sim_ops                                      35058772                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           43904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           79552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             123456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43904                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1929                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            5398391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            9781633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15180025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       5398391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5398391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           5398391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           9781633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15180025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1929                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1929                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 123456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  123456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4116835500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1929                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    417.081081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   240.901180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.730823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           87     29.39%     29.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           66     22.30%     51.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      8.45%     60.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      6.08%     66.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      3.04%     69.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.03%     71.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      3.38%     74.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.69%     76.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           70     23.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          296                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     40764000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                76932750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9645000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21132.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39882.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        15.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     15.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1633                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2134181.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1306620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   694485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9289140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         70683600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             28175100                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4008960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       153410940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       111836640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1799358120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2178775725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            267.900059                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4054527000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      7591000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      30086000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7432865000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    291237250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      34598500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    336415250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   806820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   428835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 4483920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             10637910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               967200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        40544100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23047200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1913789280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2011915185                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            247.383056                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4107099750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1782500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       7328000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   7958013500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     60016500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      16740750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     88911750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4057668                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3641126                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             16473                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3492035                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3459701                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.074064                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  172359                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               6510                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           23085                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              22750                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              335                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         16265587                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              30104                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       34530634                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     4057668                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3654810                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      16152134                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   33198                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  438                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           274                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          854                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10054758                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   499                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           16200403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.195721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.994702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   325018      2.01%      2.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5764455     35.58%     37.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   525677      3.24%     40.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  9585253     59.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             16200403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.249463                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.122926                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   240340                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                548764                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  15125189                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                270040                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  16070                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              3460163                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   542                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               35468950                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 66337                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  16070                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   458267                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   46620                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          18435                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  15169054                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                491957                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               35417166                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 32605                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                219827                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   4604                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     73                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 143838                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            47166767                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             181405753                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         61618544                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              46699640                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   467106                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                266                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            263                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    620705                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3722681                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3786771                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             35814                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              516                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   35371757                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 478                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  35341934                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10351                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          313449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       857104                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             36                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      16200403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.181547                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.698932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              378612      2.34%      2.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1525206      9.41%     11.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             9165393     56.58%     68.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5038826     31.10%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               92366      0.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16200403                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5084110     84.61%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 468582      7.80%     92.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                455844      7.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              27710493     78.41%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20586      0.06%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3828400     10.83%     89.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3782425     10.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               35341934                       # Type of FU issued
system.cpu.iq.rate                           2.172804                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6008552                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.170012                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           92903123                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          35685782                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     35190445                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  48                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               41350440                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49009                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        48461                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        31585                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       112934                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1082                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  16070                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   31328                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   740                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            35372240                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3722681                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3786771                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                262                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     26                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   705                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            116                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12289                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7887                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                20176                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              35317187                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3814954                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24744                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             5                       # number of nop insts executed
system.cpu.iew.exec_refs                      7596243                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4010210                       # Number of branches executed
system.cpu.iew.exec_stores                    3781289                       # Number of stores executed
system.cpu.iew.exec_rate                     2.171283                       # Inst execution rate
system.cpu.iew.wb_sent                       35190840                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      35190461                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  26240468                       # num instructions producing a value
system.cpu.iew.wb_consumers                  65061152                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.163492                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.403320                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          292728                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             442                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             15950                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     16153766                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.170316                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.253929                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3594985     22.25%     22.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4254347     26.34%     48.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4531077     28.05%     76.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       260800      1.61%     78.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       421248      2.61%     80.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1764922     10.93%     91.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        43814      0.27%     92.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        73199      0.45%     92.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1209374      7.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     16153766                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             34084760                       # Number of instructions committed
system.cpu.commit.committedOps               35058772                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        7429402                       # Number of memory references committed
system.cpu.commit.loads                       3674218                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                    3984163                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  31456797                       # Number of committed integer instructions.
system.cpu.commit.function_calls               183733                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         27608787     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20583      0.06%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3674218     10.48%     89.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3755168     10.71%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          35058772                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1209374                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     50295749                       # The number of ROB reads
system.cpu.rob.rob_writes                    70749656                       # The number of ROB writes
system.cpu.timesIdled                             508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           65184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    34084760                       # Number of Instructions Simulated
system.cpu.committedOps                      35058772                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.477210                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.477210                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.095514                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.095514                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 60437594                       # number of integer regfile reads
system.cpu.int_regfile_writes                23677207                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 117516167                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 23090225                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7470297                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    861                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               434                       # number of replacements
system.cpu.dcache.tags.tagsinuse           996.683086                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5609411                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1458                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3847.332647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            166500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   996.683086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.973323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11238848                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11238848                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      3662548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3662548                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1946435                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1946435                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          213                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          213                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       5608983                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5608983                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      5608983                       # number of overall hits
system.cpu.dcache.overall_hits::total         5608983                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           498                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8784                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         9282                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9282                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         9282                       # number of overall misses
system.cpu.dcache.overall_misses::total          9282                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     23163500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23163500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    618898500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    618898500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        98500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        98500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    642062000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    642062000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    642062000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    642062000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3663046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3663046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1955219                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1955219                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      5618265                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5618265                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      5618265                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5618265                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004493                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009302                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009302                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001652                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001652                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001652                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001652                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 46513.052209                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46513.052209                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70457.479508                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70457.479508                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        49250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69172.807585                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69172.807585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69172.807585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69172.807585                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       141696                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1068                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   132.674157                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          434                       # number of writebacks
system.cpu.dcache.writebacks::total               434                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          199                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         7625                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7625                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         7824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         7824                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7824                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          299                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1159                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1159                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1458                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1458                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     13372000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13372000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     86563500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86563500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     99935500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     99935500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     99935500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     99935500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000260                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000260                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 44722.408027                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44722.408027                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74688.093184                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74688.093184                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68542.866941                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68542.866941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68542.866941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68542.866941                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               336                       # number of replacements
system.cpu.icache.tags.tagsinuse           437.471506                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10053785                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12906.014121                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   437.471506                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.854437                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.854437                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20110287                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20110287                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     10053785                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10053785                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10053785                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10053785                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10053785                       # number of overall hits
system.cpu.icache.overall_hits::total        10053785                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          969                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           969                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          969                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            969                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          969                       # number of overall misses
system.cpu.icache.overall_misses::total           969                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     81740488                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81740488                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     81740488                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81740488                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     81740488                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81740488                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10054754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10054754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10054754                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10054754                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10054754                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10054754                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000096                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000096                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000096                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000096                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000096                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000096                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 84355.508772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84355.508772                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 84355.508772                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84355.508772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 84355.508772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84355.508772                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        24441                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1316                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               203                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   120.399015                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   219.333333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          336                       # number of writebacks
system.cpu.icache.writebacks::total               336                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          190                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          779                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          779                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          779                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          779                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          779                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     65676992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65676992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     65676992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65676992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     65676992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65676992                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84309.360719                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84309.360719                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84309.360719                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84309.360719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84309.360719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84309.360719                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              344                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 516                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  172                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   399.126304                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       428                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   5071000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      399.126304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.012180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012180                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           428                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.013062                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     24457                       # Number of tag accesses
system.l2.tags.data_accesses                    24457                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              299                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              430                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 44                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    44                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               165                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    92                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   209                       # number of demand (read+write) hits
system.l2.demand_hits::total                      301                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   92                       # number of overall hits
system.l2.overall_hits::cpu.data                  209                       # number of overall hits
system.l2.overall_hits::total                     301                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             1115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1115                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              687                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             134                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 687                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1249                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1936                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                687                       # number of overall misses
system.l2.overall_misses::cpu.data               1249                       # number of overall misses
system.l2.overall_misses::total                  1936                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     84375000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      84375000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64282000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64282000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     11845000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11845000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64282000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      96220000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        160502000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64282000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     96220000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       160502000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          430                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               779                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1458                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2237                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              779                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1458                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2237                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.962036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.962036                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.881900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.881900                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448161                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448161                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.881900                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.856653                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.865445                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.881900                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.856653                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.865445                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75672.645740                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75672.645740                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 93569.141194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93569.141194                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88395.522388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88395.522388                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 93569.141194                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77037.630104                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82903.925620                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 93569.141194                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77037.630104                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82903.925620                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          285                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            285                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1115                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          686                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          686                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          128                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1929                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2214                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     77685000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     77685000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     60100500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60100500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     10685000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10685000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     60100500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     88370000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    148470500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     60100500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     88370000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    148470500                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.962036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.962036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.880616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.880616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.428094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.428094                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.880616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.852538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.862316                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.880616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.852538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989718                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69672.645740                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69672.645740                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 87610.058309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87610.058309                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83476.562500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83476.562500                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 87610.058309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 71094.127112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76967.599793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 87610.058309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 71094.127112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67059.846432                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           35                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                814                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1115                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1115                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            814                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       123456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  123456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1929                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1929    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1929                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2388000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10194000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         3007                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            285                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          283                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8132793000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1078                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          471                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1159                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1159                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           779                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       121088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 192448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             285                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2522                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.130452                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.339214                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2195     87.03%     87.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    325     12.89%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2522                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2273500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1168999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2189994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
