Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 27 13:56:40 2024
| Host         : LAPTOP-4NG0TGNQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          3           
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.139        0.000                      0                 6040        0.026        0.000                      0                 6040        4.020        0.000                       0                  2760  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.139        0.000                      0                 6029        0.026        0.000                      0                 6029        4.020        0.000                       0                  2759  
clk_fpga_1                                                                                                                                                     37.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.238        0.000                      0                   11        0.504        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 2.446ns (29.273%)  route 5.910ns (70.727%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[26])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[26]
                         net (fo=1, routed)           1.174     5.652    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[38]
    SLICE_X26Y99         LUT6 (Prop_lut6_I2_O)        0.124     5.776 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_22/O
                         net (fo=3, routed)           0.613     6.389    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_22_n_0
    SLICE_X28Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.513 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9__0/O
                         net (fo=5, routed)           0.816     7.329    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1
    SLICE_X33Y96         LUT5 (Prop_lut5_I0_O)        0.150     7.479 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1__0/O
                         net (fo=17, routed)          1.203     8.682    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[0]
    SLICE_X44Y104        LUT6 (Prop_lut6_I5_O)        0.353     9.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_10/O
                         net (fo=1, routed)           0.574     9.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_10_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_3/O
                         net (fo=3, routed)           1.004    10.737    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.861 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_1__0/O
                         net (fo=4, routed)           0.525    11.387    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]_0[0]
    SLICE_X48Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.477    12.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X48Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.526    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 2.446ns (29.273%)  route 5.910ns (70.727%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[26])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[26]
                         net (fo=1, routed)           1.174     5.652    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[38]
    SLICE_X26Y99         LUT6 (Prop_lut6_I2_O)        0.124     5.776 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_22/O
                         net (fo=3, routed)           0.613     6.389    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_22_n_0
    SLICE_X28Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.513 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9__0/O
                         net (fo=5, routed)           0.816     7.329    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1
    SLICE_X33Y96         LUT5 (Prop_lut5_I0_O)        0.150     7.479 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1__0/O
                         net (fo=17, routed)          1.203     8.682    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[0]
    SLICE_X44Y104        LUT6 (Prop_lut6_I5_O)        0.353     9.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_10/O
                         net (fo=1, routed)           0.574     9.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_10_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_3/O
                         net (fo=3, routed)           1.004    10.737    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.861 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_1__0/O
                         net (fo=4, routed)           0.525    11.387    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]_0[0]
    SLICE_X48Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.477    12.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X48Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.526    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 2.446ns (29.273%)  route 5.910ns (70.727%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[26])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[26]
                         net (fo=1, routed)           1.174     5.652    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[38]
    SLICE_X26Y99         LUT6 (Prop_lut6_I2_O)        0.124     5.776 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_22/O
                         net (fo=3, routed)           0.613     6.389    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_22_n_0
    SLICE_X28Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.513 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9__0/O
                         net (fo=5, routed)           0.816     7.329    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1
    SLICE_X33Y96         LUT5 (Prop_lut5_I0_O)        0.150     7.479 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1__0/O
                         net (fo=17, routed)          1.203     8.682    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[0]
    SLICE_X44Y104        LUT6 (Prop_lut6_I5_O)        0.353     9.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_10/O
                         net (fo=1, routed)           0.574     9.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_10_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_3/O
                         net (fo=3, routed)           1.004    10.737    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.861 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_1__0/O
                         net (fo=4, routed)           0.525    11.387    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]_0[0]
    SLICE_X48Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.477    12.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X48Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.526    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 2.446ns (29.273%)  route 5.910ns (70.727%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[26])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[26]
                         net (fo=1, routed)           1.174     5.652    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[38]
    SLICE_X26Y99         LUT6 (Prop_lut6_I2_O)        0.124     5.776 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_22/O
                         net (fo=3, routed)           0.613     6.389    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_22_n_0
    SLICE_X28Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.513 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9__0/O
                         net (fo=5, routed)           0.816     7.329    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1
    SLICE_X33Y96         LUT5 (Prop_lut5_I0_O)        0.150     7.479 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1__0/O
                         net (fo=17, routed)          1.203     8.682    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[0]
    SLICE_X44Y104        LUT6 (Prop_lut6_I5_O)        0.353     9.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_10/O
                         net (fo=1, routed)           0.574     9.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_10_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_3/O
                         net (fo=3, routed)           1.004    10.737    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.861 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_1__0/O
                         net (fo=4, routed)           0.525    11.387    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]_0[0]
    SLICE_X48Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.477    12.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[8]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X48Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.526    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 2.606ns (31.114%)  route 5.770ns (68.886%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[4])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[4]
                         net (fo=17, routed)          1.861     6.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_0[4]
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.469 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_6__0/O
                         net (fo=1, routed)           0.000     6.469    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_6__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.002 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target_reg[19]_i_3/CO[3]
                         net (fo=3, routed)           1.276     8.278    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X42Y102        LUT4 (Prop_lut4_I1_O)        0.124     8.402 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_18__0/O
                         net (fo=1, routed)           0.587     8.990    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_18__0_n_0
    SLICE_X42Y102        LUT6 (Prop_lut6_I4_O)        0.124     9.114 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_5__0/O
                         net (fo=8, routed)           0.789     9.903    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_5__0_n_0
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.124    10.027 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_2/O
                         net (fo=19, routed)          0.642    10.669    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]
    SLICE_X42Y98         LUT4 (Prop_lut4_I0_O)        0.124    10.793 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.613    11.406    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_41
    SLICE_X42Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X42Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X42Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 2.606ns (31.114%)  route 5.770ns (68.886%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[4])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[4]
                         net (fo=17, routed)          1.861     6.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_0[4]
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.469 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_6__0/O
                         net (fo=1, routed)           0.000     6.469    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_6__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.002 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target_reg[19]_i_3/CO[3]
                         net (fo=3, routed)           1.276     8.278    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X42Y102        LUT4 (Prop_lut4_I1_O)        0.124     8.402 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_18__0/O
                         net (fo=1, routed)           0.587     8.990    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_18__0_n_0
    SLICE_X42Y102        LUT6 (Prop_lut6_I4_O)        0.124     9.114 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_5__0/O
                         net (fo=8, routed)           0.789     9.903    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_5__0_n_0
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.124    10.027 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_2/O
                         net (fo=19, routed)          0.642    10.669    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]
    SLICE_X42Y98         LUT4 (Prop_lut4_I0_O)        0.124    10.793 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.613    11.406    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_41
    SLICE_X42Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X42Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X42Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 2.606ns (31.114%)  route 5.770ns (68.886%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[4])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[4]
                         net (fo=17, routed)          1.861     6.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_0[4]
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.469 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_6__0/O
                         net (fo=1, routed)           0.000     6.469    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_6__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.002 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target_reg[19]_i_3/CO[3]
                         net (fo=3, routed)           1.276     8.278    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X42Y102        LUT4 (Prop_lut4_I1_O)        0.124     8.402 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_18__0/O
                         net (fo=1, routed)           0.587     8.990    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_18__0_n_0
    SLICE_X42Y102        LUT6 (Prop_lut6_I4_O)        0.124     9.114 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_5__0/O
                         net (fo=8, routed)           0.789     9.903    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_5__0_n_0
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.124    10.027 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_2/O
                         net (fo=19, routed)          0.642    10.669    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]
    SLICE_X42Y98         LUT4 (Prop_lut4_I0_O)        0.124    10.793 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.613    11.406    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_41
    SLICE_X42Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X42Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X42Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 2.606ns (31.114%)  route 5.770ns (68.886%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[4])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[4]
                         net (fo=17, routed)          1.861     6.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_0[4]
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.469 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_6__0/O
                         net (fo=1, routed)           0.000     6.469    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_6__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.002 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target_reg[19]_i_3/CO[3]
                         net (fo=3, routed)           1.276     8.278    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X42Y102        LUT4 (Prop_lut4_I1_O)        0.124     8.402 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_18__0/O
                         net (fo=1, routed)           0.587     8.990    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_18__0_n_0
    SLICE_X42Y102        LUT6 (Prop_lut6_I4_O)        0.124     9.114 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_5__0/O
                         net (fo=8, routed)           0.789     9.903    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_5__0_n_0
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.124    10.027 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_2/O
                         net (fo=19, routed)          0.642    10.669    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]
    SLICE_X42Y98         LUT4 (Prop_lut4_I0_O)        0.124    10.793 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.613    11.406    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_41
    SLICE_X42Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X42Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X42Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 2.783ns (33.290%)  route 5.577ns (66.710%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.632     6.113    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.237 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_8/O
                         net (fo=1, routed)           0.000     6.237    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_8_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.750 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[51]_i_4/CO[3]
                         net (fo=3, routed)           1.123     7.874    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60
    SLICE_X32Y75         LUT5 (Prop_lut5_I4_O)        0.117     7.991 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_28/O
                         net (fo=3, routed)           0.969     8.959    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_6
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.331     9.290 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_13/O
                         net (fo=1, routed)           1.029    10.319    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[8]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.124    10.443 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.444    10.887    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.011 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[8]_i_1/O
                         net (fo=4, routed)           0.379    11.391    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[8]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.465    12.644    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X34Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X34Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.550    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 2.783ns (33.290%)  route 5.577ns (66.710%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.632     6.113    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.237 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_8/O
                         net (fo=1, routed)           0.000     6.237    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_8_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.750 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[51]_i_4/CO[3]
                         net (fo=3, routed)           1.123     7.874    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60
    SLICE_X32Y75         LUT5 (Prop_lut5_I4_O)        0.117     7.991 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_28/O
                         net (fo=3, routed)           0.969     8.959    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_6
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.331     9.290 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_13/O
                         net (fo=1, routed)           1.029    10.319    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[8]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.124    10.443 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.444    10.887    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.011 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[8]_i_1/O
                         net (fo=4, routed)           0.379    11.391    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[8]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.465    12.644    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X34Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X34Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.550    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  1.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.944%)  route 0.141ns (43.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.641     0.977    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[19]/Q
                         net (fo=1, routed)           0.141     1.259    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[19]
    SLICE_X32Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.304 r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.304    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X32Y98         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.826     1.192    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y98         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.121     1.278    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/Misc_LVDS_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.899%)  route 0.247ns (60.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.551     0.887    design_1_i/Misc_LVDS_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  design_1_i/Misc_LVDS_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/Misc_LVDS_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.247     1.298    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X42Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.035     1.153    
    SLICE_X42Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.262    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X57Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.100     1.236    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X58Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.934     1.300    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X58Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.288     1.012    
    SLICE_X58Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.195    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.557     0.893    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y97         FDRE                                         r  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.101     1.135    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X42Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X42Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.742%)  route 0.121ns (46.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.551     0.887    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X48Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.121     1.149    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X46Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.819     1.185    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.921    
    SLICE_X46Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.742%)  route 0.121ns (46.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.551     0.887    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X48Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.121     1.149    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X46Y84         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.818     1.184    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y84         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.920    
    SLICE_X46Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.482%)  route 0.205ns (55.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.543     0.879    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X50Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=15, routed)          0.205     1.247    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X46Y79         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.813     1.179    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y79         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.035     1.144    
    SLICE_X46Y79         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.191    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.482%)  route 0.205ns (55.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.543     0.879    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X50Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=15, routed)          0.205     1.247    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X46Y79         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.813     1.179    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y79         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.035     1.144    
    SLICE_X46Y79         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.191    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.482%)  route 0.205ns (55.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.543     0.879    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X50Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=15, routed)          0.205     1.247    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X46Y79         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.813     1.179    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y79         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.035     1.144    
    SLICE_X46Y79         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.191    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.482%)  route 0.205ns (55.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.543     0.879    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X50Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=15, routed)          0.205     1.247    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X46Y79         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.813     1.179    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y79         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.035     1.144    
    SLICE_X46Y79         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.191    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X51Y91    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y85    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y85    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y85    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y91    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y91    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y91    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y91    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y89    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y88    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y88    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y88    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y88    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.642ns (32.256%)  route 1.348ns (67.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 9.569 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.651     2.945    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=5, routed)           0.735     4.198    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/DATA_WORD_2
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.322 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/cur_state[1]_i_3/O
                         net (fo=2, routed)           0.613     4.935    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst_n_5
    SLICE_X42Y90         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.007     8.187    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.122     8.309 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.536     8.844    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.263     9.107 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.461     9.569    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.115     9.684    
                         clock uncertainty           -0.154     9.530    
    SLICE_X42Y90         FDPE (Recov_fdpe_C_PRE)     -0.356     9.174    design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.174    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.642ns (32.256%)  route 1.348ns (67.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 9.569 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.651     2.945    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=5, routed)           0.735     4.198    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/DATA_WORD_2
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.322 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/cur_state[1]_i_3/O
                         net (fo=2, routed)           0.613     4.935    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst_n_5
    SLICE_X42Y90         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.007     8.187    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.122     8.309 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.536     8.844    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.263     9.107 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.461     9.569    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.115     9.684    
                         clock uncertainty           -0.154     9.530    
    SLICE_X42Y90         FDCE (Recov_fdce_C_CLR)     -0.314     9.216    design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.573ns (16.866%)  route 2.824ns (83.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 13.968 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.700     2.994    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          2.083     5.533    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.117     5.650 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg[7]_i_2/O
                         net (fo=145, routed)         0.742     6.391    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg[7]_i_2_n_0
    SLICE_X43Y89         FDCE                                         f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.984    13.164    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y89         LUT2 (Prop_lut2_I0_O)        0.122    13.286 r  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkdiv[0]_INST_0/O
                         net (fo=1, routed)           0.682    13.968    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk_0[0]
    SLICE_X43Y89         FDCE                                         r  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/C
                         clock pessimism              0.115    14.082    
                         clock uncertainty           -0.154    13.928    
    SLICE_X43Y89         FDCE (Recov_fdce_C_CLR)     -0.431    13.497    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.497    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.762ns  (logic 0.648ns (36.786%)  route 1.114ns (63.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 19.552 - 15.000 ) 
    Source Clock Delay      (SCD):    5.264ns = ( 10.264 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.311     8.605    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.152     8.757 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.652     9.409    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.326     9.735 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.529    10.264    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDPE (Prop_fdpe_C_Q)         0.524    10.788 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.689    11.477    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.601 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.425    12.026    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X40Y90         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.007    18.187    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.122    18.309 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.536    18.844    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.263    19.107 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.444    19.552    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X40Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.627    20.179    
                         clock uncertainty           -0.154    20.025    
    SLICE_X40Y90         FDCE (Recov_fdce_C_CLR)     -0.402    19.623    design_1_i/LVDS_Tx_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         19.623    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.757ns  (logic 0.648ns (36.877%)  route 1.109ns (63.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 19.552 - 15.000 ) 
    Source Clock Delay      (SCD):    5.264ns = ( 10.264 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.311     8.605    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.152     8.757 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.652     9.409    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.326     9.735 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.529    10.264    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDPE (Prop_fdpe_C_Q)         0.524    10.788 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.689    11.477    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.601 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.420    12.021    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X41Y90         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.007    18.187    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.122    18.309 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.536    18.844    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.263    19.107 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.444    19.552    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X41Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/C  (IS_INVERTED)
                         clock pessimism              0.627    20.179    
                         clock uncertainty           -0.154    20.025    
    SLICE_X41Y90         FDCE (Recov_fdce_C_CLR)     -0.402    19.623    design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg
  -------------------------------------------------------------------
                         required time                         19.623    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.712ns  (logic 0.648ns (37.847%)  route 1.064ns (62.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 19.546 - 15.000 ) 
    Source Clock Delay      (SCD):    5.264ns = ( 10.264 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.311     8.605    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.152     8.757 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.652     9.409    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.326     9.735 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.529    10.264    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDPE (Prop_fdpe_C_Q)         0.524    10.788 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.689    11.477    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.601 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.375    11.976    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X40Y89         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.007    18.187    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.122    18.309 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.536    18.844    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.263    19.107 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.439    19.546    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X40Y89         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.627    20.173    
                         clock uncertainty           -0.154    20.019    
    SLICE_X40Y89         FDCE (Recov_fdce_C_CLR)     -0.402    19.617    design_1_i/LVDS_Tx_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.617    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.643ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[5]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.762ns  (logic 0.648ns (36.786%)  route 1.114ns (63.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 19.552 - 15.000 ) 
    Source Clock Delay      (SCD):    5.264ns = ( 10.264 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.311     8.605    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.152     8.757 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.652     9.409    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.326     9.735 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.529    10.264    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDPE (Prop_fdpe_C_Q)         0.524    10.788 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.689    11.477    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.601 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.425    12.026    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X40Y90         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.007    18.187    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.122    18.309 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.536    18.844    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.263    19.107 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.444    19.552    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X40Y90         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.627    20.179    
                         clock uncertainty           -0.154    20.025    
    SLICE_X40Y90         FDPE (Recov_fdpe_C_PRE)     -0.356    19.669    design_1_i/LVDS_Tx_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  7.643    

Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.712ns  (logic 0.648ns (37.847%)  route 1.064ns (62.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 19.546 - 15.000 ) 
    Source Clock Delay      (SCD):    5.264ns = ( 10.264 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.311     8.605    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.152     8.757 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.652     9.409    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.326     9.735 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.529    10.264    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDPE (Prop_fdpe_C_Q)         0.524    10.788 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.689    11.477    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.601 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.375    11.976    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X40Y89         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.007    18.187    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.122    18.309 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.536    18.844    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.263    19.107 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.439    19.546    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X40Y89         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.627    20.173    
                         clock uncertainty           -0.154    20.019    
    SLICE_X40Y89         FDPE (Recov_fdpe_C_PRE)     -0.356    19.663    design_1_i/LVDS_Tx_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.663    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  7.687    

Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.712ns  (logic 0.648ns (37.847%)  route 1.064ns (62.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 19.546 - 15.000 ) 
    Source Clock Delay      (SCD):    5.264ns = ( 10.264 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.311     8.605    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.152     8.757 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.652     9.409    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.326     9.735 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.529    10.264    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDPE (Prop_fdpe_C_Q)         0.524    10.788 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.689    11.477    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.601 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.375    11.976    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X40Y89         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.007    18.187    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.122    18.309 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.536    18.844    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.263    19.107 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.439    19.546    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X40Y89         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.627    20.173    
                         clock uncertainty           -0.154    20.019    
    SLICE_X40Y89         FDPE (Recov_fdpe_C_PRE)     -0.356    19.663    design_1_i/LVDS_Tx_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.663    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  7.687    

Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.712ns  (logic 0.648ns (37.847%)  route 1.064ns (62.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 19.546 - 15.000 ) 
    Source Clock Delay      (SCD):    5.264ns = ( 10.264 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.311     8.605    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.152     8.757 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.652     9.409    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.326     9.735 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.529    10.264    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDPE (Prop_fdpe_C_Q)         0.524    10.788 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.689    11.477    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.601 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.375    11.976    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X40Y89         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        2.007    18.187    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.122    18.309 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.536    18.844    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.263    19.107 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.439    19.546    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X40Y89         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.627    20.173    
                         clock uncertainty           -0.154    20.019    
    SLICE_X40Y89         FDPE (Recov_fdpe_C_PRE)     -0.356    19.663    design_1_i/LVDS_Tx_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.663    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  7.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.190ns (13.895%)  route 1.177ns (86.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.569     0.905    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.919     1.964    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.049     2.013 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg[7]_i_2/O
                         net (fo=145, routed)         0.259     2.272    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg[7]_i_2_n_0
    SLICE_X43Y89         FDCE                                         f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.093     1.459    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y89         LUT2 (Prop_lut2_I0_O)        0.055     1.514 r  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkdiv[0]_INST_0/O
                         net (fo=1, routed)           0.353     1.867    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk_0[0]
    SLICE_X43Y89         FDCE                                         r  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/C
                         clock pessimism             -0.030     1.837    
    SLICE_X43Y89         FDCE (Remov_fdce_C_CLR)     -0.069     1.768    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.521ns  (logic 0.212ns (40.720%)  route 0.309ns (59.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 7.194 - 5.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 6.728 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.777     6.113    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.044     6.157 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.219     6.376    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.107     6.483 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.244     6.728    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.167     6.895 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.181     7.075    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.045     7.120 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.128     7.248    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X43Y90         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.097     6.463    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.055     6.518 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.265     6.783    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.134     6.917 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.277     7.194    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X43Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/C  (IS_INVERTED)
                         clock pessimism             -0.453     6.741    
    SLICE_X43Y90         FDCE (Remov_fdce_C_CLR)     -0.085     6.656    design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg
  -------------------------------------------------------------------
                         required time                         -6.656    
                         arrival time                           7.248    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.545ns  (logic 0.212ns (38.896%)  route 0.333ns (61.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 7.165 - 5.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 6.728 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.777     6.113    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.044     6.157 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.219     6.376    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.107     6.483 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.244     6.728    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.167     6.895 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.181     7.075    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.045     7.120 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.152     7.273    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X41Y90         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.097     6.463    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.055     6.518 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.265     6.783    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.134     6.917 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.248     7.165    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X41Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/C  (IS_INVERTED)
                         clock pessimism             -0.433     6.731    
    SLICE_X41Y90         FDCE (Remov_fdce_C_CLR)     -0.085     6.646    design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg
  -------------------------------------------------------------------
                         required time                         -6.646    
                         arrival time                           7.273    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.549ns  (logic 0.212ns (38.587%)  route 0.337ns (61.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 7.165 - 5.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 6.728 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.777     6.113    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.044     6.157 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.219     6.376    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.107     6.483 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.244     6.728    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.167     6.895 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.181     7.075    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.045     7.120 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.157     7.277    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X40Y90         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.097     6.463    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.055     6.518 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.265     6.783    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.134     6.917 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.248     7.165    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X40Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.433     6.731    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.085     6.646    design_1_i/LVDS_Tx_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.646    
                         arrival time                           7.277    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[5]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.549ns  (logic 0.212ns (38.587%)  route 0.337ns (61.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 7.165 - 5.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 6.728 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.777     6.113    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.044     6.157 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.219     6.376    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.107     6.483 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.244     6.728    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.167     6.895 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.181     7.075    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.045     7.120 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.157     7.277    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X40Y90         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.097     6.463    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.055     6.518 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.265     6.783    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.134     6.917 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.248     7.165    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X40Y90         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.433     6.731    
    SLICE_X40Y90         FDPE (Remov_fdpe_C_PRE)     -0.088     6.643    design_1_i/LVDS_Tx_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.643    
                         arrival time                           7.277    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.536ns  (logic 0.212ns (39.554%)  route 0.324ns (60.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 7.148 - 5.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 6.728 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.777     6.113    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.044     6.157 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.219     6.376    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.107     6.483 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.244     6.728    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.167     6.895 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.181     7.075    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.045     7.120 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.143     7.264    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X40Y89         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.097     6.463    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.055     6.518 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.265     6.783    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.134     6.917 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.232     7.148    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X40Y89         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.433     6.715    
    SLICE_X40Y89         FDCE (Remov_fdce_C_CLR)     -0.085     6.630    design_1_i/LVDS_Tx_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.630    
                         arrival time                           7.264    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.536ns  (logic 0.212ns (39.554%)  route 0.324ns (60.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 7.148 - 5.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 6.728 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.777     6.113    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.044     6.157 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.219     6.376    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.107     6.483 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.244     6.728    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.167     6.895 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.181     7.075    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.045     7.120 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.143     7.264    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X40Y89         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.097     6.463    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.055     6.518 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.265     6.783    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.134     6.917 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.232     7.148    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X40Y89         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.433     6.715    
    SLICE_X40Y89         FDPE (Remov_fdpe_C_PRE)     -0.088     6.627    design_1_i/LVDS_Tx_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.627    
                         arrival time                           7.264    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.536ns  (logic 0.212ns (39.554%)  route 0.324ns (60.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 7.148 - 5.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 6.728 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.777     6.113    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.044     6.157 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.219     6.376    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.107     6.483 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.244     6.728    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.167     6.895 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.181     7.075    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.045     7.120 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.143     7.264    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X40Y89         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.097     6.463    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.055     6.518 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.265     6.783    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.134     6.917 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.232     7.148    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X40Y89         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.433     6.715    
    SLICE_X40Y89         FDPE (Remov_fdpe_C_PRE)     -0.088     6.627    design_1_i/LVDS_Tx_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.627    
                         arrival time                           7.264    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.536ns  (logic 0.212ns (39.554%)  route 0.324ns (60.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 7.148 - 5.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 6.728 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.777     6.113    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.044     6.157 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.219     6.376    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.107     6.483 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.244     6.728    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.167     6.895 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.181     7.075    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.045     7.120 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.143     7.264    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X40Y89         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.097     6.463    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.055     6.518 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.265     6.783    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.134     6.917 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.232     7.148    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X40Y89         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.433     6.715    
    SLICE_X40Y89         FDPE (Remov_fdpe_C_PRE)     -0.088     6.627    design_1_i/LVDS_Tx_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.627    
                         arrival time                           7.264    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.637ns  (logic 0.212ns (33.274%)  route 0.425ns (66.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 7.194 - 5.000 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 6.728 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        0.777     6.113    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.044     6.157 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.219     6.376    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.107     6.483 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.244     6.728    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDPE (Prop_fdpe_C_Q)         0.167     6.895 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.221     7.115    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/Q[0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.045     7.160 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/cur_state[1]_i_3/O
                         net (fo=2, routed)           0.204     7.365    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst_n_5
    SLICE_X42Y90         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2750, routed)        1.097     6.463    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.055     6.518 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.265     6.783    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.134     6.917 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.277     7.194    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X42Y90         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.466     6.728    
    SLICE_X42Y90         FDCE (Remov_fdce_C_CLR)     -0.063     6.665    design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.665    
                         arrival time                           7.365    
  -------------------------------------------------------------------
                         slack                                  0.700    





