v 20130925 2
C 40000 40000 0 0 0 title-bordered-B.sym
T 49800 40600 9 10 1 0 0 0 1
SFT-HW-0021-2.sch
T 50800 40300 9 10 1 0 0 0 1
2
T 53700 40600 9 10 1 0 0 0 1
1.0
T 53800 40300 9 10 1 0 0 0 1
tgack
T 49800 40900 9 10 1 0 0 0 1
Microncotroller, Reset, and Oscillator
T 54500 41400 9 10 1 0 0 0 1
Solarfire Technologies, LLC
T 54500 41200 9 10 1 0 0 0 1
Akeley, MN
C 40400 43300 1 0 0 gnd-1.sym
C 44000 45800 1 0 0 3.3V-plus-1.sym
N 41000 43800 40500 43800 4
N 40500 43600 40500 44600 4
N 41000 44600 40500 44600 4
N 41000 44400 40500 44400 4
N 41000 44200 40500 44200 4
N 41000 44000 40500 44000 4
N 43800 44800 44200 44800 4
N 44200 44800 44200 45800 4
N 43800 45400 44200 45400 4
N 43800 45200 44200 45200 4
N 43800 45000 44200 45000 4
N 43800 43800 44500 43800 4
{
T 43800 43800 5 10 1 1 0 0 1
netname=BOOT0
}
C 45100 43200 1 90 0 capacitor-1.sym
{
T 44400 43400 5 10 0 0 90 0 1
device=C0805C104K5RACTU
T 44200 43400 5 10 0 0 90 0 1
symversion=0.1
T 45100 43200 5 10 0 1 0 0 1
footprint=0805
T 45500 43800 5 10 1 1 180 0 1
refdes=C1
T 45100 43200 5 10 1 1 0 0 1
value=0.1uF
}
C 44800 43000 1 0 0 gnd-1.sym
N 43800 44400 44900 44400 4
N 44900 44400 44900 44100 4
N 44900 43200 44900 43300 4
C 43900 42700 1 0 0 3.3V-plus-1.sym
C 45500 40900 1 0 0 gnd-1.sym
N 45600 41400 45600 41200 4
C 44500 42400 1 0 0 inductor-1.sym
{
T 44200 42200 5 10 1 1 0 0 1
device=MPZ2012S300A
T 44700 42700 5 10 1 1 0 0 1
refdes=L1
T 44700 43100 5 10 0 0 0 0 1
symversion=0.1
T 44500 42400 5 10 0 0 0 0 1
footprint=0805
}
N 45400 42500 45600 42500 4
N 45600 42300 45600 44600 4
N 44500 42500 44100 42500 4
N 44100 42500 44100 42700 4
N 45600 44600 43800 44600 4
N 43800 44000 44500 44000 4
{
T 44100 44000 5 10 1 1 0 0 1
netname=\_RST\_
}
C 46900 42000 1 0 0 MCP130-1.sym
{
T 47595 43000 5 10 1 1 0 0 1
refdes=U2
T 47195 42000 5 10 1 1 0 0 1
device=MCP130T-315I/TT
T 48395 43698 5 10 0 1 0 0 1
footprint=SOT23
}
C 48700 41700 1 0 0 gnd-1.sym
C 46400 42900 1 0 0 3.3V-plus-1.sym
N 46600 42300 46600 42900 4
N 46600 42500 46900 42500 4
N 48500 42300 48800 42300 4
N 48800 42300 48800 42000 4
N 49900 42700 50800 42700 4
{
T 50300 42700 5 10 1 1 0 0 1
netname=\_RST\_
}
C 46800 41400 1 90 0 capacitor-1.sym
{
T 46100 41600 5 10 0 0 90 0 1
device=C0805C104K5RACTU
T 45900 41600 5 10 0 0 90 0 1
symversion=0.1
T 46800 41400 5 10 0 1 0 0 1
footprint=0805
T 47200 41800 5 10 1 1 180 0 1
refdes=C3
T 46800 41400 5 10 1 1 0 0 1
value=0.1uF
}
C 46500 40900 1 0 0 gnd-1.sym
N 46600 41400 46600 41200 4
C 56600 47400 1 0 1 input-2.sym
{
T 56600 47600 5 10 0 0 0 6 1
net=JTCK:1
T 56000 48100 5 10 0 0 0 6 1
device=none
T 56100 47500 5 10 1 1 0 1 1
value=JTCK
}
C 56600 47600 1 0 1 input-2.sym
{
T 56600 47800 5 10 0 0 0 6 1
net=JTMS:1
T 56000 48300 5 10 0 0 0 6 1
device=none
T 56100 47700 5 10 1 1 0 1 1
value=JTMS
}
N 54900 47500 55200 47500 4
N 54900 47700 55200 47700 4
C 56600 47200 1 0 1 input-2.sym
{
T 56600 47400 5 10 0 0 0 6 1
net=JTDI:1
T 56000 47900 5 10 0 0 0 6 1
device=none
T 56100 47300 5 10 1 1 0 1 1
value=JTDI
}
N 55200 47300 54900 47300 4
C 55200 45800 1 0 0 output-2.sym
{
T 56100 46000 5 10 0 0 0 0 1
net=JTDO:1
T 55400 46500 5 10 0 0 0 0 1
device=none
T 56100 45900 5 10 1 1 0 1 1
value=JTDO
}
N 55200 45900 54900 45900 4
T 51300 40300 9 10 1 0 0 0 1
3
C 43500 41700 1 0 0 3.3V-plus-1.sym
N 43700 41600 43700 41700 4
C 43900 40700 1 90 0 capacitor-1.sym
{
T 43200 40900 5 10 0 0 90 0 1
device=C0805C104K5RACTU
T 43000 40900 5 10 0 0 90 0 1
symversion=0.1
T 43900 40700 5 10 0 1 0 0 1
footprint=0805
T 44300 41300 5 10 1 1 180 0 1
refdes=C4
T 44000 40900 5 10 1 1 0 0 1
value=0.1uF
}
C 43600 40300 1 0 0 gnd-1.sym
N 43700 40700 43700 40600 4
C 44500 41700 1 0 0 3.3V-plus-1.sym
N 44700 41600 44700 41700 4
C 44900 40700 1 90 0 capacitor-1.sym
{
T 44200 40900 5 10 0 0 90 0 1
device=C0805C104K5RACTU
T 44000 40900 5 10 0 0 90 0 1
symversion=0.1
T 44900 40700 5 10 0 1 0 0 1
footprint=0805
T 45300 41300 5 10 1 1 180 0 1
refdes=C5
T 45000 40900 5 10 1 1 0 0 1
value=0.1uF
}
C 44600 40300 1 0 0 gnd-1.sym
N 44700 40700 44700 40600 4
C 44500 46300 1 0 0 3.3V-plus-1.sym
N 44700 46100 44700 46300 4
C 44900 45200 1 90 0 capacitor-1.sym
{
T 44200 45400 5 10 0 0 90 0 1
device=C0805C104K5RACTU
T 44000 45400 5 10 0 0 90 0 1
symversion=0.1
T 44900 45200 5 10 0 1 0 0 1
footprint=0805
T 45300 45800 5 10 1 1 180 0 1
refdes=C6
T 45000 45400 5 10 1 1 0 0 1
value=0.1uF
}
C 44600 44700 1 0 0 gnd-1.sym
N 44700 45200 44700 45000 4
C 45500 46300 1 0 0 3.3V-plus-1.sym
N 45700 46100 45700 46300 4
C 45900 45200 1 90 0 capacitor-1.sym
{
T 45200 45400 5 10 0 0 90 0 1
device=C0805C104K5RACTU
T 45000 45400 5 10 0 0 90 0 1
symversion=0.1
T 45900 45200 5 10 0 1 0 0 1
footprint=0805
T 46300 45800 5 10 1 1 180 0 1
refdes=C7
T 46000 45400 5 10 1 1 0 0 1
value=0.1uF
}
C 45600 44700 1 0 0 gnd-1.sym
N 45700 45200 45700 45000 4
N 41000 45400 40400 45400 4
{
T 40500 45400 5 10 1 1 0 0 1
netname=XIN
}
N 41000 45200 40400 45200 4
{
T 40500 45200 5 10 1 1 0 0 1
netname=XOUT
}
C 41200 41800 1 0 0 crystal-1.sym
{
T 41400 42300 5 10 0 0 0 0 1
device=ATS08ASM-1
T 41400 42100 5 10 1 1 0 0 1
refdes=U3
T 41400 42500 5 10 0 0 0 0 1
symversion=0.1
T 41300 41500 5 10 1 1 0 0 1
value=8.0MHz
T 41200 41800 5 10 0 0 0 0 1
footprint=hc49smd
}
N 41900 41900 42600 41900 4
{
T 42100 41900 5 10 1 1 0 0 1
netname=XIN
}
N 41200 41900 40500 41900 4
{
T 40700 41900 5 10 1 1 0 0 1
netname=XOUT
}
C 40700 40700 1 90 0 capacitor-1.sym
{
T 40000 40900 5 10 0 0 90 0 1
device=C0805C200G5GACTU
T 39800 40900 5 10 0 0 90 0 1
symversion=0.1
T 40700 40700 5 10 0 1 0 0 1
footprint=0805
T 41100 41300 5 10 1 1 180 0 1
refdes=C8
T 40800 40900 5 10 1 1 0 0 1
value=20pF
}
C 42800 40700 1 90 0 capacitor-1.sym
{
T 42100 40900 5 10 0 0 90 0 1
device=C0805C200G5GACTU
T 41900 40900 5 10 0 0 90 0 1
symversion=0.1
T 42800 40700 5 10 0 1 0 0 1
footprint=0805
T 43200 41300 5 10 1 1 180 0 1
refdes=C9
T 42900 40900 5 10 1 1 0 0 1
value=20pF
}
C 40400 40300 1 0 0 gnd-1.sym
C 42500 40300 1 0 0 gnd-1.sym
N 40500 41900 40500 41600 4
N 40500 40700 40500 40600 4
N 42600 41900 42600 41600 4
N 42600 40700 42600 40600 4
C 46300 50200 1 0 0 output-2.sym
{
T 47200 50400 5 10 0 0 0 0 1
net=PC0:1
T 46500 50900 5 10 0 0 0 0 1
device=none
T 47200 50300 5 10 1 1 0 1 1
value=PC0
}
C 46300 50000 1 0 0 output-2.sym
{
T 47200 50200 5 10 0 0 0 0 1
net=PC1:1
T 46500 50700 5 10 0 0 0 0 1
device=none
T 47200 50100 5 10 1 1 0 1 1
value=PC1
}
C 46300 49800 1 0 0 output-2.sym
{
T 47200 50000 5 10 0 0 0 0 1
net=PC2:1
T 46500 50500 5 10 0 0 0 0 1
device=none
T 47200 49900 5 10 1 1 0 1 1
value=PC2
}
C 46300 49600 1 0 0 output-2.sym
{
T 47200 49800 5 10 0 0 0 0 1
net=PC3:1
T 46500 50300 5 10 0 0 0 0 1
device=none
T 47200 49700 5 10 1 1 0 1 1
value=PC3
}
C 46300 49400 1 0 0 output-2.sym
{
T 47200 49600 5 10 0 0 0 0 1
net=PC4:1
T 46500 50100 5 10 0 0 0 0 1
device=none
T 47200 49500 5 10 1 1 0 1 1
value=PC4
}
C 46300 49200 1 0 0 output-2.sym
{
T 47200 49400 5 10 0 0 0 0 1
net=PC5:1
T 46500 49900 5 10 0 0 0 0 1
device=none
T 47200 49300 5 10 1 1 0 1 1
value=PC5
}
C 46300 48600 1 0 0 output-2.sym
{
T 47200 48800 5 10 0 0 0 0 1
net=PC8:1
T 46500 49300 5 10 0 0 0 0 1
device=none
T 47200 48700 5 10 1 1 0 1 1
value=PC8
}
C 46300 49000 1 0 0 output-2.sym
{
T 47200 49200 5 10 0 0 0 0 1
net=PC6:1
T 46500 49700 5 10 0 0 0 0 1
device=none
T 47200 49100 5 10 1 1 0 1 1
value=PC6
}
C 46300 48800 1 0 0 output-2.sym
{
T 47200 49000 5 10 0 0 0 0 1
net=PC7:1
T 46500 49500 5 10 0 0 0 0 1
device=none
T 47200 48900 5 10 1 1 0 1 1
value=PC7
}
C 46300 48400 1 0 0 output-2.sym
{
T 47200 48600 5 10 0 0 0 0 1
net=PC9:1
T 46500 49100 5 10 0 0 0 0 1
device=none
T 47200 48500 5 10 1 1 0 1 1
value=PC9
}
C 46300 48200 1 0 0 output-2.sym
{
T 47200 48400 5 10 0 0 0 0 1
net=PC10:1
T 46500 48900 5 10 0 0 0 0 1
device=none
T 47200 48300 5 10 1 1 0 1 1
value=PC10
}
C 46300 48000 1 0 0 output-2.sym
{
T 47200 48200 5 10 0 0 0 0 1
net=PC11:1
T 46500 48700 5 10 0 0 0 0 1
device=none
T 47200 48100 5 10 1 1 0 1 1
value=PC11
}
C 46300 47800 1 0 0 output-2.sym
{
T 47200 48000 5 10 0 0 0 0 1
net=PC12:1
T 46500 48500 5 10 0 0 0 0 1
device=none
T 47200 47900 5 10 1 1 0 1 1
value=PC12
}
C 46300 47600 1 0 0 output-2.sym
{
T 47200 47800 5 10 0 0 0 0 1
net=PC13:1
T 46500 48300 5 10 0 0 0 0 1
device=none
T 47200 47700 5 10 1 1 0 1 1
value=PC13
}
C 46300 47400 1 0 0 output-2.sym
{
T 47200 47600 5 10 0 0 0 0 1
net=PC14:1
T 46500 48100 5 10 0 0 0 0 1
device=none
T 47200 47500 5 10 1 1 0 1 1
value=PC14
}
C 46300 47200 1 0 0 output-2.sym
{
T 47200 47400 5 10 0 0 0 0 1
net=PC15:1
T 46500 47900 5 10 0 0 0 0 1
device=none
T 47200 47300 5 10 1 1 0 1 1
value=PC15
}
N 46300 50300 45800 50300 4
N 46300 50100 45800 50100 4
N 46300 49900 45800 49900 4
N 46300 49700 45800 49700 4
N 46300 49500 45800 49500 4
N 46300 49300 45800 49300 4
N 46300 48700 45800 48700 4
N 46300 49100 45800 49100 4
N 46300 48900 45800 48900 4
N 46300 48500 45800 48500 4
N 46300 48300 45800 48300 4
N 46300 48100 45800 48100 4
N 46300 47900 45800 47900 4
N 46300 47700 45800 47700 4
N 46300 47500 45800 47500 4
N 46300 47300 45800 47300 4
C 55200 50200 1 0 0 output-2.sym
{
T 56100 50400 5 10 0 0 0 0 1
net=PA0:1
T 55400 50900 5 10 0 0 0 0 1
device=none
T 56100 50300 5 10 1 1 0 1 1
value=PA0
}
C 55200 50000 1 0 0 output-2.sym
{
T 56100 50200 5 10 0 0 0 0 1
net=PA1:1
T 55400 50700 5 10 0 0 0 0 1
device=none
T 56100 50100 5 10 1 1 0 1 1
value=PA1
}
C 55200 49800 1 0 0 output-2.sym
{
T 56100 50000 5 10 0 0 0 0 1
net=PA2:1
T 55400 50500 5 10 0 0 0 0 1
device=none
T 56100 49900 5 10 1 1 0 1 1
value=PA2
}
C 55200 49600 1 0 0 output-2.sym
{
T 56100 49800 5 10 0 0 0 0 1
net=PA3:1
T 55400 50300 5 10 0 0 0 0 1
device=none
T 56100 49700 5 10 1 1 0 1 1
value=PA3
}
C 55200 49400 1 0 0 output-2.sym
{
T 56100 49600 5 10 0 0 0 0 1
net=PA4:1
T 55400 50100 5 10 0 0 0 0 1
device=none
T 56100 49500 5 10 1 1 0 1 1
value=PA4
}
C 55200 49200 1 0 0 output-2.sym
{
T 56100 49400 5 10 0 0 0 0 1
net=PA5:1
T 55400 49900 5 10 0 0 0 0 1
device=none
T 56100 49300 5 10 1 1 0 1 1
value=PA5
}
C 55200 48600 1 0 0 output-2.sym
{
T 56100 48800 5 10 0 0 0 0 1
net=PA8:1
T 55400 49300 5 10 0 0 0 0 1
device=none
T 56100 48700 5 10 1 1 0 1 1
value=PA8
}
C 55200 49000 1 0 0 output-2.sym
{
T 56100 49200 5 10 0 0 0 0 1
net=PA6:1
T 55400 49700 5 10 0 0 0 0 1
device=none
T 56100 49100 5 10 1 1 0 1 1
value=PA6
}
C 55200 48800 1 0 0 output-2.sym
{
T 56100 49000 5 10 0 0 0 0 1
net=PA7:1
T 55400 49500 5 10 0 0 0 0 1
device=none
T 56100 48900 5 10 1 1 0 1 1
value=PA7
}
C 55200 48400 1 0 0 output-2.sym
{
T 56100 48600 5 10 0 0 0 0 1
net=PA9:1
T 55400 49100 5 10 0 0 0 0 1
device=none
T 56100 48500 5 10 1 1 0 1 1
value=PA9
}
C 55200 48200 1 0 0 output-2.sym
{
T 56100 48400 5 10 0 0 0 0 1
net=PA10:1
T 55400 48900 5 10 0 0 0 0 1
device=none
T 56100 48300 5 10 1 1 0 1 1
value=PA10
}
N 55200 50300 54900 50300 4
N 55200 50100 54900 50100 4
N 55200 49900 54900 49900 4
N 55200 49700 54900 49700 4
N 55200 49500 54900 49500 4
N 55200 49300 54900 49300 4
N 55200 48700 54900 48700 4
N 55200 49100 54900 49100 4
N 55200 48900 54900 48900 4
N 55200 48500 54900 48500 4
N 55200 48300 54900 48300 4
N 55200 48100 54900 48100 4
N 55200 47900 54900 47900 4
C 55200 46400 1 0 0 output-2.sym
{
T 56100 46600 5 10 0 0 0 0 1
net=PB0:1
T 55400 47100 5 10 0 0 0 0 1
device=none
T 56100 46500 5 10 1 1 0 1 1
value=PB0
}
C 55200 46200 1 0 0 output-2.sym
{
T 56100 46400 5 10 0 0 0 0 1
net=PB1:1
T 55400 46900 5 10 0 0 0 0 1
device=none
T 56100 46300 5 10 1 1 0 1 1
value=PB1
}
C 55200 46000 1 0 0 output-2.sym
{
T 56100 46200 5 10 0 0 0 0 1
net=PB2:1
T 55400 46700 5 10 0 0 0 0 1
device=none
T 56100 46100 5 10 1 1 0 1 1
value=PB2
}
C 55200 45600 1 0 0 output-2.sym
{
T 56100 45800 5 10 0 0 0 0 1
net=PB4:1
T 55400 46300 5 10 0 0 0 0 1
device=none
T 56100 45700 5 10 1 1 0 1 1
value=PB4
}
C 55200 45400 1 0 0 output-2.sym
{
T 56100 45600 5 10 0 0 0 0 1
net=PB5:1
T 55400 46100 5 10 0 0 0 0 1
device=none
T 56100 45500 5 10 1 1 0 1 1
value=PB5
}
C 55200 44800 1 0 0 output-2.sym
{
T 56100 45000 5 10 0 0 0 0 1
net=PB8:1
T 55400 45500 5 10 0 0 0 0 1
device=none
T 56100 44900 5 10 1 1 0 1 1
value=PB8
}
C 55200 45200 1 0 0 output-2.sym
{
T 56100 45400 5 10 0 0 0 0 1
net=PB6:1
T 55400 45900 5 10 0 0 0 0 1
device=none
T 56100 45300 5 10 1 1 0 1 1
value=PB6
}
C 55200 45000 1 0 0 output-2.sym
{
T 56100 45200 5 10 0 0 0 0 1
net=PB7:1
T 55400 45700 5 10 0 0 0 0 1
device=none
T 56100 45100 5 10 1 1 0 1 1
value=PB7
}
C 55200 44600 1 0 0 output-2.sym
{
T 56100 44800 5 10 0 0 0 0 1
net=PB9:1
T 55400 45300 5 10 0 0 0 0 1
device=none
T 56100 44700 5 10 1 1 0 1 1
value=PB9
}
C 55200 44400 1 0 0 output-2.sym
{
T 56100 44600 5 10 0 0 0 0 1
net=PB10:1
T 55400 45100 5 10 0 0 0 0 1
device=none
T 56100 44500 5 10 1 1 0 1 1
value=PB10
}
C 55200 44200 1 0 0 output-2.sym
{
T 56100 44400 5 10 0 0 0 0 1
net=PB11:1
T 55400 44900 5 10 0 0 0 0 1
device=none
T 56100 44300 5 10 1 1 0 1 1
value=PB11
}
C 55200 44000 1 0 0 output-2.sym
{
T 56100 44200 5 10 0 0 0 0 1
net=PB12:1
T 55400 44700 5 10 0 0 0 0 1
device=none
T 56100 44100 5 10 1 1 0 1 1
value=PB12
}
C 55200 43800 1 0 0 output-2.sym
{
T 56100 44000 5 10 0 0 0 0 1
net=PB13:1
T 55400 44500 5 10 0 0 0 0 1
device=none
T 56100 43900 5 10 1 1 0 1 1
value=PB13
}
C 55200 43600 1 0 0 output-2.sym
{
T 56100 43800 5 10 0 0 0 0 1
net=PB14:1
T 55400 44300 5 10 0 0 0 0 1
device=none
T 56100 43700 5 10 1 1 0 1 1
value=PB14
}
C 55200 43400 1 0 0 output-2.sym
{
T 56100 43600 5 10 0 0 0 0 1
net=PB15:1
T 55400 44100 5 10 0 0 0 0 1
device=none
T 56100 43500 5 10 1 1 0 1 1
value=PB15
}
N 55200 46500 54900 46500 4
N 55200 46300 54900 46300 4
N 55200 46100 54900 46100 4
N 55200 45700 54900 45700 4
N 55200 45500 54900 45500 4
N 55200 44900 54900 44900 4
N 55200 45300 54900 45300 4
N 55200 45100 54900 45100 4
N 55200 44700 54900 44700 4
N 55200 44500 54900 44500 4
N 55200 44300 54900 44300 4
N 55200 44100 54900 44100 4
N 55200 43900 54900 43900 4
N 55200 43700 54900 43700 4
N 55200 43500 54900 43500 4
C 56600 48000 1 0 1 input-2.sym
{
T 56600 48200 5 10 0 0 0 6 1
net=DM:1
T 56000 48700 5 10 0 0 0 6 1
device=none
T 56100 48100 5 10 1 1 0 1 1
value=DM
}
C 56600 47800 1 0 1 input-2.sym
{
T 56600 48000 5 10 0 0 0 6 1
net=DP:1
T 56000 48500 5 10 0 0 0 6 1
device=none
T 56100 47900 5 10 1 1 0 1 1
value=DP
}
C 49000 42600 1 0 0 resistor-1.sym
{
T 49300 43000 5 10 0 0 0 0 1
device=RESISTOR
T 49200 42900 5 10 1 1 0 0 1
refdes=R5
T 49300 42300 5 10 1 1 0 0 1
value=0
T 49000 42600 5 10 0 0 0 0 1
footprint=0805
}
N 48500 42700 49000 42700 4
C 46300 46800 1 0 0 output-2.sym
{
T 47200 47000 5 10 0 0 0 0 1
net=PD2:1
T 46500 47500 5 10 0 0 0 0 1
device=none
T 47200 46900 5 10 1 1 0 1 1
value=PD2
}
N 45800 46900 46300 46900 4
C 52000 42400 1 0 0 resistor-1.sym
{
T 52300 42800 5 10 0 0 0 0 1
device=RESISTOR
T 52200 42700 5 10 1 1 0 0 1
refdes=R6
T 52300 42100 5 10 1 1 0 0 1
value=0
T 52000 42400 5 10 0 0 0 0 1
footprint=0805
}
C 54000 42400 1 0 0 resistor-1.sym
{
T 54300 42800 5 10 0 0 0 0 1
device=RESISTOR
T 54200 42700 5 10 1 1 0 0 1
refdes=R7
T 54200 42200 5 10 1 1 0 0 1
value=0
T 54500 42200 5 10 1 1 0 0 1
comment=DNP
T 54000 42400 5 10 0 0 0 0 1
footprint=0805
}
C 55000 42700 1 0 0 3.3V-plus-1.sym
C 51500 42000 1 0 0 gnd-1.sym
N 52000 42500 51600 42500 4
N 51600 42500 51600 42300 4
N 52900 42500 54000 42500 4
{
T 53200 42500 5 10 1 1 0 0 1
netname=BOOT0
}
N 54900 42500 55200 42500 4
N 55200 42500 55200 42700 4
C 41000 43500 1 0 0 STM32L100RBT6-1.sym
{
T 41395 43500 5 10 1 1 0 0 1
device=STM32L100RBT6
T 42295 45700 5 10 1 1 0 0 1
refdes=U4
T 41095 46098 5 10 0 0 0 0 1
footprint=LQFP64_10
}
C 48000 47000 1 0 0 STM32L100RBT6-2.sym
{
T 50595 47000 5 10 1 1 0 0 1
device=STM32L100RBT6
T 51395 50600 5 10 1 1 0 0 1
refdes=U4
T 48095 51098 5 10 0 0 0 0 1
footprint=LQFP64_10
}
C 46700 43200 1 0 0 STM32L100RBT6-3.sym
{
T 49795 43200 5 10 1 1 0 0 1
device=STM32L100RBT6
T 50495 46800 5 10 1 1 0 0 1
refdes=U4
T 46695 47198 5 10 0 0 0 0 1
footprint=LQFP64_10
}
C 40500 46600 1 0 0 STM32L100RBT6-4.sym
{
T 42395 46600 5 10 1 1 0 0 1
device=STM32L100RBT6
T 43095 50600 5 10 1 1 0 0 1
refdes=U4
T 40495 50998 5 10 0 0 0 0 1
footprint=LQFP64_10
}
C 45800 41400 1 90 0 capacitor-1.sym
{
T 45100 41600 5 10 0 0 90 0 1
device=CL21A226MPQNNNE
T 46000 41800 5 10 1 1 0 0 1
refdes=C2
T 44900 41600 5 10 0 0 90 0 1
symversion=0.1
T 45900 41600 5 10 1 1 0 0 1
value=22uF
T 45800 41400 5 10 0 0 0 0 1
footprint=0805
}
