--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 130 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.075ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_250_INST/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: PLL_250_INST/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: PLL_250_INST/clkout1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: PLL_250_INST/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: PLL_250_INST/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: PLL_250_INST/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: PLL_250_INST/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clkout3 = PERIOD TIMEGRP 
"PLL_250_INST_clkout3" TS_CLOCK / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 828 paths analyzed, 190 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.536ns.
--------------------------------------------------------------------------------

Paths for end point FVAL_SEQ_SYNC (SLICE_X84Y140.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          FVAL_SEQ_SYNC (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.831ns (Levels of Logic = 1)
  Clock Path Skew:      -0.326ns (1.426 - 1.752)
  Source Clock:         CLOCK_100 falling at 15.000ns
  Destination Clock:    CLOCK_50 rising at 20.000ns
  Clock Uncertainty:    0.227ns

  Clock Uncertainty:          0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.202ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to FVAL_SEQ_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y78.DOA5    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X84Y140.B6     net (fanout=1)        1.692   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<5>
    SLICE_X84Y140.CLK    Tas                   0.289   FVAL_SEQ_SYNC
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281
                                                       FVAL_SEQ_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (2.139ns logic, 1.692ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point FVAL_SEQ_SYNC (SLICE_X84Y140.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          FVAL_SEQ_SYNC (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.698ns (Levels of Logic = 1)
  Clock Path Skew:      -0.318ns (1.426 - 1.744)
  Source Clock:         CLOCK_100 falling at 15.000ns
  Destination Clock:    CLOCK_50 rising at 20.000ns
  Clock Uncertainty:    0.227ns

  Clock Uncertainty:          0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.202ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to FVAL_SEQ_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y76.DOA5    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X84Y140.B5     net (fanout=1)        1.559   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<5>
    SLICE_X84Y140.CLK    Tas                   0.289   FVAL_SEQ_SYNC
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281
                                                       FVAL_SEQ_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (2.139ns logic, 1.559ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point LVAL_SEQ_SYNC (SLICE_X85Y150.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          LVAL_SEQ_SYNC (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.326ns (1.426 - 1.752)
  Source Clock:         CLOCK_100 falling at 15.000ns
  Destination Clock:    CLOCK_50 rising at 20.000ns
  Clock Uncertainty:    0.227ns

  Clock Uncertainty:          0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.202ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to LVAL_SEQ_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y78.DOA4    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X85Y150.C6     net (fanout=1)        1.457   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<4>
    SLICE_X85Y150.CLK    Tas                   0.322   LVAL_SEQ_SYNC
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271
                                                       LVAL_SEQ_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (2.172ns logic, 1.457ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clkout3 = PERIOD TIMEGRP "PLL_250_INST_clkout3" TS_CLOCK / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point G7TX_DESER_INST/DIGIF_SER_RST_DLY_23 (SLICE_X70Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G7TX_DESER_INST/DIGIF_SER_RST_DLY_22 (FF)
  Destination:          G7TX_DESER_INST/DIGIF_SER_RST_DLY_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50 rising at 20.000ns
  Destination Clock:    CLOCK_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G7TX_DESER_INST/DIGIF_SER_RST_DLY_22 to G7TX_DESER_INST/DIGIF_SER_RST_DLY_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y97.CQ      Tcko                  0.200   G7TX_DESER_INST/DIGIF_SER_RST_DLY<23>
                                                       G7TX_DESER_INST/DIGIF_SER_RST_DLY_22
    SLICE_X70Y97.DX      net (fanout=1)        0.131   G7TX_DESER_INST/DIGIF_SER_RST_DLY<22>
    SLICE_X70Y97.CLK     Tckdi       (-Th)    -0.048   G7TX_DESER_INST/DIGIF_SER_RST_DLY<23>
                                                       G7TX_DESER_INST/DIGIF_SER_RST_DLY_23
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point G7TX_DESER_INST/DIGIF_SER_RST_DLY_15 (SLICE_X74Y99.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G7TX_DESER_INST/DIGIF_SER_RST_DLY_14 (FF)
  Destination:          G7TX_DESER_INST/DIGIF_SER_RST_DLY_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50 rising at 20.000ns
  Destination Clock:    CLOCK_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G7TX_DESER_INST/DIGIF_SER_RST_DLY_14 to G7TX_DESER_INST/DIGIF_SER_RST_DLY_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y99.CQ      Tcko                  0.200   G7TX_DESER_INST/DIGIF_SER_RST_DLY<15>
                                                       G7TX_DESER_INST/DIGIF_SER_RST_DLY_14
    SLICE_X74Y99.DX      net (fanout=1)        0.131   G7TX_DESER_INST/DIGIF_SER_RST_DLY<14>
    SLICE_X74Y99.CLK     Tckdi       (-Th)    -0.048   G7TX_DESER_INST/DIGIF_SER_RST_DLY<15>
                                                       G7TX_DESER_INST/DIGIF_SER_RST_DLY_15
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point G7TX_DESER_INST/DIGIF_SER_RST_DLY_55 (SLICE_X82Y96.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G7TX_DESER_INST/DIGIF_SER_RST_DLY_54 (FF)
  Destination:          G7TX_DESER_INST/DIGIF_SER_RST_DLY_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50 rising at 20.000ns
  Destination Clock:    CLOCK_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G7TX_DESER_INST/DIGIF_SER_RST_DLY_54 to G7TX_DESER_INST/DIGIF_SER_RST_DLY_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y96.CQ      Tcko                  0.200   G7TX_DESER_INST/DIGIF_SER_RST_DLY<55>
                                                       G7TX_DESER_INST/DIGIF_SER_RST_DLY_54
    SLICE_X82Y96.DX      net (fanout=1)        0.131   G7TX_DESER_INST/DIGIF_SER_RST_DLY<54>
    SLICE_X82Y96.CLK     Tckdi       (-Th)    -0.048   G7TX_DESER_INST/DIGIF_SER_RST_DLY<55>
                                                       G7TX_DESER_INST/DIGIF_SER_RST_DLY_55
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clkout3 = PERIOD TIMEGRP "PLL_250_INST_clkout3" TS_CLOCK / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: PLL_250_INST/clkout4_buf/I0
  Logical resource: PLL_250_INST/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: PLL_250_INST/clkout3
--------------------------------------------------------------------------------
Slack: 18.361ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: d_digif_serial_rst_OBUF/CLK0
  Logical resource: d_digif_serial_rst/CK0
  Location pin: OLOGIC_X18Y2.CLK0
  Clock network: CLOCK_50
--------------------------------------------------------------------------------
Slack: 18.361ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLOCK_DIGIF_OBUFDS/CLK0
  Logical resource: ODDR2_DIGIF_INST/CK0
  Location pin: OLOGIC_X19Y175.CLK0
  Clock network: CLOCK_50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clkout1 = PERIOD TIMEGRP 
"PLL_250_INST_clkout1" TS_CLOCK / 2.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clkout1 = PERIOD TIMEGRP "PLL_250_INST_clkout1" TS_CLOCK / 2.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.270ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: PLL_250_INST/clkout2_buf/I0
  Logical resource: PLL_250_INST/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: PLL_250_INST/clkout1
--------------------------------------------------------------------------------
Slack: 2.361ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLOCK_COUNT_OBUFDS/CLK0
  Logical resource: ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK0
  Location pin: OLOGIC_X18Y173.CLK0
  Clock network: CLOCK_250
--------------------------------------------------------------------------------
Slack: 2.597ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLOCK_COUNT_OBUFDS/CLK1
  Logical resource: ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK1
  Location pin: OLOGIC_X18Y173.CLK1
  Clock network: CLOCK_250
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clkout0 = PERIOD TIMEGRP 
"PLL_250_INST_clkout0" TS_CLOCK HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57224 paths analyzed, 9830 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.893ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96 (OLOGIC_X23Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.516ns (1.251 - 0.735)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X100Y123.D5    net (fanout=136)      2.001   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X100Y123.D     Tilo                  0.203   G4TX_DESER_INST/I_DESERIALIZER_LSB/PDAT_OUT_EVAL.v_pdat_index<1>
                                                       SREG_CONTROL_INST/SREG_CORE_INST/Mcount_spiclkgen.sck_counter_val1
    OLOGIC_X23Y2.SR      net (fanout=17)       7.177   SREG_CONTROL_INST/SPI_CORE_INST/Mcount_spiclkgen.sck_counter_val
    OLOGIC_X23Y2.CLK0    Torsrck               0.542   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96
    -------------------------------------------------  ---------------------------
    Total                                     10.314ns (1.136ns logic, 9.178ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12 (SLICE_X76Y114.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd8 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.692 - 0.764)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd8 to I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y106.CQ     Tcko                  0.391   I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd10
                                                       I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd8
    SLICE_X74Y95.C3      net (fanout=20)       1.542   I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd8
    SLICE_X74Y95.C       Tilo                  0.205   I_DUAL_FIFO_LINE_COMBINE/I_FVAL_OUT
                                                       I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv1
    SLICE_X74Y95.B4      net (fanout=1)        0.278   I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv
    SLICE_X74Y95.B       Tilo                  0.205   I_DUAL_FIFO_LINE_COMBINE/I_FVAL_OUT
                                                       I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv3
    SLICE_X76Y114.CE     net (fanout=4)        1.641   I_DUAL_FIFO_LINE_COMBINE/_n0467_inv
    SLICE_X76Y114.CLK    Tceck                 0.331   I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG<15>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12
    -------------------------------------------------  ---------------------------
    Total                                      4.593ns (1.132ns logic, 3.461ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd6 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.692 - 0.764)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd6 to I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y106.AQ     Tcko                  0.391   I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd10
                                                       I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd6
    SLICE_X74Y95.C1      net (fanout=17)       1.500   I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd6
    SLICE_X74Y95.C       Tilo                  0.205   I_DUAL_FIFO_LINE_COMBINE/I_FVAL_OUT
                                                       I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv1
    SLICE_X74Y95.B4      net (fanout=1)        0.278   I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv
    SLICE_X74Y95.B       Tilo                  0.205   I_DUAL_FIFO_LINE_COMBINE/I_FVAL_OUT
                                                       I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv3
    SLICE_X76Y114.CE     net (fanout=4)        1.641   I_DUAL_FIFO_LINE_COMBINE/_n0467_inv
    SLICE_X76Y114.CLK    Tceck                 0.331   I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG<15>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (1.132ns logic, 3.419ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd7 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.508ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.692 - 0.764)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd7 to I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y106.BQ     Tcko                  0.391   I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd10
                                                       I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd7
    SLICE_X74Y95.C4      net (fanout=20)       1.457   I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd7
    SLICE_X74Y95.C       Tilo                  0.205   I_DUAL_FIFO_LINE_COMBINE/I_FVAL_OUT
                                                       I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv1
    SLICE_X74Y95.B4      net (fanout=1)        0.278   I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv
    SLICE_X74Y95.B       Tilo                  0.205   I_DUAL_FIFO_LINE_COMBINE/I_FVAL_OUT
                                                       I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv3
    SLICE_X76Y114.CE     net (fanout=4)        1.641   I_DUAL_FIFO_LINE_COMBINE/_n0467_inv
    SLICE_X76Y114.CLK    Tceck                 0.331   I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG<15>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (1.132ns logic, 3.376ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y22.WEA0), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_1 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (0.796 - 0.643)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_1 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y47.AQ      Tcko                  0.391   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_1
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_1
    SLICE_X83Y48.D5      net (fanout=4)        0.387   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_1
    SLICE_X83Y48.D       Tilo                  0.259   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X1Y22.WEA0    net (fanout=124)      3.526   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X1Y22.CLKA    Trcck_WEA             0.250   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (0.900ns logic, 3.913ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.156ns (0.796 - 0.640)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y45.CQ      Tcko                  0.391   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X83Y48.D6      net (fanout=4)        1.050   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X83Y48.D       Tilo                  0.259   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X1Y22.WEA0    net (fanout=124)      3.526   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X1Y22.CLKA    Trcck_WEA             0.250   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.476ns (0.900ns logic, 4.576ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clkout0 = PERIOD TIMEGRP "PLL_250_INST_clkout0" TS_CLOCK HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y56.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2 to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y114.BQ     Tcko                  0.200   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2
    RAMB16_X2Y56.ADDRB6  net (fanout=4)        0.131   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<2>
    RAMB16_X2Y56.CLKB    Trckc_ADDRB (-Th)     0.066   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.134ns logic, 0.131ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y62.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.075 - 0.072)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y125.AQ    Tcko                  0.198   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1
    RAMB16_X4Y62.ADDRB5  net (fanout=8)        0.169   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<1>
    RAMB16_X4Y62.CLKB    Trckc_ADDRB (-Th)     0.066   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.132ns logic, 0.169ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y56.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7 to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y114.CMUX   Tshcko                0.238   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7
    RAMB16_X2Y56.ADDRB11 net (fanout=4)        0.134   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<7>
    RAMB16_X2Y56.CLKB    Trckc_ADDRB (-Th)     0.066   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.172ns logic, 0.134ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clkout0 = PERIOD TIMEGRP "PLL_250_INST_clkout0" TS_CLOCK HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y76.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y78.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y75.CLKAWRCLK
  Clock network: CLOCK_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout1" TS_CLOCK /         0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14748 paths analyzed, 8567 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  47.619ns.
--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3 (SLICE_X101Y110.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.773ns (Levels of Logic = 1)
  Clock Path Skew:      4.280ns (3.530 - -0.750)
  Source Clock:         CLOCK_100 rising at 50.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 60.000ns
  Clock Uncertainty:    0.443ns

  Clock Uncertainty:          0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.426ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y105.BQ     Tcko                  0.408   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9
    SLICE_X99Y111.B5     net (fanout=6)        6.430   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
    SLICE_X99Y111.B      Tilo                  0.259   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X101Y110.CE    net (fanout=9)        4.315   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X101Y110.CLK   Tceck                 0.361   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3
    -------------------------------------------------  ---------------------------
    Total                                     11.773ns (1.028ns logic, 10.745ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     53.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3 (FF)
  Requirement:          60.000ns
  Data Path Delay:      6.387ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 60.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y111.DQ     Tcko                  0.408   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X99Y111.B1     net (fanout=4)        1.044   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X99Y111.B      Tilo                  0.259   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X101Y110.CE    net (fanout=9)        4.315   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X101Y110.CLK   Tceck                 0.361   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (1.028ns logic, 5.359ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4 (SLICE_X101Y110.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.752ns (Levels of Logic = 1)
  Clock Path Skew:      4.280ns (3.530 - -0.750)
  Source Clock:         CLOCK_100 rising at 50.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 60.000ns
  Clock Uncertainty:    0.443ns

  Clock Uncertainty:          0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.426ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y105.BQ     Tcko                  0.408   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9
    SLICE_X99Y111.B5     net (fanout=6)        6.430   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
    SLICE_X99Y111.B      Tilo                  0.259   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X101Y110.CE    net (fanout=9)        4.315   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X101Y110.CLK   Tceck                 0.340   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4
    -------------------------------------------------  ---------------------------
    Total                                     11.752ns (1.007ns logic, 10.745ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     53.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4 (FF)
  Requirement:          60.000ns
  Data Path Delay:      6.366ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 60.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y111.DQ     Tcko                  0.408   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X99Y111.B1     net (fanout=4)        1.044   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X99Y111.B      Tilo                  0.259   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X101Y110.CE    net (fanout=9)        4.315   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X101Y110.CLK   Tceck                 0.340   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.366ns (1.007ns logic, 5.359ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2 (SLICE_X101Y110.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.736ns (Levels of Logic = 1)
  Clock Path Skew:      4.280ns (3.530 - -0.750)
  Source Clock:         CLOCK_100 rising at 50.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 60.000ns
  Clock Uncertainty:    0.443ns

  Clock Uncertainty:          0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.426ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y105.BQ     Tcko                  0.408   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9
    SLICE_X99Y111.B5     net (fanout=6)        6.430   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
    SLICE_X99Y111.B      Tilo                  0.259   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X101Y110.CE    net (fanout=9)        4.315   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X101Y110.CLK   Tceck                 0.324   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2
    -------------------------------------------------  ---------------------------
    Total                                     11.736ns (0.991ns logic, 10.745ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     53.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2 (FF)
  Requirement:          60.000ns
  Data Path Delay:      6.350ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 60.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y111.DQ     Tcko                  0.408   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X99Y111.B1     net (fanout=4)        1.044   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X99Y111.B      Tilo                  0.259   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X101Y110.CE    net (fanout=9)        4.315   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X101Y110.CLK   Tceck                 0.324   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.350ns (0.991ns logic, 5.359ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2 (SLICE_X61Y132.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.135ns (Levels of Logic = 1)
  Clock Path Skew:      3.679ns (4.193 - 0.514)
  Source Clock:         CLOCK_100 rising at 60.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 60.000ns
  Clock Uncertainty:    0.443ns

  Clock Uncertainty:          0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.426ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y105.BMUX   Tshcko                0.428   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15
    SLICE_X61Y132.A5     net (fanout=18)       3.291   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<15>
    SLICE_X61Y132.A      Tilo                  0.244   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X61Y132.CE     net (fanout=2)        0.273   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X61Y132.CLK    Tckce       (-Th)     0.101   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (0.571ns logic, 3.564ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.038 - 0.031)
  Source Clock:         CLOCK_DESER_6BIT rising at 60.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y134.AQ     Tcko                  0.234   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X61Y132.A3     net (fanout=4)        0.366   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X61Y132.A      Tilo                  0.156   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X61Y132.CE     net (fanout=2)        0.143   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X61Y132.CLK    Tckce       (-Th)    -0.181   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.571ns logic, 0.509ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0 (SLICE_X61Y134.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.148ns (Levels of Logic = 1)
  Clock Path Skew:      3.674ns (4.188 - 0.514)
  Source Clock:         CLOCK_100 rising at 60.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 60.000ns
  Clock Uncertainty:    0.443ns

  Clock Uncertainty:          0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.426ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y105.BMUX   Tshcko                0.428   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15
    SLICE_X61Y134.D4     net (fanout=18)       3.518   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<15>
    SLICE_X61Y134.CLK    Tah         (-Th)    -0.202   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_dpot
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.148ns (0.630ns logic, 3.518ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5 (SLICE_X61Y132.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.155ns (Levels of Logic = 1)
  Clock Path Skew:      3.679ns (4.193 - 0.514)
  Source Clock:         CLOCK_100 rising at 60.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 60.000ns
  Clock Uncertainty:    0.443ns

  Clock Uncertainty:          0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.426ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y105.BMUX   Tshcko                0.428   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15
    SLICE_X61Y132.A5     net (fanout=18)       3.291   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<15>
    SLICE_X61Y132.A      Tilo                  0.244   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X61Y132.CE     net (fanout=2)        0.273   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X61Y132.CLK    Tckce       (-Th)     0.081   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5
    -------------------------------------------------  ---------------------------
    Total                                      4.155ns (0.591ns logic, 3.564ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.038 - 0.031)
  Source Clock:         CLOCK_DESER_6BIT rising at 60.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y134.AQ     Tcko                  0.234   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X61Y132.A3     net (fanout=4)        0.366   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X61Y132.A      Tilo                  0.156   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X61Y132.CE     net (fanout=2)        0.143   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X61Y132.CLK    Tckce       (-Th)    -0.182   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (0.572ns logic, 0.509ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y44.CLKA
  Clock network: CLOCK_DESER_6BIT
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y50.CLKA
  Clock network: CLOCK_DESER_6BIT
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y54.CLKA
  Clock network: CLOCK_DESER_6BIT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" 
TS_CLOCK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.627ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X102Y160.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.373ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.627ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y162.D2    net (fanout=819)      4.976   RESET_IBUF
    SLICE_X104Y162.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o1
    SLICE_X102Y160.SR    net (fanout=2)        0.850   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o
    SLICE_X102Y160.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (1.801ns logic, 5.826ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y162.D4    net (fanout=136)      2.442   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y162.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o1
    SLICE_X102Y160.SR    net (fanout=2)        0.850   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o
    SLICE_X102Y160.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (0.882ns logic, 3.292ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.AQ    Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1
    SLICE_X104Y162.D5    net (fanout=2)        1.432   SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1
    SLICE_X104Y162.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o1
    SLICE_X102Y160.SR    net (fanout=2)        0.850   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o
    SLICE_X102Y160.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (0.938ns logic, 2.282ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X102Y160.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.655ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.345ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y162.D2    net (fanout=819)      4.976   RESET_IBUF
    SLICE_X104Y162.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o1
    SLICE_X102Y160.CLK   net (fanout=2)        0.856   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o
    -------------------------------------------------  ---------------------------
    Total                                      7.345ns (1.513ns logic, 5.832ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.108ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.892ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y162.D4    net (fanout=136)      2.442   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y162.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o1
    SLICE_X102Y160.CLK   net (fanout=2)        0.856   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o
    -------------------------------------------------  ---------------------------
    Total                                      3.892ns (0.594ns logic, 3.298ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.062ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.938ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.AQ    Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1
    SLICE_X104Y162.D5    net (fanout=2)        1.432   SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1
    SLICE_X104Y162.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o1
    SLICE_X102Y160.CLK   net (fanout=2)        0.856   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o
    -------------------------------------------------  ---------------------------
    Total                                      2.938ns (0.650ns logic, 2.288ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X102Y160.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.AQ    Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1
    SLICE_X104Y162.D5    net (fanout=2)        0.808   SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1
    SLICE_X104Y162.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o1
    SLICE_X102Y160.SR    net (fanout=2)        0.490   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o
    SLICE_X102Y160.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (0.532ns logic, 1.298ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.468ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y162.D4    net (fanout=136)      1.482   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y162.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o1
    SLICE_X102Y160.SR    net (fanout=2)        0.490   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o
    SLICE_X102Y160.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.468ns (0.496ns logic, 1.972ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.727ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Data Path Delay:      4.727ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y162.D2    net (fanout=819)      3.176   RESET_IBUF
    SLICE_X104Y162.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o1
    SLICE_X102Y160.SR    net (fanout=2)        0.490   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o
    SLICE_X102Y160.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (1.061ns logic, 3.666ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X102Y160.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.700ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Data Path Delay:      1.700ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.AQ    Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1
    SLICE_X104Y162.D5    net (fanout=2)        0.808   SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1
    SLICE_X104Y162.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o1
    SLICE_X102Y160.CLK   net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (0.390ns logic, 1.310ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X102Y160.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.338ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Data Path Delay:      2.338ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y162.D4    net (fanout=136)      1.482   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y162.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o1
    SLICE_X102Y160.CLK   net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o
    -------------------------------------------------  ---------------------------
    Total                                      2.338ns (0.354ns logic, 1.984ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X102Y160.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.597ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Data Path Delay:      4.597ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y162.D2    net (fanout=819)      3.176   RESET_IBUF
    SLICE_X104Y162.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o1
    SLICE_X102Y160.CLK   net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (0.919ns logic, 3.678ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.768ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X108Y160.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.232ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y169.A2    net (fanout=819)      4.005   RESET_IBUF
    SLICE_X109Y169.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o1
    SLICE_X108Y160.SR    net (fanout=2)        0.925   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o
    SLICE_X108Y160.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (1.838ns logic, 4.930ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.876ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y169.A5    net (fanout=136)      3.032   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y169.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o1
    SLICE_X108Y160.SR    net (fanout=2)        0.925   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o
    SLICE_X108Y160.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.876ns (0.919ns logic, 3.957ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_93 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.961ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_93 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_93
    SLICE_X109Y169.A4    net (fanout=2)        2.117   SREG_CONTROL_INST/SPI_DATA_BUFFER<93>
    SLICE_X109Y169.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o1
    SLICE_X108Y160.SR    net (fanout=2)        0.925   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o
    SLICE_X108Y160.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.919ns logic, 3.042ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X108Y160.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.686ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.314ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y169.A2    net (fanout=819)      4.005   RESET_IBUF
    SLICE_X109Y169.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o1
    SLICE_X108Y160.CLK   net (fanout=2)        0.740   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o
    -------------------------------------------------  ---------------------------
    Total                                      6.314ns (1.569ns logic, 4.745ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.578ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.422ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y169.A5    net (fanout=136)      3.032   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y169.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o1
    SLICE_X108Y160.CLK   net (fanout=2)        0.740   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (0.650ns logic, 3.772ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.493ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_93 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.507ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_93 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_93
    SLICE_X109Y169.A4    net (fanout=2)        2.117   SREG_CONTROL_INST/SPI_DATA_BUFFER<93>
    SLICE_X109Y169.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o1
    SLICE_X108Y160.CLK   net (fanout=2)        0.740   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (0.650ns logic, 2.857ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X108Y160.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_93 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_93 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_93
    SLICE_X109Y169.A4    net (fanout=2)        1.246   SREG_CONTROL_INST/SPI_DATA_BUFFER<93>
    SLICE_X109Y169.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o1
    SLICE_X108Y160.SR    net (fanout=2)        0.527   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o
    SLICE_X108Y160.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (0.486ns logic, 1.773ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.897ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y169.A5    net (fanout=136)      1.884   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y169.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o1
    SLICE_X108Y160.SR    net (fanout=2)        0.527   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o
    SLICE_X108Y160.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.897ns (0.486ns logic, 2.411ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.147ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Data Path Delay:      4.147ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y169.A2    net (fanout=819)      2.569   RESET_IBUF
    SLICE_X109Y169.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o1
    SLICE_X108Y160.SR    net (fanout=2)        0.527   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o
    SLICE_X108Y160.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.051ns logic, 3.096ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X108Y160.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.977ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_93 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Data Path Delay:      1.977ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_93 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_93
    SLICE_X109Y169.A4    net (fanout=2)        1.246   SREG_CONTROL_INST/SPI_DATA_BUFFER<93>
    SLICE_X109Y169.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o1
    SLICE_X108Y160.CLK   net (fanout=2)        0.377   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (0.354ns logic, 1.623ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X108Y160.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.615ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Data Path Delay:      2.615ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y169.A5    net (fanout=136)      1.884   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y169.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o1
    SLICE_X108Y160.CLK   net (fanout=2)        0.377   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o
    -------------------------------------------------  ---------------------------
    Total                                      2.615ns (0.354ns logic, 2.261ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X108Y160.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.865ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Data Path Delay:      3.865ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y169.A2    net (fanout=819)      2.569   RESET_IBUF
    SLICE_X109Y169.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o1
    SLICE_X108Y160.CLK   net (fanout=2)        0.377   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (0.919ns logic, 2.946ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.148ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X111Y172.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.852ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.148ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y172.A2    net (fanout=819)      3.805   RESET_IBUF
    SLICE_X110Y172.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o1
    SLICE_X111Y172.SR    net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o
    SLICE_X111Y172.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.148ns (1.841ns logic, 4.307ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.A3    net (fanout=136)      3.820   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o1
    SLICE_X111Y172.SR    net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o
    SLICE_X111Y172.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.244ns (0.922ns logic, 4.322ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_92 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_92 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_92
    SLICE_X110Y172.A1    net (fanout=2)        2.117   SREG_CONTROL_INST/SPI_DATA_BUFFER<92>
    SLICE_X110Y172.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o1
    SLICE_X111Y172.SR    net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o
    SLICE_X111Y172.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.541ns (0.922ns logic, 2.619ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X111Y172.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.863ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.137ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y172.A2    net (fanout=819)      3.805   RESET_IBUF
    SLICE_X110Y172.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o1
    SLICE_X111Y172.CLK   net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o
    -------------------------------------------------  ---------------------------
    Total                                      6.137ns (1.515ns logic, 4.622ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.767ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.233ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.A3    net (fanout=136)      3.820   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o1
    SLICE_X111Y172.CLK   net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (0.596ns logic, 4.637ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.470ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_92 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.530ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_92 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_92
    SLICE_X110Y172.A1    net (fanout=2)        2.117   SREG_CONTROL_INST/SPI_DATA_BUFFER<92>
    SLICE_X110Y172.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o1
    SLICE_X111Y172.CLK   net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (0.596ns logic, 2.934ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X111Y172.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_92 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.129ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_92 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_92
    SLICE_X110Y172.A1    net (fanout=2)        1.292   SREG_CONTROL_INST/SPI_DATA_BUFFER<92>
    SLICE_X110Y172.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o1
    SLICE_X111Y172.SR    net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o
    SLICE_X111Y172.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (0.536ns logic, 1.593ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.204ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.A3    net (fanout=136)      2.367   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o1
    SLICE_X111Y172.SR    net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o
    SLICE_X111Y172.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.204ns (0.536ns logic, 2.668ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.828ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Data Path Delay:      3.828ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y172.A2    net (fanout=819)      2.426   RESET_IBUF
    SLICE_X110Y172.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o1
    SLICE_X111Y172.SR    net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o
    SLICE_X111Y172.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (1.101ns logic, 2.727ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X111Y172.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.055ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_92 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Data Path Delay:      2.055ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_92 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_92
    SLICE_X110Y172.A1    net (fanout=2)        1.292   SREG_CONTROL_INST/SPI_DATA_BUFFER<92>
    SLICE_X110Y172.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o1
    SLICE_X111Y172.CLK   net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (0.340ns logic, 1.715ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X111Y172.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.130ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Data Path Delay:      3.130ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.A3    net (fanout=136)      2.367   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o1
    SLICE_X111Y172.CLK   net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (0.340ns logic, 2.790ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X111Y172.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.754ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Data Path Delay:      3.754ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y172.A2    net (fanout=819)      2.426   RESET_IBUF
    SLICE_X110Y172.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o1
    SLICE_X111Y172.CLK   net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (0.905ns logic, 2.849ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.119ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X117Y173.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.881ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.119ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y173.D4    net (fanout=819)      3.689   RESET_IBUF
    SLICE_X113Y173.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o1
    SLICE_X117Y173.SR    net (fanout=2)        0.527   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o
    SLICE_X117Y173.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (1.903ns logic, 4.216ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.234ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y173.D2    net (fanout=136)      3.723   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y173.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o1
    SLICE_X117Y173.SR    net (fanout=2)        0.527   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o
    SLICE_X117Y173.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.234ns (0.984ns logic, 4.250ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_91 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_91 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.DMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_91
    SLICE_X113Y173.D3    net (fanout=2)        2.388   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
    SLICE_X113Y173.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o1
    SLICE_X117Y173.SR    net (fanout=2)        0.527   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o
    SLICE_X117Y173.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.054ns logic, 2.915ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X117Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.243ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.757ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y173.D4    net (fanout=819)      3.689   RESET_IBUF
    SLICE_X113Y173.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o1
    SLICE_X117Y173.CLK   net (fanout=2)        0.499   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
    -------------------------------------------------  ---------------------------
    Total                                      5.757ns (1.569ns logic, 4.188ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.128ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y173.D2    net (fanout=136)      3.723   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y173.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o1
    SLICE_X117Y173.CLK   net (fanout=2)        0.499   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (0.650ns logic, 4.222ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.393ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_91 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.607ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_91 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.DMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_91
    SLICE_X113Y173.D3    net (fanout=2)        2.388   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
    SLICE_X113Y173.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o1
    SLICE_X117Y173.CLK   net (fanout=2)        0.499   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (0.720ns logic, 2.887ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X117Y173.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_91 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.380ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_91 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.DMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_91
    SLICE_X113Y173.D3    net (fanout=2)        1.479   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
    SLICE_X113Y173.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o1
    SLICE_X117Y173.SR    net (fanout=2)        0.299   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o
    SLICE_X117Y173.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (0.602ns logic, 1.778ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.200ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y173.D2    net (fanout=136)      2.345   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y173.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o1
    SLICE_X117Y173.SR    net (fanout=2)        0.299   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o
    SLICE_X117Y173.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (0.556ns logic, 2.644ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.709ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Data Path Delay:      3.709ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y173.D4    net (fanout=819)      2.289   RESET_IBUF
    SLICE_X113Y173.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o1
    SLICE_X117Y173.SR    net (fanout=2)        0.299   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o
    SLICE_X117Y173.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (1.121ns logic, 2.588ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X117Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.112ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_91 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Data Path Delay:      2.112ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_91 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.DMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_91
    SLICE_X113Y173.D3    net (fanout=2)        1.479   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
    SLICE_X113Y173.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o1
    SLICE_X117Y173.CLK   net (fanout=2)        0.233   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (0.400ns logic, 1.712ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X117Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.932ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Data Path Delay:      2.932ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y173.D2    net (fanout=136)      2.345   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y173.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o1
    SLICE_X117Y173.CLK   net (fanout=2)        0.233   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (0.354ns logic, 2.578ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X117Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.441ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Data Path Delay:      3.441ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y173.D4    net (fanout=819)      2.289   RESET_IBUF
    SLICE_X113Y173.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o1
    SLICE_X117Y173.CLK   net (fanout=2)        0.233   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o
    -------------------------------------------------  ---------------------------
    Total                                      3.441ns (0.919ns logic, 2.522ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.027ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X119Y177.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.973ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.027ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y178.D2    net (fanout=819)      3.404   RESET_IBUF
    SLICE_X112Y178.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o1
    SLICE_X119Y177.SR    net (fanout=2)        0.772   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o
    SLICE_X119Y177.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (1.851ns logic, 4.176ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.880ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.D4    net (fanout=136)      4.176   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o1
    SLICE_X119Y177.SR    net (fanout=2)        0.772   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o
    SLICE_X119Y177.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.880ns (0.932ns logic, 4.948ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_90 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_90 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.CMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_90
    SLICE_X112Y178.D5    net (fanout=2)        1.553   SREG_CONTROL_INST/SPI_DATA_BUFFER<90>
    SLICE_X112Y178.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o1
    SLICE_X119Y177.SR    net (fanout=2)        0.772   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o
    SLICE_X119Y177.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (1.002ns logic, 2.325ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X119Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.377ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.623ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y178.D2    net (fanout=819)      3.404   RESET_IBUF
    SLICE_X112Y178.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o1
    SLICE_X119Y177.CLK   net (fanout=2)        0.706   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (1.513ns logic, 4.110ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.524ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.476ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.D4    net (fanout=136)      4.176   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o1
    SLICE_X119Y177.CLK   net (fanout=2)        0.706   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      5.476ns (0.594ns logic, 4.882ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.077ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_90 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_90 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.CMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_90
    SLICE_X112Y178.D5    net (fanout=2)        1.553   SREG_CONTROL_INST/SPI_DATA_BUFFER<90>
    SLICE_X112Y178.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o1
    SLICE_X119Y177.CLK   net (fanout=2)        0.706   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      2.923ns (0.664ns logic, 2.259ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X119Y177.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.900ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_90 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.900ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_90 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.CMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_90
    SLICE_X112Y178.D5    net (fanout=2)        0.925   SREG_CONTROL_INST/SPI_DATA_BUFFER<90>
    SLICE_X112Y178.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o1
    SLICE_X119Y177.SR    net (fanout=2)        0.385   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o
    SLICE_X119Y177.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.590ns logic, 1.310ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.523ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.D4    net (fanout=136)      2.594   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o1
    SLICE_X119Y177.SR    net (fanout=2)        0.385   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o
    SLICE_X119Y177.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.523ns (0.544ns logic, 2.979ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.690ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Data Path Delay:      3.690ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y178.D2    net (fanout=819)      2.196   RESET_IBUF
    SLICE_X112Y178.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o1
    SLICE_X119Y177.SR    net (fanout=2)        0.385   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o
    SLICE_X119Y177.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (1.109ns logic, 2.581ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X119Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.696ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_90 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Data Path Delay:      1.696ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_90 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.CMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_90
    SLICE_X112Y178.D5    net (fanout=2)        0.925   SREG_CONTROL_INST/SPI_DATA_BUFFER<90>
    SLICE_X112Y178.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o1
    SLICE_X119Y177.CLK   net (fanout=2)        0.371   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (0.400ns logic, 1.296ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X119Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.319ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Data Path Delay:      3.319ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.D4    net (fanout=136)      2.594   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o1
    SLICE_X119Y177.CLK   net (fanout=2)        0.371   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (0.354ns logic, 2.965ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X119Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.486ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Data Path Delay:      3.486ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y178.D2    net (fanout=819)      2.196   RESET_IBUF
    SLICE_X112Y178.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o1
    SLICE_X119Y177.CLK   net (fanout=2)        0.371   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (0.919ns logic, 2.567ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.629ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X114Y178.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.C4    net (fanout=136)      4.204   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.CMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o1
    SLICE_X114Y178.SR    net (fanout=2)        0.491   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o
    SLICE_X114Y178.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (0.934ns logic, 4.695ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.462ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.538ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y178.C1    net (fanout=819)      3.194   RESET_IBUF
    SLICE_X113Y178.CMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o1
    SLICE_X114Y178.SR    net (fanout=2)        0.491   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o
    SLICE_X114Y178.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.538ns (1.853ns logic, 3.685ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_89 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_89 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.BMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_89
    SLICE_X113Y178.C2    net (fanout=2)        1.832   SREG_CONTROL_INST/SPI_DATA_BUFFER<89>
    SLICE_X113Y178.CMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o1
    SLICE_X114Y178.SR    net (fanout=2)        0.491   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o
    SLICE_X114Y178.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (1.004ns logic, 2.323ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X114Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.606ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.C4    net (fanout=136)      4.204   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.C     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o1
    SLICE_X114Y178.CLK   net (fanout=2)        0.540   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (0.650ns logic, 4.744ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.697ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.303ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y178.C1    net (fanout=819)      3.194   RESET_IBUF
    SLICE_X113Y178.C     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o1
    SLICE_X114Y178.CLK   net (fanout=2)        0.540   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      5.303ns (1.569ns logic, 3.734ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.908ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_89 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.092ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_89 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.BMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_89
    SLICE_X113Y178.C2    net (fanout=2)        1.832   SREG_CONTROL_INST/SPI_DATA_BUFFER<89>
    SLICE_X113Y178.C     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o1
    SLICE_X114Y178.CLK   net (fanout=2)        0.540   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (0.720ns logic, 2.372ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X114Y178.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.952ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_89 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.952ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_89 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.BMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_89
    SLICE_X113Y178.C2    net (fanout=2)        1.129   SREG_CONTROL_INST/SPI_DATA_BUFFER<89>
    SLICE_X113Y178.CMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o1
    SLICE_X114Y178.SR    net (fanout=2)        0.269   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o
    SLICE_X114Y178.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.952ns (0.554ns logic, 1.398ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.C4    net (fanout=136)      2.580   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.CMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o1
    SLICE_X114Y178.SR    net (fanout=2)        0.269   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o
    SLICE_X114Y178.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (0.508ns logic, 2.849ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.385ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Data Path Delay:      3.385ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y178.C1    net (fanout=819)      2.043   RESET_IBUF
    SLICE_X113Y178.CMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o1
    SLICE_X114Y178.SR    net (fanout=2)        0.269   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o
    SLICE_X114Y178.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.073ns logic, 2.312ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X114Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.788ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_89 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Data Path Delay:      1.788ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_89 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.BMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_89
    SLICE_X113Y178.C2    net (fanout=2)        1.129   SREG_CONTROL_INST/SPI_DATA_BUFFER<89>
    SLICE_X113Y178.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o1
    SLICE_X114Y178.CLK   net (fanout=2)        0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (0.400ns logic, 1.388ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X114Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.193ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Data Path Delay:      3.193ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.C4    net (fanout=136)      2.580   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o1
    SLICE_X114Y178.CLK   net (fanout=2)        0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (0.354ns logic, 2.839ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X114Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.221ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Data Path Delay:      3.221ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y178.C1    net (fanout=819)      2.043   RESET_IBUF
    SLICE_X113Y178.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o1
    SLICE_X114Y178.CLK   net (fanout=2)        0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.919ns logic, 2.302ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.410ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X116Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.D2    net (fanout=136)      4.979   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o1
    SLICE_X116Y182.SR    net (fanout=2)        0.564   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o
    SLICE_X116Y182.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.410ns (0.867ns logic, 5.543ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.038ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y182.D4    net (fanout=819)      2.612   RESET_IBUF
    SLICE_X112Y182.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o1
    SLICE_X116Y182.SR    net (fanout=2)        0.564   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o
    SLICE_X116Y182.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.786ns logic, 3.176ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_88 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_88 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.AMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_88
    SLICE_X112Y182.D5    net (fanout=2)        1.272   SREG_CONTROL_INST/SPI_DATA_BUFFER<88>
    SLICE_X112Y182.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o1
    SLICE_X116Y182.SR    net (fanout=2)        0.564   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o
    SLICE_X116Y182.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (0.937ns logic, 1.836ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X116Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.724ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.276ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.D2    net (fanout=136)      4.979   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o1
    SLICE_X116Y182.CLK   net (fanout=2)        0.703   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (0.594ns logic, 5.682ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.172ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.828ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y182.D4    net (fanout=819)      2.612   RESET_IBUF
    SLICE_X112Y182.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o1
    SLICE_X116Y182.CLK   net (fanout=2)        0.703   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (1.513ns logic, 3.315ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.361ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_88 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.639ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_88 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.AMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_88
    SLICE_X112Y182.D5    net (fanout=2)        1.272   SREG_CONTROL_INST/SPI_DATA_BUFFER<88>
    SLICE_X112Y182.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o1
    SLICE_X116Y182.CLK   net (fanout=2)        0.703   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      2.639ns (0.664ns logic, 1.975ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X116Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_88 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.571ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_88 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.AMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_88
    SLICE_X112Y182.D5    net (fanout=2)        0.735   SREG_CONTROL_INST/SPI_DATA_BUFFER<88>
    SLICE_X112Y182.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o1
    SLICE_X116Y182.SR    net (fanout=2)        0.316   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o
    SLICE_X116Y182.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (0.520ns logic, 1.051ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.982ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Data Path Delay:      2.982ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y182.D4    net (fanout=819)      1.627   RESET_IBUF
    SLICE_X112Y182.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o1
    SLICE_X116Y182.SR    net (fanout=2)        0.316   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o
    SLICE_X116Y182.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.039ns logic, 1.943ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.964ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.D2    net (fanout=136)      3.174   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o1
    SLICE_X116Y182.SR    net (fanout=2)        0.316   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o
    SLICE_X116Y182.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (0.474ns logic, 3.490ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X116Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.570ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_88 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Data Path Delay:      1.570ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_88 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.AMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_88
    SLICE_X112Y182.D5    net (fanout=2)        0.735   SREG_CONTROL_INST/SPI_DATA_BUFFER<88>
    SLICE_X112Y182.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o1
    SLICE_X116Y182.CLK   net (fanout=2)        0.435   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      1.570ns (0.400ns logic, 1.170ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X116Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.981ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Data Path Delay:      2.981ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y182.D4    net (fanout=819)      1.627   RESET_IBUF
    SLICE_X112Y182.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o1
    SLICE_X116Y182.CLK   net (fanout=2)        0.435   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (0.919ns logic, 2.062ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X116Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.963ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Data Path Delay:      3.963ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.D2    net (fanout=136)      3.174   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o1
    SLICE_X116Y182.CLK   net (fanout=2)        0.435   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (0.354ns logic, 3.609ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.191ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X118Y175.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.809ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.191ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y175.A2    net (fanout=819)      3.620   RESET_IBUF
    SLICE_X113Y175.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o1
    SLICE_X118Y175.SR    net (fanout=2)        0.718   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o
    SLICE_X118Y175.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.191ns (1.853ns logic, 4.338ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.A5    net (fanout=136)      3.677   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o1
    SLICE_X118Y175.SR    net (fanout=2)        0.718   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o
    SLICE_X118Y175.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.329ns (0.934ns logic, 4.395ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_87 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_87 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.DQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_87
    SLICE_X113Y175.A4    net (fanout=2)        0.922   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
    SLICE_X113Y175.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o1
    SLICE_X118Y175.SR    net (fanout=2)        0.718   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o
    SLICE_X118Y175.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.591ns (0.951ns logic, 1.640ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X118Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.242ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.758ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y175.A2    net (fanout=819)      3.620   RESET_IBUF
    SLICE_X113Y175.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o1
    SLICE_X118Y175.CLK   net (fanout=2)        0.569   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      5.758ns (1.569ns logic, 4.189ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.104ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.896ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.A5    net (fanout=136)      3.677   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o1
    SLICE_X118Y175.CLK   net (fanout=2)        0.569   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (0.650ns logic, 4.246ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.842ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_87 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.158ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_87 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.DQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_87
    SLICE_X113Y175.A4    net (fanout=2)        0.922   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
    SLICE_X113Y175.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o1
    SLICE_X118Y175.CLK   net (fanout=2)        0.569   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (0.667ns logic, 1.491ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X118Y175.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_87 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.423ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_87 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.DQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_87
    SLICE_X113Y175.A4    net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
    SLICE_X113Y175.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o1
    SLICE_X118Y175.SR    net (fanout=2)        0.411   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o
    SLICE_X118Y175.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.423ns (0.510ns logic, 0.913ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.A5    net (fanout=136)      2.282   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o1
    SLICE_X118Y175.SR    net (fanout=2)        0.411   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o
    SLICE_X118Y175.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (0.508ns logic, 2.693ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.785ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Data Path Delay:      3.785ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y175.A2    net (fanout=819)      2.301   RESET_IBUF
    SLICE_X113Y175.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o1
    SLICE_X118Y175.SR    net (fanout=2)        0.411   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o
    SLICE_X118Y175.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (1.073ns logic, 2.712ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X118Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.140ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_87 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Data Path Delay:      1.140ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_87 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.DQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_87
    SLICE_X113Y175.A4    net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
    SLICE_X113Y175.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o1
    SLICE_X118Y175.CLK   net (fanout=2)        0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.356ns logic, 0.784ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X118Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.918ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Data Path Delay:      2.918ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.A5    net (fanout=136)      2.282   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o1
    SLICE_X118Y175.CLK   net (fanout=2)        0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.354ns logic, 2.564ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X118Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.502ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Data Path Delay:      3.502ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y175.A2    net (fanout=819)      2.301   RESET_IBUF
    SLICE_X113Y175.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o1
    SLICE_X118Y175.CLK   net (fanout=2)        0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (0.919ns logic, 2.583ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.884ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X120Y175.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.116ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.884ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.B4    net (fanout=819)      3.285   RESET_IBUF
    SLICE_X112Y176.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o1
    SLICE_X120Y175.SR    net (fanout=2)        0.813   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o
    SLICE_X120Y175.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.884ns (1.786ns logic, 4.098ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.551ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.B5    net (fanout=136)      3.871   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o1
    SLICE_X120Y175.SR    net (fanout=2)        0.813   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o
    SLICE_X120Y175.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.551ns (0.867ns logic, 4.684ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_86 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.995ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_86 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.CQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_86
    SLICE_X112Y176.B2    net (fanout=2)        1.298   SREG_CONTROL_INST/SPI_DATA_BUFFER<86>
    SLICE_X112Y176.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o1
    SLICE_X120Y175.SR    net (fanout=2)        0.813   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o
    SLICE_X120Y175.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.995ns (0.884ns logic, 2.111ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X120Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.417ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.583ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.B4    net (fanout=819)      3.285   RESET_IBUF
    SLICE_X112Y176.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o1
    SLICE_X120Y175.CLK   net (fanout=2)        0.785   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      5.583ns (1.513ns logic, 4.070ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.750ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.250ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.B5    net (fanout=136)      3.871   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o1
    SLICE_X120Y175.CLK   net (fanout=2)        0.785   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      5.250ns (0.594ns logic, 4.656ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.306ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_86 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.694ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_86 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.CQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_86
    SLICE_X112Y176.B2    net (fanout=2)        1.298   SREG_CONTROL_INST/SPI_DATA_BUFFER<86>
    SLICE_X112Y176.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o1
    SLICE_X120Y175.CLK   net (fanout=2)        0.785   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      2.694ns (0.611ns logic, 2.083ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X120Y175.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_86 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.682ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_86 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.CQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_86
    SLICE_X112Y176.B2    net (fanout=2)        0.737   SREG_CONTROL_INST/SPI_DATA_BUFFER<86>
    SLICE_X112Y176.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o1
    SLICE_X120Y175.SR    net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o
    SLICE_X120Y175.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.682ns (0.476ns logic, 1.206ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.B5    net (fanout=136)      2.399   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o1
    SLICE_X120Y175.SR    net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o
    SLICE_X120Y175.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (0.474ns logic, 2.868ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.556ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Data Path Delay:      3.556ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.B4    net (fanout=819)      2.048   RESET_IBUF
    SLICE_X112Y176.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o1
    SLICE_X120Y175.SR    net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o
    SLICE_X120Y175.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.556ns (1.039ns logic, 2.517ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X120Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.552ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_86 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Data Path Delay:      1.552ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_86 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.CQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_86
    SLICE_X112Y176.B2    net (fanout=2)        0.737   SREG_CONTROL_INST/SPI_DATA_BUFFER<86>
    SLICE_X112Y176.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o1
    SLICE_X120Y175.CLK   net (fanout=2)        0.459   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.356ns logic, 1.196ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X120Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.212ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Data Path Delay:      3.212ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.B5    net (fanout=136)      2.399   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o1
    SLICE_X120Y175.CLK   net (fanout=2)        0.459   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      3.212ns (0.354ns logic, 2.858ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X120Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.426ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Data Path Delay:      3.426ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.B4    net (fanout=819)      2.048   RESET_IBUF
    SLICE_X112Y176.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o1
    SLICE_X120Y175.CLK   net (fanout=2)        0.459   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (0.919ns logic, 2.507ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.669ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X122Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.A2    net (fanout=136)      4.522   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o1
    SLICE_X122Y179.SR    net (fanout=2)        1.265   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o
    SLICE_X122Y179.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.669ns (0.882ns logic, 5.787ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.665ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.335ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y179.A1    net (fanout=819)      3.269   RESET_IBUF
    SLICE_X112Y179.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o1
    SLICE_X122Y179.SR    net (fanout=2)        1.265   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o
    SLICE_X122Y179.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.335ns (1.801ns logic, 4.534ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_85 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_85 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.BQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_85
    SLICE_X112Y179.A4    net (fanout=2)        0.707   SREG_CONTROL_INST/SPI_DATA_BUFFER<85>
    SLICE_X112Y179.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o1
    SLICE_X122Y179.SR    net (fanout=2)        1.265   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o
    SLICE_X122Y179.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (0.899ns logic, 1.972ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X122Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.917ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.083ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.A2    net (fanout=136)      4.522   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o1
    SLICE_X122Y179.CLK   net (fanout=2)        0.967   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      6.083ns (0.594ns logic, 5.489ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.251ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.749ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y179.A1    net (fanout=819)      3.269   RESET_IBUF
    SLICE_X112Y179.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o1
    SLICE_X122Y179.CLK   net (fanout=2)        0.967   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      5.749ns (1.513ns logic, 4.236ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.715ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_85 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.285ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_85 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.BQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_85
    SLICE_X112Y179.A4    net (fanout=2)        0.707   SREG_CONTROL_INST/SPI_DATA_BUFFER<85>
    SLICE_X112Y179.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o1
    SLICE_X122Y179.CLK   net (fanout=2)        0.967   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      2.285ns (0.611ns logic, 1.674ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X122Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_85 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.581ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_85 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.BQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_85
    SLICE_X112Y179.A4    net (fanout=2)        0.374   SREG_CONTROL_INST/SPI_DATA_BUFFER<85>
    SLICE_X112Y179.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o1
    SLICE_X122Y179.SR    net (fanout=2)        0.709   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o
    SLICE_X122Y179.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.581ns (0.498ns logic, 1.083ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.847ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Data Path Delay:      3.847ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y179.A1    net (fanout=819)      2.077   RESET_IBUF
    SLICE_X112Y179.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o1
    SLICE_X122Y179.SR    net (fanout=2)        0.709   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o
    SLICE_X122Y179.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (1.061ns logic, 2.786ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.A2    net (fanout=136)      2.850   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o1
    SLICE_X122Y179.SR    net (fanout=2)        0.709   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o
    SLICE_X122Y179.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (0.496ns logic, 3.559ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X122Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.300ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_85 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Data Path Delay:      1.300ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_85 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.BQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_85
    SLICE_X112Y179.A4    net (fanout=2)        0.374   SREG_CONTROL_INST/SPI_DATA_BUFFER<85>
    SLICE_X112Y179.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o1
    SLICE_X122Y179.CLK   net (fanout=2)        0.570   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.356ns logic, 0.944ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X122Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.566ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Data Path Delay:      3.566ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y179.A1    net (fanout=819)      2.077   RESET_IBUF
    SLICE_X112Y179.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o1
    SLICE_X122Y179.CLK   net (fanout=2)        0.570   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (0.919ns logic, 2.647ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X122Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.774ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Data Path Delay:      3.774ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.A2    net (fanout=136)      2.850   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o1
    SLICE_X122Y179.CLK   net (fanout=2)        0.570   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      3.774ns (0.354ns logic, 3.420ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.470ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X125Y178.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.A2    net (fanout=136)      4.338   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o1
    SLICE_X125Y178.SR    net (fanout=2)        1.200   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o
    SLICE_X125Y178.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (0.932ns logic, 5.538ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.869ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.131ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y178.A3    net (fanout=819)      3.080   RESET_IBUF
    SLICE_X112Y178.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o1
    SLICE_X125Y178.SR    net (fanout=2)        1.200   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o
    SLICE_X125Y178.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (1.851ns logic, 4.280ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_84 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_84 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.AQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_84
    SLICE_X112Y178.A1    net (fanout=2)        1.287   SREG_CONTROL_INST/SPI_DATA_BUFFER<84>
    SLICE_X112Y178.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o1
    SLICE_X125Y178.SR    net (fanout=2)        1.200   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o
    SLICE_X125Y178.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.436ns (0.949ns logic, 2.487ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X125Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.717ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.283ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.A2    net (fanout=136)      4.338   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o1
    SLICE_X125Y178.CLK   net (fanout=2)        1.351   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      6.283ns (0.594ns logic, 5.689ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.056ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.944ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y178.A3    net (fanout=819)      3.080   RESET_IBUF
    SLICE_X112Y178.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o1
    SLICE_X125Y178.CLK   net (fanout=2)        1.351   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      5.944ns (1.513ns logic, 4.431ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.751ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_84 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.249ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_84 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.AQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_84
    SLICE_X112Y178.A1    net (fanout=2)        1.287   SREG_CONTROL_INST/SPI_DATA_BUFFER<84>
    SLICE_X112Y178.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o1
    SLICE_X125Y178.CLK   net (fanout=2)        1.351   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (0.611ns logic, 2.638ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X125Y178.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_84 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.999ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_84 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.AQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_84
    SLICE_X112Y178.A1    net (fanout=2)        0.759   SREG_CONTROL_INST/SPI_DATA_BUFFER<84>
    SLICE_X112Y178.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o1
    SLICE_X125Y178.SR    net (fanout=2)        0.694   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o
    SLICE_X125Y178.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (0.546ns logic, 1.453ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.752ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Data Path Delay:      3.752ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y178.A3    net (fanout=819)      1.949   RESET_IBUF
    SLICE_X112Y178.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o1
    SLICE_X125Y178.SR    net (fanout=2)        0.694   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o
    SLICE_X125Y178.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (1.109ns logic, 2.643ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.A2    net (fanout=136)      2.730   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o1
    SLICE_X125Y178.SR    net (fanout=2)        0.694   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o
    SLICE_X125Y178.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.544ns logic, 3.424ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X125Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.941ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_84 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Data Path Delay:      1.941ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_84 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y181.AQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_84
    SLICE_X112Y178.A1    net (fanout=2)        0.759   SREG_CONTROL_INST/SPI_DATA_BUFFER<84>
    SLICE_X112Y178.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o1
    SLICE_X125Y178.CLK   net (fanout=2)        0.826   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.356ns logic, 1.585ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X125Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.694ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Data Path Delay:      3.694ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y178.A3    net (fanout=819)      1.949   RESET_IBUF
    SLICE_X112Y178.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o1
    SLICE_X125Y178.CLK   net (fanout=2)        0.826   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (0.919ns logic, 2.775ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X125Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.910ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Data Path Delay:      3.910ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.A2    net (fanout=136)      2.730   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o1
    SLICE_X125Y178.CLK   net (fanout=2)        0.826   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      3.910ns (0.354ns logic, 3.556ns route)
                                                       (9.1% logic, 90.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.532ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X125Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.D4    net (fanout=136)      4.328   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o1
    SLICE_X125Y179.SR    net (fanout=2)        1.220   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o
    SLICE_X125Y179.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.532ns (0.984ns logic, 5.548ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.873ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.127ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y179.D5    net (fanout=819)      3.004   RESET_IBUF
    SLICE_X113Y179.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o1
    SLICE_X125Y179.SR    net (fanout=2)        1.220   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o
    SLICE_X125Y179.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.127ns (1.903ns logic, 4.224ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_83 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_83 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.DQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_83
    SLICE_X113Y179.D3    net (fanout=2)        0.935   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
    SLICE_X113Y179.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o1
    SLICE_X125Y179.SR    net (fanout=2)        1.220   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o
    SLICE_X125Y179.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (1.001ns logic, 2.155ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X125Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.850ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.150ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.D4    net (fanout=136)      4.328   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o1
    SLICE_X125Y179.CLK   net (fanout=2)        1.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      6.150ns (0.650ns logic, 5.500ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.255ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.745ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y179.D5    net (fanout=819)      3.004   RESET_IBUF
    SLICE_X113Y179.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o1
    SLICE_X125Y179.CLK   net (fanout=2)        1.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      5.745ns (1.569ns logic, 4.176ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.226ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_83 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.774ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_83 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.DQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_83
    SLICE_X113Y179.D3    net (fanout=2)        0.935   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
    SLICE_X113Y179.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o1
    SLICE_X125Y179.CLK   net (fanout=2)        1.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      2.774ns (0.667ns logic, 2.107ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X125Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_83 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.840ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_83 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.DQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_83
    SLICE_X113Y179.D3    net (fanout=2)        0.540   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
    SLICE_X113Y179.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o1
    SLICE_X125Y179.SR    net (fanout=2)        0.742   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o
    SLICE_X125Y179.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.840ns (0.558ns logic, 1.282ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.731ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Data Path Delay:      3.731ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y179.D5    net (fanout=819)      1.868   RESET_IBUF
    SLICE_X113Y179.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o1
    SLICE_X125Y179.SR    net (fanout=2)        0.742   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o
    SLICE_X125Y179.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.121ns logic, 2.610ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.D4    net (fanout=136)      2.714   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o1
    SLICE_X125Y179.SR    net (fanout=2)        0.742   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o
    SLICE_X125Y179.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (0.556ns logic, 3.456ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X125Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.580ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_83 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_83 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.DQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_83
    SLICE_X113Y179.D3    net (fanout=2)        0.540   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
    SLICE_X113Y179.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o1
    SLICE_X125Y179.CLK   net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (0.356ns logic, 1.224ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X125Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.471ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Data Path Delay:      3.471ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y179.D5    net (fanout=819)      1.868   RESET_IBUF
    SLICE_X113Y179.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o1
    SLICE_X125Y179.CLK   net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (0.919ns logic, 2.552ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X125Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.752ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Data Path Delay:      3.752ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.D4    net (fanout=136)      2.714   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o1
    SLICE_X125Y179.CLK   net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (0.354ns logic, 3.398ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.960ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X122Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.B5    net (fanout=136)      4.038   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o1
    SLICE_X122Y176.SR    net (fanout=2)        1.040   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o
    SLICE_X122Y176.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (0.882ns logic, 5.078ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.102ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.898ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y177.B4    net (fanout=819)      3.057   RESET_IBUF
    SLICE_X112Y177.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o1
    SLICE_X122Y176.SR    net (fanout=2)        1.040   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o
    SLICE_X122Y176.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.801ns logic, 4.097ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_82 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_82 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.CQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_82
    SLICE_X112Y177.B3    net (fanout=2)        1.015   SREG_CONTROL_INST/SPI_DATA_BUFFER<82>
    SLICE_X112Y177.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o1
    SLICE_X122Y176.SR    net (fanout=2)        1.040   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o
    SLICE_X122Y176.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.899ns logic, 2.055ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X122Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.331ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.669ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.B5    net (fanout=136)      4.038   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o1
    SLICE_X122Y176.CLK   net (fanout=2)        1.037   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (0.594ns logic, 5.075ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.393ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y177.B4    net (fanout=819)      3.057   RESET_IBUF
    SLICE_X112Y177.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o1
    SLICE_X122Y176.CLK   net (fanout=2)        1.037   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.513ns logic, 4.094ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.337ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_82 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.663ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_82 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.CQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_82
    SLICE_X112Y177.B3    net (fanout=2)        1.015   SREG_CONTROL_INST/SPI_DATA_BUFFER<82>
    SLICE_X112Y177.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o1
    SLICE_X122Y176.CLK   net (fanout=2)        1.037   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      2.663ns (0.611ns logic, 2.052ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X122Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.638ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_82 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_82 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.CQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_82
    SLICE_X112Y177.B3    net (fanout=2)        0.567   SREG_CONTROL_INST/SPI_DATA_BUFFER<82>
    SLICE_X112Y177.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o1
    SLICE_X122Y176.SR    net (fanout=2)        0.573   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o
    SLICE_X122Y176.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.498ns logic, 1.140ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.551ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Data Path Delay:      3.551ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y177.B4    net (fanout=819)      1.917   RESET_IBUF
    SLICE_X112Y177.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o1
    SLICE_X122Y176.SR    net (fanout=2)        0.573   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o
    SLICE_X122Y176.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (1.061ns logic, 2.490ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.B5    net (fanout=136)      2.502   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o1
    SLICE_X122Y176.SR    net (fanout=2)        0.573   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o
    SLICE_X122Y176.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (0.496ns logic, 3.075ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X122Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.503ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_82 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Data Path Delay:      1.503ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_82 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.CQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_82
    SLICE_X112Y177.B3    net (fanout=2)        0.567   SREG_CONTROL_INST/SPI_DATA_BUFFER<82>
    SLICE_X112Y177.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o1
    SLICE_X122Y176.CLK   net (fanout=2)        0.580   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      1.503ns (0.356ns logic, 1.147ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X122Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.416ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Data Path Delay:      3.416ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y177.B4    net (fanout=819)      1.917   RESET_IBUF
    SLICE_X112Y177.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o1
    SLICE_X122Y176.CLK   net (fanout=2)        0.580   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (0.919ns logic, 2.497ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X122Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.436ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Data Path Delay:      3.436ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.B5    net (fanout=136)      2.502   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o1
    SLICE_X122Y176.CLK   net (fanout=2)        0.580   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      3.436ns (0.354ns logic, 3.082ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.976ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X124Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.024ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.976ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.D4    net (fanout=136)      4.782   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o1
    SLICE_X124Y177.CLK   net (fanout=2)        1.600   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      6.976ns (0.594ns logic, 6.382ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.313ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.687ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y183.D5    net (fanout=819)      2.574   RESET_IBUF
    SLICE_X112Y183.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o1
    SLICE_X124Y177.CLK   net (fanout=2)        1.600   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (1.513ns logic, 4.174ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.875ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_81 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.125ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_81 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.BQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_81
    SLICE_X112Y183.D2    net (fanout=2)        0.914   SREG_CONTROL_INST/SPI_DATA_BUFFER<81>
    SLICE_X112Y183.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o1
    SLICE_X124Y177.CLK   net (fanout=2)        1.600   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      3.125ns (0.611ns logic, 2.514ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X124Y177.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.959ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.D4    net (fanout=136)      4.782   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o1
    SLICE_X124Y177.SR    net (fanout=2)        1.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o
    SLICE_X124Y177.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.959ns (0.867ns logic, 6.092ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.330ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y183.D5    net (fanout=819)      2.574   RESET_IBUF
    SLICE_X112Y183.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o1
    SLICE_X124Y177.SR    net (fanout=2)        1.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o
    SLICE_X124Y177.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (1.786ns logic, 3.884ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_81 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_81 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.BQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_81
    SLICE_X112Y183.D2    net (fanout=2)        0.914   SREG_CONTROL_INST/SPI_DATA_BUFFER<81>
    SLICE_X112Y183.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o1
    SLICE_X124Y177.SR    net (fanout=2)        1.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o
    SLICE_X124Y177.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.108ns (0.884ns logic, 2.224ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X124Y177.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_81 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_81 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.BQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_81
    SLICE_X112Y183.D2    net (fanout=2)        0.539   SREG_CONTROL_INST/SPI_DATA_BUFFER<81>
    SLICE_X112Y183.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o1
    SLICE_X124Y177.SR    net (fanout=2)        0.768   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o
    SLICE_X124Y177.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.476ns logic, 1.307ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.440ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Data Path Delay:      3.440ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y183.D5    net (fanout=819)      1.633   RESET_IBUF
    SLICE_X112Y183.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o1
    SLICE_X124Y177.SR    net (fanout=2)        0.768   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o
    SLICE_X124Y177.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.440ns (1.039ns logic, 2.401ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.D4    net (fanout=136)      2.984   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o1
    SLICE_X124Y177.SR    net (fanout=2)        0.768   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o
    SLICE_X124Y177.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (0.474ns logic, 3.752ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X124Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.852ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_81 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_81 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.BQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_81
    SLICE_X112Y183.D2    net (fanout=2)        0.539   SREG_CONTROL_INST/SPI_DATA_BUFFER<81>
    SLICE_X112Y183.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o1
    SLICE_X124Y177.CLK   net (fanout=2)        0.957   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.356ns logic, 1.496ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X124Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.509ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Data Path Delay:      3.509ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y183.D5    net (fanout=819)      1.633   RESET_IBUF
    SLICE_X112Y183.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o1
    SLICE_X124Y177.CLK   net (fanout=2)        0.957   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (0.919ns logic, 2.590ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X124Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.295ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Data Path Delay:      4.295ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.D4    net (fanout=136)      2.984   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o1
    SLICE_X124Y177.CLK   net (fanout=2)        0.957   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (0.354ns logic, 3.941ns route)
                                                       (8.2% logic, 91.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.941ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X112Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y181.D2    net (fanout=136)      4.727   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y181.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o1
    SLICE_X112Y180.SR    net (fanout=2)        0.295   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o
    SLICE_X112Y180.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (0.919ns logic, 5.022ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.286ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y181.D5    net (fanout=819)      2.581   RESET_IBUF
    SLICE_X113Y181.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o1
    SLICE_X112Y180.SR    net (fanout=2)        0.295   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o
    SLICE_X112Y180.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (1.838ns logic, 2.876ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_80 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.898ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_80 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.AQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_80
    SLICE_X113Y181.D4    net (fanout=2)        0.667   SREG_CONTROL_INST/SPI_DATA_BUFFER<80>
    SLICE_X113Y181.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o1
    SLICE_X112Y180.SR    net (fanout=2)        0.295   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o
    SLICE_X112Y180.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (0.936ns logic, 0.962ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X112Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.151ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.849ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y181.D2    net (fanout=136)      4.727   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y181.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o1
    SLICE_X112Y180.CLK   net (fanout=2)        0.472   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
    -------------------------------------------------  ---------------------------
    Total                                      5.849ns (0.650ns logic, 5.199ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.378ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.622ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y181.D5    net (fanout=819)      2.581   RESET_IBUF
    SLICE_X113Y181.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o1
    SLICE_X112Y180.CLK   net (fanout=2)        0.472   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (1.569ns logic, 3.053ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.194ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_80 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.806ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_80 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.AQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_80
    SLICE_X113Y181.D4    net (fanout=2)        0.667   SREG_CONTROL_INST/SPI_DATA_BUFFER<80>
    SLICE_X113Y181.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o1
    SLICE_X112Y180.CLK   net (fanout=2)        0.472   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
    -------------------------------------------------  ---------------------------
    Total                                      1.806ns (0.667ns logic, 1.139ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X112Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.986ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_80 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.986ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_80 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.AQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_80
    SLICE_X113Y181.D4    net (fanout=2)        0.373   SREG_CONTROL_INST/SPI_DATA_BUFFER<80>
    SLICE_X113Y181.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o1
    SLICE_X112Y180.SR    net (fanout=2)        0.125   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o
    SLICE_X112Y180.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (0.488ns logic, 0.498ns route)
                                                       (49.5% logic, 50.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.784ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Data Path Delay:      2.784ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y181.D5    net (fanout=819)      1.608   RESET_IBUF
    SLICE_X113Y181.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o1
    SLICE_X112Y180.SR    net (fanout=2)        0.125   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o
    SLICE_X112Y180.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (1.051ns logic, 1.733ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y181.D2    net (fanout=136)      2.993   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y181.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o1
    SLICE_X112Y180.SR    net (fanout=2)        0.125   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o
    SLICE_X112Y180.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (0.486ns logic, 3.118ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X112Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.992ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_80 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Data Path Delay:      0.992ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_80 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.AQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_80
    SLICE_X113Y181.D4    net (fanout=2)        0.373   SREG_CONTROL_INST/SPI_DATA_BUFFER<80>
    SLICE_X113Y181.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o1
    SLICE_X112Y180.CLK   net (fanout=2)        0.263   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
    -------------------------------------------------  ---------------------------
    Total                                      0.992ns (0.356ns logic, 0.636ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X112Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.790ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Data Path Delay:      2.790ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y181.D5    net (fanout=819)      1.608   RESET_IBUF
    SLICE_X113Y181.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o1
    SLICE_X112Y180.CLK   net (fanout=2)        0.263   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.919ns logic, 1.871ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X112Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.610ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Data Path Delay:      3.610ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y181.D2    net (fanout=136)      2.993   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y181.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o1
    SLICE_X112Y180.CLK   net (fanout=2)        0.263   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (0.354ns logic, 3.256ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.914ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y185.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.914ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y185.A1    net (fanout=136)      5.151   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y185.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o1
    SLICE_X121Y185.SR    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o
    SLICE_X121Y185.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (0.984ns logic, 5.930ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.033ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.967ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y185.A5    net (fanout=819)      2.285   RESET_IBUF
    SLICE_X113Y185.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o1
    SLICE_X121Y185.SR    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o
    SLICE_X121Y185.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (1.903ns logic, 3.064ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_79 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_79 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.DQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_79
    SLICE_X113Y185.A3    net (fanout=2)        0.959   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
    SLICE_X113Y185.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o1
    SLICE_X121Y185.SR    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o
    SLICE_X121Y185.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.984ns logic, 1.738ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y185.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.596ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y185.A1    net (fanout=136)      5.151   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y185.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o1
    SLICE_X121Y185.CLK   net (fanout=2)        0.603   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (0.650ns logic, 5.754ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.543ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.457ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y185.A5    net (fanout=819)      2.285   RESET_IBUF
    SLICE_X113Y185.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o1
    SLICE_X121Y185.CLK   net (fanout=2)        0.603   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (1.569ns logic, 2.888ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.788ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_79 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.212ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_79 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.DQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_79
    SLICE_X113Y185.A3    net (fanout=2)        0.959   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
    SLICE_X113Y185.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o1
    SLICE_X121Y185.CLK   net (fanout=2)        0.603   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (0.650ns logic, 1.562ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y185.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_79 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.583ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_79 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.DQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_79
    SLICE_X113Y185.A3    net (fanout=2)        0.564   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
    SLICE_X113Y185.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o1
    SLICE_X121Y185.SR    net (fanout=2)        0.463   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o
    SLICE_X121Y185.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.583ns (0.556ns logic, 1.027ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.024ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Data Path Delay:      3.024ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y185.A5    net (fanout=819)      1.440   RESET_IBUF
    SLICE_X113Y185.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o1
    SLICE_X121Y185.SR    net (fanout=2)        0.463   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o
    SLICE_X121Y185.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (1.121ns logic, 1.903ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y185.A1    net (fanout=136)      3.255   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y185.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o1
    SLICE_X121Y185.SR    net (fanout=2)        0.463   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o
    SLICE_X121Y185.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (0.556ns logic, 3.718ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y185.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.240ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_79 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Data Path Delay:      1.240ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_79 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.DQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_79
    SLICE_X113Y185.A3    net (fanout=2)        0.564   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
    SLICE_X113Y185.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o1
    SLICE_X121Y185.CLK   net (fanout=2)        0.322   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.354ns logic, 0.886ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y185.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.681ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Data Path Delay:      2.681ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y185.A5    net (fanout=819)      1.440   RESET_IBUF
    SLICE_X113Y185.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o1
    SLICE_X121Y185.CLK   net (fanout=2)        0.322   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (0.919ns logic, 1.762ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y185.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.931ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Data Path Delay:      3.931ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y185.A1    net (fanout=136)      3.255   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y185.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o1
    SLICE_X121Y185.CLK   net (fanout=2)        0.322   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (0.354ns logic, 3.577ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.956ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X119Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.956ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y189.B5    net (fanout=136)      5.313   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y189.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o1
    SLICE_X119Y189.SR    net (fanout=2)        0.711   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o
    SLICE_X119Y189.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.956ns (0.932ns logic, 6.024ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.439ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.561ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y189.B2    net (fanout=819)      1.999   RESET_IBUF
    SLICE_X112Y189.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o1
    SLICE_X119Y189.SR    net (fanout=2)        0.711   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o
    SLICE_X119Y189.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.561ns (1.851ns logic, 2.710ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_78 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.896ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_78 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.CQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_78
    SLICE_X112Y189.B3    net (fanout=2)        1.253   SREG_CONTROL_INST/SPI_DATA_BUFFER<78>
    SLICE_X112Y189.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o1
    SLICE_X119Y189.SR    net (fanout=2)        0.711   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o
    SLICE_X119Y189.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.932ns logic, 1.964ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X119Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.308ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.692ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y189.B5    net (fanout=136)      5.313   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y189.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o1
    SLICE_X119Y189.CLK   net (fanout=2)        0.785   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o
    -------------------------------------------------  ---------------------------
    Total                                      6.692ns (0.594ns logic, 6.098ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.703ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.297ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y189.B2    net (fanout=819)      1.999   RESET_IBUF
    SLICE_X112Y189.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o1
    SLICE_X119Y189.CLK   net (fanout=2)        0.785   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (1.513ns logic, 2.784ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.368ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_78 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.632ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_78 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.CQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_78
    SLICE_X112Y189.B3    net (fanout=2)        1.253   SREG_CONTROL_INST/SPI_DATA_BUFFER<78>
    SLICE_X112Y189.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o1
    SLICE_X119Y189.CLK   net (fanout=2)        0.785   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (0.594ns logic, 2.038ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X119Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_78 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.589ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_78 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.CQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_78
    SLICE_X112Y189.B3    net (fanout=2)        0.697   SREG_CONTROL_INST/SPI_DATA_BUFFER<78>
    SLICE_X112Y189.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o1
    SLICE_X119Y189.SR    net (fanout=2)        0.348   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o
    SLICE_X119Y189.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.544ns logic, 1.045ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.707ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Data Path Delay:      2.707ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y189.B2    net (fanout=819)      1.250   RESET_IBUF
    SLICE_X112Y189.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o1
    SLICE_X119Y189.SR    net (fanout=2)        0.348   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o
    SLICE_X119Y189.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (1.109ns logic, 1.598ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.213ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y189.B5    net (fanout=136)      3.321   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y189.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o1
    SLICE_X119Y189.SR    net (fanout=2)        0.348   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o
    SLICE_X119Y189.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.213ns (0.544ns logic, 3.669ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X119Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.476ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_78 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Data Path Delay:      1.476ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_78 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.CQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_78
    SLICE_X112Y189.B3    net (fanout=2)        0.697   SREG_CONTROL_INST/SPI_DATA_BUFFER<78>
    SLICE_X112Y189.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o1
    SLICE_X119Y189.CLK   net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o
    -------------------------------------------------  ---------------------------
    Total                                      1.476ns (0.354ns logic, 1.122ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X119Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.594ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Data Path Delay:      2.594ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y189.B2    net (fanout=819)      1.250   RESET_IBUF
    SLICE_X112Y189.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o1
    SLICE_X119Y189.CLK   net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (0.919ns logic, 1.675ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X119Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.100ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Data Path Delay:      4.100ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y189.B5    net (fanout=136)      3.321   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y189.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o1
    SLICE_X119Y189.CLK   net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (0.354ns logic, 3.746ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.565ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X108Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y188.D3    net (fanout=136)      5.351   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y188.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o1
    SLICE_X108Y188.SR    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o
    SLICE_X108Y188.CLK   Trck                  0.232   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.565ns (0.884ns logic, 5.681ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.898ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.102ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y188.D1    net (fanout=819)      1.969   RESET_IBUF
    SLICE_X108Y188.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o1
    SLICE_X108Y188.SR    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o
    SLICE_X108Y188.CLK   Trck                  0.232   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.102ns (1.803ns logic, 2.299ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_77 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.918ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_77 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.BQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_77
    SLICE_X108Y188.D4    net (fanout=2)        0.704   SREG_CONTROL_INST/SPI_DATA_BUFFER<77>
    SLICE_X108Y188.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o1
    SLICE_X108Y188.SR    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o
    SLICE_X108Y188.CLK   Trck                  0.232   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (0.884ns logic, 1.034ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X108Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.581ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.419ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y188.D3    net (fanout=136)      5.351   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y188.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o1
    SLICE_X108Y188.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (0.594ns logic, 5.825ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.044ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y188.D1    net (fanout=819)      1.969   RESET_IBUF
    SLICE_X108Y188.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o1
    SLICE_X108Y188.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (1.513ns logic, 2.443ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.228ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_77 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_77 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.BQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_77
    SLICE_X108Y188.D4    net (fanout=2)        0.704   SREG_CONTROL_INST/SPI_DATA_BUFFER<77>
    SLICE_X108Y188.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o1
    SLICE_X108Y188.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.594ns logic, 1.178ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X108Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_77 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.059ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_77 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.BQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_77
    SLICE_X108Y188.D4    net (fanout=2)        0.370   SREG_CONTROL_INST/SPI_DATA_BUFFER<77>
    SLICE_X108Y188.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o1
    SLICE_X108Y188.SR    net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o
    SLICE_X108Y188.CLK   Tremck      (-Th)    -0.133   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.522ns logic, 0.537ns route)
                                                       (49.3% logic, 50.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.521ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Data Path Delay:      2.521ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y188.D1    net (fanout=819)      1.267   RESET_IBUF
    SLICE_X108Y188.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o1
    SLICE_X108Y188.SR    net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o
    SLICE_X108Y188.CLK   Tremck      (-Th)    -0.133   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.521ns (1.087ns logic, 1.434ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y188.D3    net (fanout=136)      3.326   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y188.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o1
    SLICE_X108Y188.SR    net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o
    SLICE_X108Y188.CLK   Tremck      (-Th)    -0.133   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (0.522ns logic, 3.493ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X108Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.015ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_77 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Data Path Delay:      1.015ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_77 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.BQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_77
    SLICE_X108Y188.D4    net (fanout=2)        0.370   SREG_CONTROL_INST/SPI_DATA_BUFFER<77>
    SLICE_X108Y188.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o1
    SLICE_X108Y188.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o
    -------------------------------------------------  ---------------------------
    Total                                      1.015ns (0.354ns logic, 0.661ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X108Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.477ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Data Path Delay:      2.477ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y188.D1    net (fanout=819)      1.267   RESET_IBUF
    SLICE_X108Y188.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o1
    SLICE_X108Y188.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (0.919ns logic, 1.558ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X108Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.971ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Data Path Delay:      3.971ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y188.D3    net (fanout=136)      3.326   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y188.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o1
    SLICE_X108Y188.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (0.354ns logic, 3.617ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.684ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X106Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.316ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.684ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.A5    net (fanout=136)      5.217   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o1
    SLICE_X106Y189.CLK   net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o
    -------------------------------------------------  ---------------------------
    Total                                      6.684ns (0.650ns logic, 6.034ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.070ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y189.A4    net (fanout=819)      1.544   RESET_IBUF
    SLICE_X107Y189.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o1
    SLICE_X106Y189.CLK   net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (1.569ns logic, 2.361ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.679ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_76 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.321ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_76 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.AQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_76
    SLICE_X107Y189.A3    net (fanout=2)        0.854   SREG_CONTROL_INST/SPI_DATA_BUFFER<76>
    SLICE_X107Y189.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o1
    SLICE_X106Y189.CLK   net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (0.650ns logic, 1.671ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X106Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.A5    net (fanout=136)      5.217   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o1
    SLICE_X106Y189.SR    net (fanout=2)        0.481   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o
    SLICE_X106Y189.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (0.934ns logic, 5.698ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.122ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y189.A4    net (fanout=819)      1.544   RESET_IBUF
    SLICE_X107Y189.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o1
    SLICE_X106Y189.SR    net (fanout=2)        0.481   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o
    SLICE_X106Y189.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.853ns logic, 2.025ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_76 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_76 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.AQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_76
    SLICE_X107Y189.A3    net (fanout=2)        0.854   SREG_CONTROL_INST/SPI_DATA_BUFFER<76>
    SLICE_X107Y189.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o1
    SLICE_X106Y189.SR    net (fanout=2)        0.481   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o
    SLICE_X106Y189.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.269ns (0.934ns logic, 1.335ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X106Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_76 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.295ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_76 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.AQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_76
    SLICE_X107Y189.A3    net (fanout=2)        0.487   SREG_CONTROL_INST/SPI_DATA_BUFFER<76>
    SLICE_X107Y189.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o1
    SLICE_X106Y189.SR    net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o
    SLICE_X106Y189.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.295ns (0.508ns logic, 0.787ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.332ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Data Path Delay:      2.332ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y189.A4    net (fanout=819)      0.959   RESET_IBUF
    SLICE_X107Y189.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o1
    SLICE_X106Y189.SR    net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o
    SLICE_X106Y189.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.332ns (1.073ns logic, 1.259ns route)
                                                       (46.0% logic, 54.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.039ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.A5    net (fanout=136)      3.231   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o1
    SLICE_X106Y189.SR    net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o
    SLICE_X106Y189.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (0.508ns logic, 3.531ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X106Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.264ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_76 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Data Path Delay:      1.264ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_76 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.AQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_76
    SLICE_X107Y189.A3    net (fanout=2)        0.487   SREG_CONTROL_INST/SPI_DATA_BUFFER<76>
    SLICE_X107Y189.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o1
    SLICE_X106Y189.CLK   net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o
    -------------------------------------------------  ---------------------------
    Total                                      1.264ns (0.354ns logic, 0.910ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X106Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.301ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Data Path Delay:      2.301ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y189.A4    net (fanout=819)      0.959   RESET_IBUF
    SLICE_X107Y189.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o1
    SLICE_X106Y189.CLK   net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (0.919ns logic, 1.382ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X106Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.008ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Data Path Delay:      4.008ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.A5    net (fanout=136)      3.231   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o1
    SLICE_X106Y189.CLK   net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (0.354ns logic, 3.654ns route)
                                                       (8.8% logic, 91.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.013ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X109Y190.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.013ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y190.B3    net (fanout=136)      5.746   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y190.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o1
    SLICE_X109Y190.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o
    SLICE_X109Y190.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.013ns (0.932ns logic, 6.081ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.375ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y190.B5    net (fanout=819)      1.439   RESET_IBUF
    SLICE_X108Y190.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o1
    SLICE_X109Y190.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o
    SLICE_X109Y190.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (1.851ns logic, 1.774ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_75 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_75 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.DMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_75
    SLICE_X108Y190.B2    net (fanout=2)        1.150   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
    SLICE_X108Y190.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o1
    SLICE_X109Y190.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o
    SLICE_X109Y190.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (0.996ns logic, 1.485ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X109Y190.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.186ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.814ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y190.B3    net (fanout=136)      5.746   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y190.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o1
    SLICE_X109Y190.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (0.594ns logic, 6.220ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.574ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.426ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y190.B5    net (fanout=819)      1.439   RESET_IBUF
    SLICE_X108Y190.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o1
    SLICE_X109Y190.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (1.513ns logic, 1.913ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.718ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_75 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.282ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_75 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.DMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_75
    SLICE_X108Y190.B2    net (fanout=2)        1.150   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
    SLICE_X108Y190.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o1
    SLICE_X109Y190.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o
    -------------------------------------------------  ---------------------------
    Total                                      2.282ns (0.658ns logic, 1.624ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X109Y190.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_75 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.394ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_75 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.DMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_75
    SLICE_X108Y190.B2    net (fanout=2)        0.638   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
    SLICE_X108Y190.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o1
    SLICE_X109Y190.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o
    SLICE_X109Y190.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.394ns (0.584ns logic, 0.810ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.178ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Data Path Delay:      2.178ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y190.B5    net (fanout=819)      0.897   RESET_IBUF
    SLICE_X108Y190.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o1
    SLICE_X109Y190.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o
    SLICE_X109Y190.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.178ns (1.109ns logic, 1.069ns route)
                                                       (50.9% logic, 49.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.253ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y190.B3    net (fanout=136)      3.537   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y190.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o1
    SLICE_X109Y190.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o
    SLICE_X109Y190.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (0.544ns logic, 3.709ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X109Y190.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.323ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_75 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Data Path Delay:      1.323ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_75 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.DMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_75
    SLICE_X108Y190.B2    net (fanout=2)        0.638   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
    SLICE_X108Y190.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o1
    SLICE_X109Y190.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.394ns logic, 0.929ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X109Y190.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.107ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Data Path Delay:      2.107ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y190.B5    net (fanout=819)      0.897   RESET_IBUF
    SLICE_X108Y190.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o1
    SLICE_X109Y190.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (0.919ns logic, 1.188ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X109Y190.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.182ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Data Path Delay:      4.182ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y190.B3    net (fanout=136)      3.537   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y190.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o1
    SLICE_X109Y190.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o
    -------------------------------------------------  ---------------------------
    Total                                      4.182ns (0.354ns logic, 3.828ns route)
                                                       (8.5% logic, 91.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.908ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X107Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.908ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.D2    net (fanout=136)      5.456   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o1
    SLICE_X107Y189.SR    net (fanout=2)        0.468   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o
    SLICE_X107Y189.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.908ns (0.984ns logic, 5.924ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.123ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.877ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y189.D4    net (fanout=819)      1.506   RESET_IBUF
    SLICE_X107Y189.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o1
    SLICE_X107Y189.SR    net (fanout=2)        0.468   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o
    SLICE_X107Y189.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (1.903ns logic, 1.974ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_74 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_74 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.CMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_74
    SLICE_X107Y189.D3    net (fanout=2)        0.938   SREG_CONTROL_INST/SPI_DATA_BUFFER<74>
    SLICE_X107Y189.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o1
    SLICE_X107Y189.SR    net (fanout=2)        0.468   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o
    SLICE_X107Y189.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.454ns (1.048ns logic, 1.406ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X107Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.417ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.583ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.D2    net (fanout=136)      5.456   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o1
    SLICE_X107Y189.CLK   net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o
    -------------------------------------------------  ---------------------------
    Total                                      6.583ns (0.650ns logic, 5.933ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.448ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y189.D4    net (fanout=819)      1.506   RESET_IBUF
    SLICE_X107Y189.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o1
    SLICE_X107Y189.CLK   net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (1.569ns logic, 1.983ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.871ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_74 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.129ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_74 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.CMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_74
    SLICE_X107Y189.D3    net (fanout=2)        0.938   SREG_CONTROL_INST/SPI_DATA_BUFFER<74>
    SLICE_X107Y189.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o1
    SLICE_X107Y189.CLK   net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (0.714ns logic, 1.415ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X107Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_74 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.398ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_74 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.CMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_74
    SLICE_X107Y189.D3    net (fanout=2)        0.541   SREG_CONTROL_INST/SPI_DATA_BUFFER<74>
    SLICE_X107Y189.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o1
    SLICE_X107Y189.SR    net (fanout=2)        0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o
    SLICE_X107Y189.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.596ns logic, 0.802ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.340ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Data Path Delay:      2.340ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y189.D4    net (fanout=819)      0.958   RESET_IBUF
    SLICE_X107Y189.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o1
    SLICE_X107Y189.SR    net (fanout=2)        0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o
    SLICE_X107Y189.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (1.121ns logic, 1.219ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.D2    net (fanout=136)      3.411   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o1
    SLICE_X107Y189.SR    net (fanout=2)        0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o
    SLICE_X107Y189.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (0.556ns logic, 3.672ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X107Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.229ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_74 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_74 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.CMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_74
    SLICE_X107Y189.D3    net (fanout=2)        0.541   SREG_CONTROL_INST/SPI_DATA_BUFFER<74>
    SLICE_X107Y189.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o1
    SLICE_X107Y189.CLK   net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.394ns logic, 0.835ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X107Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.171ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Data Path Delay:      2.171ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y189.D4    net (fanout=819)      0.958   RESET_IBUF
    SLICE_X107Y189.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o1
    SLICE_X107Y189.CLK   net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.919ns logic, 1.252ns route)
                                                       (42.3% logic, 57.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X107Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.059ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Data Path Delay:      4.059ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.D2    net (fanout=136)      3.411   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y189.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o1
    SLICE_X107Y189.CLK   net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (0.354ns logic, 3.705ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.283ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X114Y191.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y191.D4    net (fanout=136)      5.777   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y191.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o1
    SLICE_X114Y191.SR    net (fanout=2)        0.572   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o
    SLICE_X114Y191.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.283ns (0.934ns logic, 6.349ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.985ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y191.D3    net (fanout=819)      1.590   RESET_IBUF
    SLICE_X109Y191.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o1
    SLICE_X114Y191.SR    net (fanout=2)        0.572   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o
    SLICE_X114Y191.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (1.853ns logic, 2.162ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_73 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_73 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.BMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_73
    SLICE_X109Y191.D1    net (fanout=2)        1.333   SREG_CONTROL_INST/SPI_DATA_BUFFER<73>
    SLICE_X109Y191.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o1
    SLICE_X114Y191.SR    net (fanout=2)        0.572   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o
    SLICE_X114Y191.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.998ns logic, 1.905ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X114Y191.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.822ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.178ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y191.D4    net (fanout=136)      5.777   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y191.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o1
    SLICE_X114Y191.CLK   net (fanout=2)        0.751   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
    -------------------------------------------------  ---------------------------
    Total                                      7.178ns (0.650ns logic, 6.528ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.090ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.910ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y191.D3    net (fanout=819)      1.590   RESET_IBUF
    SLICE_X109Y191.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o1
    SLICE_X114Y191.CLK   net (fanout=2)        0.751   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
    -------------------------------------------------  ---------------------------
    Total                                      3.910ns (1.569ns logic, 2.341ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.202ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_73 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_73 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.BMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_73
    SLICE_X109Y191.D1    net (fanout=2)        1.333   SREG_CONTROL_INST/SPI_DATA_BUFFER<73>
    SLICE_X109Y191.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o1
    SLICE_X114Y191.CLK   net (fanout=2)        0.751   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.714ns logic, 2.084ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X114Y191.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_73 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.606ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_73 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.BMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_73
    SLICE_X109Y191.D1    net (fanout=2)        0.771   SREG_CONTROL_INST/SPI_DATA_BUFFER<73>
    SLICE_X109Y191.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o1
    SLICE_X114Y191.SR    net (fanout=2)        0.287   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o
    SLICE_X114Y191.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.548ns logic, 1.058ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.395ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Data Path Delay:      2.395ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y191.D3    net (fanout=819)      1.035   RESET_IBUF
    SLICE_X109Y191.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o1
    SLICE_X114Y191.SR    net (fanout=2)        0.287   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o
    SLICE_X114Y191.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (1.073ns logic, 1.322ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.364ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y191.D4    net (fanout=136)      3.569   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y191.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o1
    SLICE_X114Y191.SR    net (fanout=2)        0.287   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o
    SLICE_X114Y191.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (0.508ns logic, 3.856ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X114Y191.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.592ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_73 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Data Path Delay:      1.592ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_73 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.BMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_73
    SLICE_X109Y191.D1    net (fanout=2)        0.771   SREG_CONTROL_INST/SPI_DATA_BUFFER<73>
    SLICE_X109Y191.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o1
    SLICE_X114Y191.CLK   net (fanout=2)        0.427   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
    -------------------------------------------------  ---------------------------
    Total                                      1.592ns (0.394ns logic, 1.198ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X114Y191.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.381ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Data Path Delay:      2.381ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y191.D3    net (fanout=819)      1.035   RESET_IBUF
    SLICE_X109Y191.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o1
    SLICE_X114Y191.CLK   net (fanout=2)        0.427   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (0.919ns logic, 1.462ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X114Y191.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.350ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Data Path Delay:      4.350ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y191.D4    net (fanout=136)      3.569   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y191.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o1
    SLICE_X114Y191.CLK   net (fanout=2)        0.427   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o
    -------------------------------------------------  ---------------------------
    Total                                      4.350ns (0.354ns logic, 3.996ns route)
                                                       (8.1% logic, 91.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.775ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X113Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.A5    net (fanout=136)      5.314   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o1
    SLICE_X113Y189.SR    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o
    SLICE_X113Y189.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (0.984ns logic, 5.791ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.638ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y189.A3    net (fanout=819)      1.982   RESET_IBUF
    SLICE_X113Y189.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o1
    SLICE_X113Y189.SR    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o
    SLICE_X113Y189.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (1.903ns logic, 2.459ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_72 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_72 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.AMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_72
    SLICE_X113Y189.A4    net (fanout=2)        1.162   SREG_CONTROL_INST/SPI_DATA_BUFFER<72>
    SLICE_X113Y189.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o1
    SLICE_X113Y189.SR    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o
    SLICE_X113Y189.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.687ns (1.048ns logic, 1.639ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X113Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.355ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.645ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.A5    net (fanout=136)      5.314   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o1
    SLICE_X113Y189.CLK   net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (0.650ns logic, 5.995ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.768ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y189.A3    net (fanout=819)      1.982   RESET_IBUF
    SLICE_X113Y189.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o1
    SLICE_X113Y189.CLK   net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (1.569ns logic, 2.663ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.443ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_72 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.557ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_72 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.AMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_72
    SLICE_X113Y189.A4    net (fanout=2)        1.162   SREG_CONTROL_INST/SPI_DATA_BUFFER<72>
    SLICE_X113Y189.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o1
    SLICE_X113Y189.CLK   net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.714ns logic, 1.843ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X113Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_72 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_72 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.AMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_72
    SLICE_X113Y189.A4    net (fanout=2)        0.629   SREG_CONTROL_INST/SPI_DATA_BUFFER<72>
    SLICE_X113Y189.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o1
    SLICE_X113Y189.SR    net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o
    SLICE_X113Y189.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.596ns logic, 0.925ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.685ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Data Path Delay:      2.685ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y189.A3    net (fanout=819)      1.268   RESET_IBUF
    SLICE_X113Y189.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o1
    SLICE_X113Y189.SR    net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o
    SLICE_X113Y189.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (1.121ns logic, 1.564ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.A5    net (fanout=136)      3.335   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o1
    SLICE_X113Y189.SR    net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o
    SLICE_X113Y189.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.556ns logic, 3.631ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X113Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.377ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_72 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Data Path Delay:      1.377ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_72 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.AMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_72
    SLICE_X113Y189.A4    net (fanout=2)        0.629   SREG_CONTROL_INST/SPI_DATA_BUFFER<72>
    SLICE_X113Y189.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o1
    SLICE_X113Y189.CLK   net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o
    -------------------------------------------------  ---------------------------
    Total                                      1.377ns (0.394ns logic, 0.983ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X113Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.541ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Data Path Delay:      2.541ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y189.A3    net (fanout=819)      1.268   RESET_IBUF
    SLICE_X113Y189.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o1
    SLICE_X113Y189.CLK   net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o
    -------------------------------------------------  ---------------------------
    Total                                      2.541ns (0.919ns logic, 1.622ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X113Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.043ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Data Path Delay:      4.043ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.A5    net (fanout=136)      3.335   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o1
    SLICE_X113Y189.CLK   net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o
    -------------------------------------------------  ---------------------------
    Total                                      4.043ns (0.354ns logic, 3.689ns route)
                                                       (8.8% logic, 91.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.886ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X117Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.D4    net (fanout=136)      5.362   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o1
    SLICE_X117Y189.SR    net (fanout=2)        0.540   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o
    SLICE_X117Y189.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (0.984ns logic, 5.902ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.694ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.306ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y189.D3    net (fanout=819)      1.863   RESET_IBUF
    SLICE_X113Y189.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o1
    SLICE_X117Y189.SR    net (fanout=2)        0.540   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o
    SLICE_X117Y189.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.306ns (1.903ns logic, 2.403ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_71 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_71 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.DMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_71
    SLICE_X113Y189.D5    net (fanout=2)        1.067   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
    SLICE_X113Y189.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o1
    SLICE_X117Y189.SR    net (fanout=2)        0.540   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o
    SLICE_X117Y189.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (1.054ns logic, 1.607ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X117Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.489ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.511ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.D4    net (fanout=136)      5.362   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o1
    SLICE_X117Y189.CLK   net (fanout=2)        0.499   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o
    -------------------------------------------------  ---------------------------
    Total                                      6.511ns (0.650ns logic, 5.861ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.069ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y189.D3    net (fanout=819)      1.863   RESET_IBUF
    SLICE_X113Y189.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o1
    SLICE_X117Y189.CLK   net (fanout=2)        0.499   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (1.569ns logic, 2.362ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.714ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_71 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.286ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_71 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.DMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_71
    SLICE_X113Y189.D5    net (fanout=2)        1.067   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
    SLICE_X113Y189.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o1
    SLICE_X117Y189.CLK   net (fanout=2)        0.499   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (0.720ns logic, 1.566ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X117Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_71 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.474ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_71 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.DMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_71
    SLICE_X113Y189.D5    net (fanout=2)        0.560   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
    SLICE_X113Y189.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o1
    SLICE_X117Y189.SR    net (fanout=2)        0.312   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o
    SLICE_X117Y189.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.602ns logic, 0.872ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.630ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Data Path Delay:      2.630ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y189.D3    net (fanout=819)      1.197   RESET_IBUF
    SLICE_X113Y189.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o1
    SLICE_X117Y189.SR    net (fanout=2)        0.312   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o
    SLICE_X117Y189.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (1.121ns logic, 1.509ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.D4    net (fanout=136)      3.368   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o1
    SLICE_X117Y189.SR    net (fanout=2)        0.312   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o
    SLICE_X117Y189.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (0.556ns logic, 3.680ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X117Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.193ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_71 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Data Path Delay:      1.193ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_71 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.DMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_71
    SLICE_X113Y189.D5    net (fanout=2)        0.560   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
    SLICE_X113Y189.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o1
    SLICE_X117Y189.CLK   net (fanout=2)        0.233   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.400ns logic, 0.793ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X117Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.349ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Data Path Delay:      2.349ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y189.D3    net (fanout=819)      1.197   RESET_IBUF
    SLICE_X113Y189.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o1
    SLICE_X117Y189.CLK   net (fanout=2)        0.233   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (0.919ns logic, 1.430ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X117Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.955ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Data Path Delay:      3.955ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.D4    net (fanout=136)      3.368   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y189.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o1
    SLICE_X117Y189.CLK   net (fanout=2)        0.233   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (0.354ns logic, 3.601ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.209ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X122Y186.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y186.A2    net (fanout=136)      5.191   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y186.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o1
    SLICE_X122Y186.SR    net (fanout=2)        1.136   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o
    SLICE_X122Y186.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.209ns (0.882ns logic, 6.327ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.821ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.179ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y186.A3    net (fanout=819)      2.242   RESET_IBUF
    SLICE_X112Y186.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o1
    SLICE_X122Y186.SR    net (fanout=2)        1.136   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o
    SLICE_X122Y186.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.179ns (1.801ns logic, 3.378ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_70 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_70 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.CMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_70
    SLICE_X112Y186.A1    net (fanout=2)        1.096   SREG_CONTROL_INST/SPI_DATA_BUFFER<70>
    SLICE_X112Y186.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o1
    SLICE_X122Y186.SR    net (fanout=2)        1.136   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o
    SLICE_X122Y186.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (0.952ns logic, 2.232ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X122Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.245ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.755ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y186.A2    net (fanout=136)      5.191   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y186.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o1
    SLICE_X122Y186.CLK   net (fanout=2)        0.970   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
    -------------------------------------------------  ---------------------------
    Total                                      6.755ns (0.594ns logic, 6.161ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.275ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y186.A3    net (fanout=819)      2.242   RESET_IBUF
    SLICE_X112Y186.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o1
    SLICE_X122Y186.CLK   net (fanout=2)        0.970   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (1.513ns logic, 3.212ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.270ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_70 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.730ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_70 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.CMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_70
    SLICE_X112Y186.A1    net (fanout=2)        1.096   SREG_CONTROL_INST/SPI_DATA_BUFFER<70>
    SLICE_X112Y186.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o1
    SLICE_X122Y186.CLK   net (fanout=2)        0.970   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
    -------------------------------------------------  ---------------------------
    Total                                      2.730ns (0.664ns logic, 2.066ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X122Y186.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_70 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.845ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_70 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.CMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_70
    SLICE_X112Y186.A1    net (fanout=2)        0.673   SREG_CONTROL_INST/SPI_DATA_BUFFER<70>
    SLICE_X112Y186.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o1
    SLICE_X122Y186.SR    net (fanout=2)        0.630   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o
    SLICE_X122Y186.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.542ns logic, 1.303ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.111ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Data Path Delay:      3.111ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y186.A3    net (fanout=819)      1.420   RESET_IBUF
    SLICE_X112Y186.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o1
    SLICE_X122Y186.SR    net (fanout=2)        0.630   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o
    SLICE_X122Y186.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.061ns logic, 2.050ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y186.A2    net (fanout=136)      3.279   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y186.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o1
    SLICE_X122Y186.SR    net (fanout=2)        0.630   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o
    SLICE_X122Y186.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (0.496ns logic, 3.909ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X122Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.646ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_70 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Data Path Delay:      1.646ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_70 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.CMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_70
    SLICE_X112Y186.A1    net (fanout=2)        0.673   SREG_CONTROL_INST/SPI_DATA_BUFFER<70>
    SLICE_X112Y186.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o1
    SLICE_X122Y186.CLK   net (fanout=2)        0.573   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.400ns logic, 1.246ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X122Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.912ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Data Path Delay:      2.912ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y186.A3    net (fanout=819)      1.420   RESET_IBUF
    SLICE_X112Y186.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o1
    SLICE_X122Y186.CLK   net (fanout=2)        0.573   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.919ns logic, 1.993ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X122Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.206ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Data Path Delay:      4.206ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y186.A2    net (fanout=136)      3.279   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y186.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o1
    SLICE_X122Y186.CLK   net (fanout=2)        0.573   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (0.354ns logic, 3.852ns route)
                                                       (8.4% logic, 91.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.517ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X123Y184.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.517ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.A5    net (fanout=136)      4.742   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o1
    SLICE_X123Y184.SR    net (fanout=2)        0.791   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o
    SLICE_X123Y184.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.517ns (0.984ns logic, 5.533ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.885ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.115ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y184.A3    net (fanout=819)      2.421   RESET_IBUF
    SLICE_X113Y184.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o1
    SLICE_X123Y184.SR    net (fanout=2)        0.791   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o
    SLICE_X123Y184.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (1.903ns logic, 3.212ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_69 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.887ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_69 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.BMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_69
    SLICE_X113Y184.A1    net (fanout=2)        1.042   SREG_CONTROL_INST/SPI_DATA_BUFFER<69>
    SLICE_X113Y184.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o1
    SLICE_X123Y184.SR    net (fanout=2)        0.791   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o
    SLICE_X123Y184.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (1.054ns logic, 1.833ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X123Y184.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.641ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.359ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.A5    net (fanout=136)      4.742   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o1
    SLICE_X123Y184.CLK   net (fanout=2)        0.967   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o
    -------------------------------------------------  ---------------------------
    Total                                      6.359ns (0.650ns logic, 5.709ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.043ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.957ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y184.A3    net (fanout=819)      2.421   RESET_IBUF
    SLICE_X113Y184.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o1
    SLICE_X123Y184.CLK   net (fanout=2)        0.967   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o
    -------------------------------------------------  ---------------------------
    Total                                      4.957ns (1.569ns logic, 3.388ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.271ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_69 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.729ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_69 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.BMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_69
    SLICE_X113Y184.A1    net (fanout=2)        1.042   SREG_CONTROL_INST/SPI_DATA_BUFFER<69>
    SLICE_X113Y184.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o1
    SLICE_X123Y184.CLK   net (fanout=2)        0.967   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (0.720ns logic, 2.009ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X123Y184.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_69 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.654ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_69 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.BMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_69
    SLICE_X113Y184.A1    net (fanout=2)        0.619   SREG_CONTROL_INST/SPI_DATA_BUFFER<69>
    SLICE_X113Y184.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o1
    SLICE_X123Y184.SR    net (fanout=2)        0.433   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o
    SLICE_X123Y184.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (0.602ns logic, 1.052ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.097ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Data Path Delay:      3.097ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y184.A3    net (fanout=819)      1.543   RESET_IBUF
    SLICE_X113Y184.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o1
    SLICE_X123Y184.SR    net (fanout=2)        0.433   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o
    SLICE_X123Y184.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (1.121ns logic, 1.976ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.A5    net (fanout=136)      2.979   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o1
    SLICE_X123Y184.SR    net (fanout=2)        0.433   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o
    SLICE_X123Y184.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.556ns logic, 3.412ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X123Y184.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.589ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_69 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Data Path Delay:      1.589ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_69 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.BMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_69
    SLICE_X113Y184.A1    net (fanout=2)        0.619   SREG_CONTROL_INST/SPI_DATA_BUFFER<69>
    SLICE_X113Y184.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o1
    SLICE_X123Y184.CLK   net (fanout=2)        0.570   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.400ns logic, 1.189ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X123Y184.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.032ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Data Path Delay:      3.032ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y184.A3    net (fanout=819)      1.543   RESET_IBUF
    SLICE_X113Y184.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o1
    SLICE_X123Y184.CLK   net (fanout=2)        0.570   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (0.919ns logic, 2.113ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X123Y184.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.903ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Data Path Delay:      3.903ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.A5    net (fanout=136)      2.979   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o1
    SLICE_X123Y184.CLK   net (fanout=2)        0.570   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (0.354ns logic, 3.549ns route)
                                                       (9.1% logic, 90.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.438ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X119Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.A5    net (fanout=136)      4.702   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o1
    SLICE_X119Y182.SR    net (fanout=2)        0.752   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o
    SLICE_X119Y182.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.438ns (0.984ns logic, 5.454ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.693ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y183.A4    net (fanout=819)      2.652   RESET_IBUF
    SLICE_X113Y183.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o1
    SLICE_X119Y182.SR    net (fanout=2)        0.752   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o
    SLICE_X119Y182.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (1.903ns logic, 3.404ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_68 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_68 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.AMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_68
    SLICE_X113Y183.A3    net (fanout=2)        0.880   SREG_CONTROL_INST/SPI_DATA_BUFFER<68>
    SLICE_X113Y183.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o1
    SLICE_X119Y182.SR    net (fanout=2)        0.752   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o
    SLICE_X119Y182.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.686ns (1.054ns logic, 1.632ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X119Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.904ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.096ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.A5    net (fanout=136)      4.702   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o1
    SLICE_X119Y182.CLK   net (fanout=2)        0.744   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o
    -------------------------------------------------  ---------------------------
    Total                                      6.096ns (0.650ns logic, 5.446ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.035ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.965ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y183.A4    net (fanout=819)      2.652   RESET_IBUF
    SLICE_X113Y183.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o1
    SLICE_X119Y182.CLK   net (fanout=2)        0.744   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o
    -------------------------------------------------  ---------------------------
    Total                                      4.965ns (1.569ns logic, 3.396ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.656ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_68 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.344ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_68 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.AMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_68
    SLICE_X113Y183.A3    net (fanout=2)        0.880   SREG_CONTROL_INST/SPI_DATA_BUFFER<68>
    SLICE_X113Y183.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o1
    SLICE_X119Y182.CLK   net (fanout=2)        0.744   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.720ns logic, 1.624ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X119Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_68 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.542ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_68 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.AMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_68
    SLICE_X113Y183.A3    net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_DATA_BUFFER<68>
    SLICE_X113Y183.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o1
    SLICE_X119Y182.SR    net (fanout=2)        0.438   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o
    SLICE_X119Y182.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (0.602ns logic, 0.940ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.224ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Data Path Delay:      3.224ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y183.A4    net (fanout=819)      1.665   RESET_IBUF
    SLICE_X113Y183.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o1
    SLICE_X119Y182.SR    net (fanout=2)        0.438   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o
    SLICE_X119Y182.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (1.121ns logic, 2.103ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.945ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.945ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.A5    net (fanout=136)      2.951   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o1
    SLICE_X119Y182.SR    net (fanout=2)        0.438   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o
    SLICE_X119Y182.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (0.556ns logic, 3.389ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X119Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.277ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_68 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_68 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.AMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_68
    SLICE_X113Y183.A3    net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_DATA_BUFFER<68>
    SLICE_X113Y183.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o1
    SLICE_X119Y182.CLK   net (fanout=2)        0.375   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.400ns logic, 0.877ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X119Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.959ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Data Path Delay:      2.959ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y183.A4    net (fanout=819)      1.665   RESET_IBUF
    SLICE_X113Y183.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o1
    SLICE_X119Y182.CLK   net (fanout=2)        0.375   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o
    -------------------------------------------------  ---------------------------
    Total                                      2.959ns (0.919ns logic, 2.040ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X119Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.680ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Data Path Delay:      3.680ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.A5    net (fanout=136)      2.951   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o1
    SLICE_X119Y182.CLK   net (fanout=2)        0.375   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o
    -------------------------------------------------  ---------------------------
    Total                                      3.680ns (0.354ns logic, 3.326ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.425ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X121Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.575ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.425ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.B5    net (fanout=136)      4.445   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o1
    SLICE_X121Y180.CLK   net (fanout=2)        1.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o
    -------------------------------------------------  ---------------------------
    Total                                      6.425ns (0.650ns logic, 5.775ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.173ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.827ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y180.B4    net (fanout=819)      2.928   RESET_IBUF
    SLICE_X113Y180.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o1
    SLICE_X121Y180.CLK   net (fanout=2)        1.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.569ns logic, 4.258ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.889ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_67 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.111ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_67 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.DQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_67
    SLICE_X113Y180.B1    net (fanout=2)        1.114   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
    SLICE_X113Y180.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o1
    SLICE_X121Y180.CLK   net (fanout=2)        1.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (0.667ns logic, 2.444ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X121Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.B5    net (fanout=136)      4.445   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o1
    SLICE_X121Y180.SR    net (fanout=2)        0.977   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o
    SLICE_X121Y180.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (0.984ns logic, 5.422ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.192ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.808ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y180.B4    net (fanout=819)      2.928   RESET_IBUF
    SLICE_X113Y180.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o1
    SLICE_X121Y180.SR    net (fanout=2)        0.977   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o
    SLICE_X121Y180.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.808ns (1.903ns logic, 3.905ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_67 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_67 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.DQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_67
    SLICE_X113Y180.B1    net (fanout=2)        1.114   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
    SLICE_X113Y180.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o1
    SLICE_X121Y180.SR    net (fanout=2)        0.977   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o
    SLICE_X121Y180.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (1.001ns logic, 2.091ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X121Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_67 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.801ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_67 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.DQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_67
    SLICE_X113Y180.B1    net (fanout=2)        0.661   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
    SLICE_X113Y180.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o1
    SLICE_X121Y180.SR    net (fanout=2)        0.582   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o
    SLICE_X121Y180.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (0.558ns logic, 1.243ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.492ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Data Path Delay:      3.492ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y180.B4    net (fanout=819)      1.789   RESET_IBUF
    SLICE_X113Y180.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o1
    SLICE_X121Y180.SR    net (fanout=2)        0.582   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o
    SLICE_X121Y180.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (1.121ns logic, 2.371ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.911ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.B5    net (fanout=136)      2.773   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o1
    SLICE_X121Y180.SR    net (fanout=2)        0.582   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o
    SLICE_X121Y180.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (0.556ns logic, 3.355ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X121Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.783ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_67 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Data Path Delay:      1.783ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_67 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.DQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_67
    SLICE_X113Y180.B1    net (fanout=2)        0.661   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
    SLICE_X113Y180.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o1
    SLICE_X121Y180.CLK   net (fanout=2)        0.766   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.356ns logic, 1.427ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X121Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.474ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Data Path Delay:      3.474ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y180.B4    net (fanout=819)      1.789   RESET_IBUF
    SLICE_X113Y180.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o1
    SLICE_X121Y180.CLK   net (fanout=2)        0.766   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (0.919ns logic, 2.555ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X121Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.893ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Data Path Delay:      3.893ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.B5    net (fanout=136)      2.773   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o1
    SLICE_X121Y180.CLK   net (fanout=2)        0.766   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (0.354ns logic, 3.539ns route)
                                                       (9.1% logic, 90.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.861ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X121Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.139ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.861ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.C5    net (fanout=819)      3.201   RESET_IBUF
    SLICE_X112Y176.CMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o1
    SLICE_X121Y176.SR    net (fanout=2)        0.809   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o
    SLICE_X121Y176.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.861ns (1.851ns logic, 4.010ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.693ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.C4    net (fanout=136)      3.952   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.CMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o1
    SLICE_X121Y176.SR    net (fanout=2)        0.809   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o
    SLICE_X121Y176.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (0.932ns logic, 4.761ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_66 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.827ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_66 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.CQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_66
    SLICE_X112Y176.C2    net (fanout=2)        1.069   SREG_CONTROL_INST/SPI_DATA_BUFFER<66>
    SLICE_X112Y176.CMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o1
    SLICE_X121Y176.SR    net (fanout=2)        0.809   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o
    SLICE_X121Y176.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (0.949ns logic, 1.878ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X121Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.503ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.497ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.C5    net (fanout=819)      3.201   RESET_IBUF
    SLICE_X112Y176.C     Tilo                  0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o1
    SLICE_X121Y176.CLK   net (fanout=2)        0.782   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (1.514ns logic, 3.983ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.671ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.329ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.C4    net (fanout=136)      3.952   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.C     Tilo                  0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o1
    SLICE_X121Y176.CLK   net (fanout=2)        0.782   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o
    -------------------------------------------------  ---------------------------
    Total                                      5.329ns (0.595ns logic, 4.734ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.537ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_66 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.463ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_66 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.CQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_66
    SLICE_X112Y176.C2    net (fanout=2)        1.069   SREG_CONTROL_INST/SPI_DATA_BUFFER<66>
    SLICE_X112Y176.C     Tilo                  0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o1
    SLICE_X121Y176.CLK   net (fanout=2)        0.782   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (0.612ns logic, 1.851ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X121Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.657ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_66 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.657ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_66 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.CQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_66
    SLICE_X112Y176.C2    net (fanout=2)        0.638   SREG_CONTROL_INST/SPI_DATA_BUFFER<66>
    SLICE_X112Y176.CMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o1
    SLICE_X121Y176.SR    net (fanout=2)        0.473   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o
    SLICE_X121Y176.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.657ns (0.546ns logic, 1.111ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.C4    net (fanout=136)      2.479   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.CMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o1
    SLICE_X121Y176.SR    net (fanout=2)        0.473   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o
    SLICE_X121Y176.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (0.544ns logic, 2.952ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.576ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Data Path Delay:      3.576ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.C5    net (fanout=819)      1.994   RESET_IBUF
    SLICE_X112Y176.CMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o1
    SLICE_X121Y176.SR    net (fanout=2)        0.473   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o
    SLICE_X121Y176.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (1.109ns logic, 2.467ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X121Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.458ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_66 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Data Path Delay:      1.458ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_66 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.CQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_66
    SLICE_X112Y176.C2    net (fanout=2)        0.638   SREG_CONTROL_INST/SPI_DATA_BUFFER<66>
    SLICE_X112Y176.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o1
    SLICE_X121Y176.CLK   net (fanout=2)        0.464   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.356ns logic, 1.102ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X121Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.297ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Data Path Delay:      3.297ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.C4    net (fanout=136)      2.479   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o1
    SLICE_X121Y176.CLK   net (fanout=2)        0.464   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (0.354ns logic, 2.943ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X121Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.377ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Data Path Delay:      3.377ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.C5    net (fanout=819)      1.994   RESET_IBUF
    SLICE_X112Y176.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o1
    SLICE_X121Y176.CLK   net (fanout=2)        0.464   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (0.919ns logic, 2.458ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.354ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X114Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.646ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.354ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.D5    net (fanout=819)      3.211   RESET_IBUF
    SLICE_X112Y176.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o1
    SLICE_X114Y176.SR    net (fanout=2)        0.342   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o
    SLICE_X114Y176.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (1.801ns logic, 3.553ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.176ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.D4    net (fanout=136)      3.952   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o1
    SLICE_X114Y176.SR    net (fanout=2)        0.342   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o
    SLICE_X114Y176.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (0.882ns logic, 4.294ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_65 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_65 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.BQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_65
    SLICE_X112Y176.D2    net (fanout=2)        1.112   SREG_CONTROL_INST/SPI_DATA_BUFFER<65>
    SLICE_X112Y176.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o1
    SLICE_X114Y176.SR    net (fanout=2)        0.342   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o
    SLICE_X114Y176.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.899ns logic, 1.454ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X114Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.781ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.219ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.D5    net (fanout=819)      3.211   RESET_IBUF
    SLICE_X112Y176.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o1
    SLICE_X114Y176.CLK   net (fanout=2)        0.495   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o
    -------------------------------------------------  ---------------------------
    Total                                      5.219ns (1.513ns logic, 3.706ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.959ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.D4    net (fanout=136)      3.952   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o1
    SLICE_X114Y176.CLK   net (fanout=2)        0.495   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (0.594ns logic, 4.447ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.782ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_65 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.218ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_65 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.BQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_65
    SLICE_X112Y176.D2    net (fanout=2)        1.112   SREG_CONTROL_INST/SPI_DATA_BUFFER<65>
    SLICE_X112Y176.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o1
    SLICE_X114Y176.CLK   net (fanout=2)        0.495   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (0.611ns logic, 1.607ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X114Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_65 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.299ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_65 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.BQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_65
    SLICE_X112Y176.D2    net (fanout=2)        0.664   SREG_CONTROL_INST/SPI_DATA_BUFFER<65>
    SLICE_X112Y176.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o1
    SLICE_X114Y176.SR    net (fanout=2)        0.137   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o
    SLICE_X114Y176.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.498ns logic, 0.801ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.079ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.D4    net (fanout=136)      2.446   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o1
    SLICE_X114Y176.SR    net (fanout=2)        0.137   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o
    SLICE_X114Y176.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (0.496ns logic, 2.583ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.208ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Data Path Delay:      3.208ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.D5    net (fanout=819)      2.010   RESET_IBUF
    SLICE_X112Y176.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o1
    SLICE_X114Y176.SR    net (fanout=2)        0.137   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o
    SLICE_X114Y176.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.208ns (1.061ns logic, 2.147ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X114Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.291ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_65 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_65 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.BQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_65
    SLICE_X112Y176.D2    net (fanout=2)        0.664   SREG_CONTROL_INST/SPI_DATA_BUFFER<65>
    SLICE_X112Y176.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o1
    SLICE_X114Y176.CLK   net (fanout=2)        0.271   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.356ns logic, 0.935ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X114Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.071ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Data Path Delay:      3.071ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.D4    net (fanout=136)      2.446   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o1
    SLICE_X114Y176.CLK   net (fanout=2)        0.271   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (0.354ns logic, 2.717ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X114Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.200ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Data Path Delay:      3.200ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.D5    net (fanout=819)      2.010   RESET_IBUF
    SLICE_X112Y176.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o1
    SLICE_X114Y176.CLK   net (fanout=2)        0.271   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (0.919ns logic, 2.281ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.053ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X115Y174.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.947ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.053ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y174.A2    net (fanout=819)      3.678   RESET_IBUF
    SLICE_X112Y174.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o1
    SLICE_X115Y174.SR    net (fanout=2)        0.524   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o
    SLICE_X115Y174.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (1.851ns logic, 4.202ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y174.A5    net (fanout=136)      3.689   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y174.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o1
    SLICE_X115Y174.SR    net (fanout=2)        0.524   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o
    SLICE_X115Y174.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (0.932ns logic, 4.213ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_64 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_64 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.AQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_64
    SLICE_X112Y174.A1    net (fanout=2)        1.318   SREG_CONTROL_INST/SPI_DATA_BUFFER<64>
    SLICE_X112Y174.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o1
    SLICE_X115Y174.SR    net (fanout=2)        0.524   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o
    SLICE_X115Y174.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.791ns (0.949ns logic, 1.842ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X115Y174.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.498ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.502ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y174.A2    net (fanout=819)      3.678   RESET_IBUF
    SLICE_X112Y174.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o1
    SLICE_X115Y174.CLK   net (fanout=2)        0.311   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
    -------------------------------------------------  ---------------------------
    Total                                      5.502ns (1.513ns logic, 3.989ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.406ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y174.A5    net (fanout=136)      3.689   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y174.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o1
    SLICE_X115Y174.CLK   net (fanout=2)        0.311   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (0.594ns logic, 4.000ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.760ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_64 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.240ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_64 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.AQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_64
    SLICE_X112Y174.A1    net (fanout=2)        1.318   SREG_CONTROL_INST/SPI_DATA_BUFFER<64>
    SLICE_X112Y174.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o1
    SLICE_X115Y174.CLK   net (fanout=2)        0.311   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (0.611ns logic, 1.629ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X115Y174.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_64 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.605ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_64 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.AQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_64
    SLICE_X112Y174.A1    net (fanout=2)        0.777   SREG_CONTROL_INST/SPI_DATA_BUFFER<64>
    SLICE_X112Y174.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o1
    SLICE_X115Y174.SR    net (fanout=2)        0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o
    SLICE_X115Y174.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.605ns (0.546ns logic, 1.059ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.094ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y174.A5    net (fanout=136)      2.268   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y174.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o1
    SLICE_X115Y174.SR    net (fanout=2)        0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o
    SLICE_X115Y174.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.094ns (0.544ns logic, 2.550ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.708ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Data Path Delay:      3.708ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y174.A2    net (fanout=819)      2.317   RESET_IBUF
    SLICE_X112Y174.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o1
    SLICE_X115Y174.SR    net (fanout=2)        0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o
    SLICE_X115Y174.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (1.109ns logic, 2.599ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X115Y174.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.257ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_64 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Data Path Delay:      1.257ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_64 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.AQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_64
    SLICE_X112Y174.A1    net (fanout=2)        0.777   SREG_CONTROL_INST/SPI_DATA_BUFFER<64>
    SLICE_X112Y174.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o1
    SLICE_X115Y174.CLK   net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.356ns logic, 0.901ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X115Y174.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.746ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Data Path Delay:      2.746ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y174.A5    net (fanout=136)      2.268   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y174.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o1
    SLICE_X115Y174.CLK   net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (0.354ns logic, 2.392ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X115Y174.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.360ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Data Path Delay:      3.360ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y174.A2    net (fanout=819)      2.317   RESET_IBUF
    SLICE_X112Y174.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o1
    SLICE_X115Y174.CLK   net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (0.919ns logic, 2.441ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.152ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X117Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.848ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.152ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y178.A2    net (fanout=819)      3.379   RESET_IBUF
    SLICE_X113Y178.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o1
    SLICE_X117Y176.SR    net (fanout=2)        0.870   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o
    SLICE_X117Y176.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.152ns (1.903ns logic, 4.249ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.950ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.A5    net (fanout=136)      4.096   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o1
    SLICE_X117Y176.SR    net (fanout=2)        0.870   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o
    SLICE_X117Y176.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.950ns (0.984ns logic, 4.966ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_63 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_63 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.DQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_63
    SLICE_X113Y178.A4    net (fanout=2)        0.892   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
    SLICE_X113Y178.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o1
    SLICE_X117Y176.SR    net (fanout=2)        0.870   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o
    SLICE_X117Y176.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (0.984ns logic, 1.762ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X117Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.327ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.673ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y178.A2    net (fanout=819)      3.379   RESET_IBUF
    SLICE_X113Y178.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o1
    SLICE_X117Y176.CLK   net (fanout=2)        0.725   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o
    -------------------------------------------------  ---------------------------
    Total                                      5.673ns (1.569ns logic, 4.104ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.529ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.471ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.A5    net (fanout=136)      4.096   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o1
    SLICE_X117Y176.CLK   net (fanout=2)        0.725   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o
    -------------------------------------------------  ---------------------------
    Total                                      5.471ns (0.650ns logic, 4.821ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.733ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_63 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.267ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_63 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.DQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_63
    SLICE_X113Y178.A4    net (fanout=2)        0.892   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
    SLICE_X113Y178.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o1
    SLICE_X117Y176.CLK   net (fanout=2)        0.725   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o
    -------------------------------------------------  ---------------------------
    Total                                      2.267ns (0.650ns logic, 1.617ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X117Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_63 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.534ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_63 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.DQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_63
    SLICE_X113Y178.A4    net (fanout=2)        0.485   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
    SLICE_X113Y178.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o1
    SLICE_X117Y176.SR    net (fanout=2)        0.493   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o
    SLICE_X117Y176.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.534ns (0.556ns logic, 0.978ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.A5    net (fanout=136)      2.561   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o1
    SLICE_X117Y176.SR    net (fanout=2)        0.493   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o
    SLICE_X117Y176.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (0.556ns logic, 3.054ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.805ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Data Path Delay:      3.805ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y178.A2    net (fanout=819)      2.191   RESET_IBUF
    SLICE_X113Y178.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o1
    SLICE_X117Y176.SR    net (fanout=2)        0.493   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o
    SLICE_X117Y176.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.805ns (1.121ns logic, 2.684ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X117Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.204ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_63 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_63 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.DQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_63
    SLICE_X113Y178.A4    net (fanout=2)        0.485   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
    SLICE_X113Y178.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o1
    SLICE_X117Y176.CLK   net (fanout=2)        0.365   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.354ns logic, 0.850ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X117Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.280ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Data Path Delay:      3.280ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.A5    net (fanout=136)      2.561   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y178.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o1
    SLICE_X117Y176.CLK   net (fanout=2)        0.365   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (0.354ns logic, 2.926ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X117Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.475ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Data Path Delay:      3.475ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y178.A2    net (fanout=819)      2.191   RESET_IBUF
    SLICE_X113Y178.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o1
    SLICE_X117Y176.CLK   net (fanout=2)        0.365   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o
    -------------------------------------------------  ---------------------------
    Total                                      3.475ns (0.919ns logic, 2.556ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.837ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X117Y178.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.837ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.C4    net (fanout=136)      4.176   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.CMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o1
    SLICE_X117Y178.SR    net (fanout=2)        0.729   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o
    SLICE_X117Y178.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.837ns (0.932ns logic, 4.905ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.226ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.774ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y178.C2    net (fanout=819)      3.194   RESET_IBUF
    SLICE_X112Y178.CMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o1
    SLICE_X117Y178.SR    net (fanout=2)        0.729   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o
    SLICE_X117Y178.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.774ns (1.851ns logic, 3.923ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_62 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_62 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.CQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_62
    SLICE_X112Y178.C5    net (fanout=2)        0.841   SREG_CONTROL_INST/SPI_DATA_BUFFER<62>
    SLICE_X112Y178.CMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o1
    SLICE_X117Y178.SR    net (fanout=2)        0.729   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o
    SLICE_X117Y178.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (0.932ns logic, 1.570ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X117Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.691ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.309ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.C4    net (fanout=136)      4.176   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.C     Tilo                  0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o1
    SLICE_X117Y178.CLK   net (fanout=2)        0.538   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (0.595ns logic, 4.714ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.754ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y178.C2    net (fanout=819)      3.194   RESET_IBUF
    SLICE_X112Y178.C     Tilo                  0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o1
    SLICE_X117Y178.CLK   net (fanout=2)        0.538   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (1.514ns logic, 3.732ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.026ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_62 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.974ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_62 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.CQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_62
    SLICE_X112Y178.C5    net (fanout=2)        0.841   SREG_CONTROL_INST/SPI_DATA_BUFFER<62>
    SLICE_X112Y178.C     Tilo                  0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o1
    SLICE_X117Y178.CLK   net (fanout=2)        0.538   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o
    -------------------------------------------------  ---------------------------
    Total                                      1.974ns (0.595ns logic, 1.379ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X117Y178.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_62 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_62 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.CQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_62
    SLICE_X112Y178.C5    net (fanout=2)        0.445   SREG_CONTROL_INST/SPI_DATA_BUFFER<62>
    SLICE_X112Y178.CMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o1
    SLICE_X117Y178.SR    net (fanout=2)        0.443   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o
    SLICE_X117Y178.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.544ns logic, 0.888ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.593ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Data Path Delay:      3.593ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y178.C2    net (fanout=819)      2.041   RESET_IBUF
    SLICE_X112Y178.CMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o1
    SLICE_X117Y178.SR    net (fanout=2)        0.443   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o
    SLICE_X117Y178.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (1.109ns logic, 2.484ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.614ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.C4    net (fanout=136)      2.627   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.CMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o1
    SLICE_X117Y178.SR    net (fanout=2)        0.443   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o
    SLICE_X117Y178.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (0.544ns logic, 3.070ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X117Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.107ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_62 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Data Path Delay:      1.107ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_62 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.CQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_62
    SLICE_X112Y178.C5    net (fanout=2)        0.445   SREG_CONTROL_INST/SPI_DATA_BUFFER<62>
    SLICE_X112Y178.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o1
    SLICE_X117Y178.CLK   net (fanout=2)        0.308   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o
    -------------------------------------------------  ---------------------------
    Total                                      1.107ns (0.354ns logic, 0.753ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X117Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.268ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Data Path Delay:      3.268ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y178.C2    net (fanout=819)      2.041   RESET_IBUF
    SLICE_X112Y178.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o1
    SLICE_X117Y178.CLK   net (fanout=2)        0.308   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (0.919ns logic, 2.349ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X117Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.289ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Data Path Delay:      3.289ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.C4    net (fanout=136)      2.627   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y178.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o1
    SLICE_X117Y178.CLK   net (fanout=2)        0.308   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (0.354ns logic, 2.935ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.122ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X125Y181.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y182.B5    net (fanout=136)      4.708   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y182.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o1
    SLICE_X125Y181.SR    net (fanout=2)        1.430   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o
    SLICE_X125Y181.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.122ns (0.984ns logic, 6.138ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.035ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.965ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y182.B3    net (fanout=819)      2.632   RESET_IBUF
    SLICE_X113Y182.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o1
    SLICE_X125Y181.SR    net (fanout=2)        1.430   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o
    SLICE_X125Y181.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (1.903ns logic, 4.062ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_61 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_61 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.BQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_61
    SLICE_X113Y182.B4    net (fanout=2)        0.779   SREG_CONTROL_INST/SPI_DATA_BUFFER<61>
    SLICE_X113Y182.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o1
    SLICE_X125Y181.SR    net (fanout=2)        1.430   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o
    SLICE_X125Y181.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (0.984ns logic, 2.209ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X125Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.214ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.786ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y182.B5    net (fanout=136)      4.708   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y182.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o1
    SLICE_X125Y181.CLK   net (fanout=2)        1.428   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o
    -------------------------------------------------  ---------------------------
    Total                                      6.786ns (0.650ns logic, 6.136ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.371ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.629ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y182.B3    net (fanout=819)      2.632   RESET_IBUF
    SLICE_X113Y182.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o1
    SLICE_X125Y181.CLK   net (fanout=2)        1.428   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (1.569ns logic, 4.060ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.143ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_61 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.857ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_61 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.BQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_61
    SLICE_X113Y182.B4    net (fanout=2)        0.779   SREG_CONTROL_INST/SPI_DATA_BUFFER<61>
    SLICE_X113Y182.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o1
    SLICE_X125Y181.CLK   net (fanout=2)        1.428   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (0.650ns logic, 2.207ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X125Y181.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_61 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_61 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.BQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_61
    SLICE_X113Y182.B4    net (fanout=2)        0.377   SREG_CONTROL_INST/SPI_DATA_BUFFER<61>
    SLICE_X113Y182.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o1
    SLICE_X125Y181.SR    net (fanout=2)        0.855   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o
    SLICE_X125Y181.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (0.556ns logic, 1.232ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.641ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Data Path Delay:      3.641ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y182.B3    net (fanout=819)      1.665   RESET_IBUF
    SLICE_X113Y182.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o1
    SLICE_X125Y181.SR    net (fanout=2)        0.855   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o
    SLICE_X125Y181.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (1.121ns logic, 2.520ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.385ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y182.B5    net (fanout=136)      2.974   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y182.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o1
    SLICE_X125Y181.SR    net (fanout=2)        0.855   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o
    SLICE_X125Y181.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (0.556ns logic, 3.829ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X125Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.582ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_61 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Data Path Delay:      1.582ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_61 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.BQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_61
    SLICE_X113Y182.B4    net (fanout=2)        0.377   SREG_CONTROL_INST/SPI_DATA_BUFFER<61>
    SLICE_X113Y182.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o1
    SLICE_X125Y181.CLK   net (fanout=2)        0.851   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.354ns logic, 1.228ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X125Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.435ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Data Path Delay:      3.435ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y182.B3    net (fanout=819)      1.665   RESET_IBUF
    SLICE_X113Y182.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o1
    SLICE_X125Y181.CLK   net (fanout=2)        0.851   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (0.919ns logic, 2.516ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X125Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.179ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Data Path Delay:      4.179ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y182.B5    net (fanout=136)      2.974   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y182.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o1
    SLICE_X125Y181.CLK   net (fanout=2)        0.851   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o
    -------------------------------------------------  ---------------------------
    Total                                      4.179ns (0.354ns logic, 3.825ns route)
                                                       (8.5% logic, 91.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.909ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X122Y184.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.B2    net (fanout=136)      5.160   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o1
    SLICE_X122Y184.SR    net (fanout=2)        0.815   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o
    SLICE_X122Y184.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.909ns (0.934ns logic, 5.975ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.903ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.097ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y184.B3    net (fanout=819)      2.429   RESET_IBUF
    SLICE_X113Y184.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o1
    SLICE_X122Y184.SR    net (fanout=2)        0.815   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o
    SLICE_X122Y184.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.097ns (1.853ns logic, 3.244ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_60 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_60 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.AQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_60
    SLICE_X113Y184.B4    net (fanout=2)        0.755   SREG_CONTROL_INST/SPI_DATA_BUFFER<60>
    SLICE_X113Y184.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o1
    SLICE_X122Y184.SR    net (fanout=2)        0.815   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o
    SLICE_X122Y184.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (0.934ns logic, 1.570ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X122Y184.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.377ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.623ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.B2    net (fanout=136)      5.160   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o1
    SLICE_X122Y184.CLK   net (fanout=2)        0.813   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (0.650ns logic, 5.973ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.189ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y184.B3    net (fanout=819)      2.429   RESET_IBUF
    SLICE_X113Y184.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o1
    SLICE_X122Y184.CLK   net (fanout=2)        0.813   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (1.569ns logic, 3.242ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.782ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_60 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.218ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_60 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.AQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_60
    SLICE_X113Y184.B4    net (fanout=2)        0.755   SREG_CONTROL_INST/SPI_DATA_BUFFER<60>
    SLICE_X113Y184.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o1
    SLICE_X122Y184.CLK   net (fanout=2)        0.813   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (0.650ns logic, 1.568ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X122Y184.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_60 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.342ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_60 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.AQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_60
    SLICE_X113Y184.B4    net (fanout=2)        0.369   SREG_CONTROL_INST/SPI_DATA_BUFFER<60>
    SLICE_X113Y184.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o1
    SLICE_X122Y184.SR    net (fanout=2)        0.465   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o
    SLICE_X122Y184.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (0.508ns logic, 0.834ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.081ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Data Path Delay:      3.081ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y184.B3    net (fanout=819)      1.543   RESET_IBUF
    SLICE_X113Y184.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o1
    SLICE_X122Y184.SR    net (fanout=2)        0.465   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o
    SLICE_X122Y184.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (1.073ns logic, 2.008ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.B2    net (fanout=136)      3.296   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o1
    SLICE_X122Y184.SR    net (fanout=2)        0.465   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o
    SLICE_X122Y184.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (0.508ns logic, 3.761ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X122Y184.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.184ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_60 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Data Path Delay:      1.184ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_60 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.AQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_60
    SLICE_X113Y184.B4    net (fanout=2)        0.369   SREG_CONTROL_INST/SPI_DATA_BUFFER<60>
    SLICE_X113Y184.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o1
    SLICE_X122Y184.CLK   net (fanout=2)        0.461   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.354ns logic, 0.830ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X122Y184.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.923ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Data Path Delay:      2.923ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y184.B3    net (fanout=819)      1.543   RESET_IBUF
    SLICE_X113Y184.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o1
    SLICE_X122Y184.CLK   net (fanout=2)        0.461   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
    -------------------------------------------------  ---------------------------
    Total                                      2.923ns (0.919ns logic, 2.004ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X122Y184.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.111ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Data Path Delay:      4.111ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.B2    net (fanout=136)      3.296   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y184.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o1
    SLICE_X122Y184.CLK   net (fanout=2)        0.461   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (0.354ns logic, 3.757ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.764ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X120Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.B2    net (fanout=136)      5.058   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o1
    SLICE_X120Y183.SR    net (fanout=2)        0.787   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o
    SLICE_X120Y183.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.764ns (0.919ns logic, 5.845ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.805ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y183.B5    net (fanout=819)      2.570   RESET_IBUF
    SLICE_X113Y183.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o1
    SLICE_X120Y183.SR    net (fanout=2)        0.787   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o
    SLICE_X120Y183.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (1.838ns logic, 3.357ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_59 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_59 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.DMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_59
    SLICE_X113Y183.B3    net (fanout=2)        0.782   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
    SLICE_X113Y183.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o1
    SLICE_X120Y183.SR    net (fanout=2)        0.787   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o
    SLICE_X120Y183.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (0.983ns logic, 1.569ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X120Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.508ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.492ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.B2    net (fanout=136)      5.058   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o1
    SLICE_X120Y183.CLK   net (fanout=2)        0.784   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
    -------------------------------------------------  ---------------------------
    Total                                      6.492ns (0.650ns logic, 5.842ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.077ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.923ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y183.B5    net (fanout=819)      2.570   RESET_IBUF
    SLICE_X113Y183.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o1
    SLICE_X120Y183.CLK   net (fanout=2)        0.784   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (1.569ns logic, 3.354ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.720ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_59 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.280ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_59 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.DMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_59
    SLICE_X113Y183.B3    net (fanout=2)        0.782   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
    SLICE_X113Y183.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o1
    SLICE_X120Y183.CLK   net (fanout=2)        0.784   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
    -------------------------------------------------  ---------------------------
    Total                                      2.280ns (0.714ns logic, 1.566ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X120Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_59 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.447ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_59 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.DMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_59
    SLICE_X113Y183.B3    net (fanout=2)        0.450   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
    SLICE_X113Y183.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o1
    SLICE_X120Y183.SR    net (fanout=2)        0.471   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o
    SLICE_X120Y183.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.526ns logic, 0.921ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.148ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Data Path Delay:      3.148ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y183.B5    net (fanout=819)      1.626   RESET_IBUF
    SLICE_X113Y183.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o1
    SLICE_X120Y183.SR    net (fanout=2)        0.471   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o
    SLICE_X120Y183.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (1.051ns logic, 2.097ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.B2    net (fanout=136)      3.206   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o1
    SLICE_X120Y183.SR    net (fanout=2)        0.471   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o
    SLICE_X120Y183.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (0.486ns logic, 3.677ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X120Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.310ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_59 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Data Path Delay:      1.310ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_59 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.DMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_59
    SLICE_X113Y183.B3    net (fanout=2)        0.450   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
    SLICE_X113Y183.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o1
    SLICE_X120Y183.CLK   net (fanout=2)        0.466   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.394ns logic, 0.916ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X120Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.011ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Data Path Delay:      3.011ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y183.B5    net (fanout=819)      1.626   RESET_IBUF
    SLICE_X113Y183.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o1
    SLICE_X120Y183.CLK   net (fanout=2)        0.466   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (0.919ns logic, 2.092ns route)
                                                       (30.5% logic, 69.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X120Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.026ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Data Path Delay:      4.026ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.B2    net (fanout=136)      3.206   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y183.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o1
    SLICE_X120Y183.CLK   net (fanout=2)        0.466   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (0.354ns logic, 3.672ns route)
                                                       (8.8% logic, 91.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.625ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X118Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.B2    net (fanout=136)      5.033   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o1
    SLICE_X118Y182.SR    net (fanout=2)        0.710   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o
    SLICE_X118Y182.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.625ns (0.882ns logic, 5.743ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.958ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.042ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y182.B5    net (fanout=819)      2.531   RESET_IBUF
    SLICE_X112Y182.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o1
    SLICE_X118Y182.SR    net (fanout=2)        0.710   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o
    SLICE_X118Y182.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.042ns (1.801ns logic, 3.241ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_58 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.706ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_58 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.CMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_58
    SLICE_X112Y182.B1    net (fanout=2)        1.050   SREG_CONTROL_INST/SPI_DATA_BUFFER<58>
    SLICE_X112Y182.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o1
    SLICE_X118Y182.SR    net (fanout=2)        0.710   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o
    SLICE_X118Y182.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.706ns (0.946ns logic, 1.760ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X118Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.588ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.412ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.B2    net (fanout=136)      5.033   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o1
    SLICE_X118Y182.CLK   net (fanout=2)        0.785   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o
    -------------------------------------------------  ---------------------------
    Total                                      6.412ns (0.594ns logic, 5.818ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.171ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.829ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y182.B5    net (fanout=819)      2.531   RESET_IBUF
    SLICE_X112Y182.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o1
    SLICE_X118Y182.CLK   net (fanout=2)        0.785   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (1.513ns logic, 3.316ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.507ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_58 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.493ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_58 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.CMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_58
    SLICE_X112Y182.B1    net (fanout=2)        1.050   SREG_CONTROL_INST/SPI_DATA_BUFFER<58>
    SLICE_X112Y182.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o1
    SLICE_X118Y182.CLK   net (fanout=2)        0.785   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (0.658ns logic, 1.835ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X118Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_58 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.475ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_58 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.CMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_58
    SLICE_X112Y182.B1    net (fanout=2)        0.592   SREG_CONTROL_INST/SPI_DATA_BUFFER<58>
    SLICE_X112Y182.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o1
    SLICE_X118Y182.SR    net (fanout=2)        0.347   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o
    SLICE_X118Y182.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.536ns logic, 0.939ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.988ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Data Path Delay:      2.988ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y182.B5    net (fanout=819)      1.580   RESET_IBUF
    SLICE_X112Y182.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o1
    SLICE_X118Y182.SR    net (fanout=2)        0.347   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o
    SLICE_X118Y182.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (1.061ns logic, 1.927ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.867ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.B2    net (fanout=136)      3.024   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o1
    SLICE_X118Y182.SR    net (fanout=2)        0.347   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o
    SLICE_X118Y182.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (0.496ns logic, 3.371ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X118Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.411ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_58 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_58 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.CMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_58
    SLICE_X112Y182.B1    net (fanout=2)        0.592   SREG_CONTROL_INST/SPI_DATA_BUFFER<58>
    SLICE_X112Y182.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o1
    SLICE_X118Y182.CLK   net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.394ns logic, 1.017ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X118Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.924ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Data Path Delay:      2.924ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y182.B5    net (fanout=819)      1.580   RESET_IBUF
    SLICE_X112Y182.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o1
    SLICE_X118Y182.CLK   net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (0.919ns logic, 2.005ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X118Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.803ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Data Path Delay:      3.803ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.B2    net (fanout=136)      3.024   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o1
    SLICE_X118Y182.CLK   net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (0.354ns logic, 3.449ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.736ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X115Y177.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.736ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.A2    net (fanout=136)      4.281   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o1
    SLICE_X115Y177.SR    net (fanout=2)        0.523   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o
    SLICE_X115Y177.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.736ns (0.932ns logic, 4.804ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.563ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.437ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y177.A4    net (fanout=819)      3.063   RESET_IBUF
    SLICE_X112Y177.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o1
    SLICE_X115Y177.SR    net (fanout=2)        0.523   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o
    SLICE_X115Y177.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.437ns (1.851ns logic, 3.586ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_57 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.545ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_57 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.BMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_57
    SLICE_X112Y177.A3    net (fanout=2)        1.026   SREG_CONTROL_INST/SPI_DATA_BUFFER<57>
    SLICE_X112Y177.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o1
    SLICE_X115Y177.SR    net (fanout=2)        0.523   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o
    SLICE_X115Y177.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (0.996ns logic, 1.549ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X115Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.813ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.187ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.A2    net (fanout=136)      4.281   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o1
    SLICE_X115Y177.CLK   net (fanout=2)        0.312   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o
    -------------------------------------------------  ---------------------------
    Total                                      5.187ns (0.594ns logic, 4.593ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.112ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.888ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y177.A4    net (fanout=819)      3.063   RESET_IBUF
    SLICE_X112Y177.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o1
    SLICE_X115Y177.CLK   net (fanout=2)        0.312   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (1.513ns logic, 3.375ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.004ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_57 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.996ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_57 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.BMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_57
    SLICE_X112Y177.A3    net (fanout=2)        1.026   SREG_CONTROL_INST/SPI_DATA_BUFFER<57>
    SLICE_X112Y177.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o1
    SLICE_X115Y177.CLK   net (fanout=2)        0.312   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o
    -------------------------------------------------  ---------------------------
    Total                                      1.996ns (0.658ns logic, 1.338ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X115Y177.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_57 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.440ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_57 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.BMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_57
    SLICE_X112Y177.A3    net (fanout=2)        0.575   SREG_CONTROL_INST/SPI_DATA_BUFFER<57>
    SLICE_X112Y177.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o1
    SLICE_X115Y177.SR    net (fanout=2)        0.281   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o
    SLICE_X115Y177.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.584ns logic, 0.856ns route)
                                                       (40.6% logic, 59.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.301ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Data Path Delay:      3.301ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y177.A4    net (fanout=819)      1.911   RESET_IBUF
    SLICE_X112Y177.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o1
    SLICE_X115Y177.SR    net (fanout=2)        0.281   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o
    SLICE_X115Y177.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (1.109ns logic, 2.192ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.510ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.A2    net (fanout=136)      2.685   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o1
    SLICE_X115Y177.SR    net (fanout=2)        0.281   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o
    SLICE_X115Y177.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (0.544ns logic, 2.966ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X115Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.094ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_57 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Data Path Delay:      1.094ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_57 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.BMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_57
    SLICE_X112Y177.A3    net (fanout=2)        0.575   SREG_CONTROL_INST/SPI_DATA_BUFFER<57>
    SLICE_X112Y177.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o1
    SLICE_X115Y177.CLK   net (fanout=2)        0.125   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.394ns logic, 0.700ns route)
                                                       (36.0% logic, 64.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X115Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.955ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Data Path Delay:      2.955ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y177.A4    net (fanout=819)      1.911   RESET_IBUF
    SLICE_X112Y177.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o1
    SLICE_X115Y177.CLK   net (fanout=2)        0.125   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.919ns logic, 2.036ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X115Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.164ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Data Path Delay:      3.164ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.A2    net (fanout=136)      2.685   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y177.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o1
    SLICE_X115Y177.CLK   net (fanout=2)        0.125   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (0.354ns logic, 2.810ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.044ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X112Y172.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.956ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.044ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y172.D3    net (fanout=819)      3.920   RESET_IBUF
    SLICE_X112Y172.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o1
    SLICE_X112Y172.SR    net (fanout=2)        0.338   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o
    SLICE_X112Y172.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.044ns (1.786ns logic, 4.258ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.176ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y172.D1    net (fanout=136)      3.971   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y172.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o1
    SLICE_X112Y172.SR    net (fanout=2)        0.338   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o
    SLICE_X112Y172.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (0.867ns logic, 4.309ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_56 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_56 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.AMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_56
    SLICE_X112Y172.D5    net (fanout=2)        1.299   SREG_CONTROL_INST/SPI_DATA_BUFFER<56>
    SLICE_X112Y172.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o1
    SLICE_X112Y172.SR    net (fanout=2)        0.338   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o
    SLICE_X112Y172.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (0.931ns logic, 1.637ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X112Y172.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.098ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.902ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y172.D3    net (fanout=819)      3.920   RESET_IBUF
    SLICE_X112Y172.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o1
    SLICE_X112Y172.CLK   net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o
    -------------------------------------------------  ---------------------------
    Total                                      5.902ns (1.513ns logic, 4.389ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.966ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.034ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y172.D1    net (fanout=136)      3.971   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y172.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o1
    SLICE_X112Y172.CLK   net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (0.594ns logic, 4.440ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.574ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_56 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.426ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_56 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.AMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_56
    SLICE_X112Y172.D5    net (fanout=2)        1.299   SREG_CONTROL_INST/SPI_DATA_BUFFER<56>
    SLICE_X112Y172.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o1
    SLICE_X112Y172.CLK   net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (0.658ns logic, 1.768ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X112Y172.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_56 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.404ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_56 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.AMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_56
    SLICE_X112Y172.D5    net (fanout=2)        0.715   SREG_CONTROL_INST/SPI_DATA_BUFFER<56>
    SLICE_X112Y172.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o1
    SLICE_X112Y172.SR    net (fanout=2)        0.175   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o
    SLICE_X112Y172.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.514ns logic, 0.890ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.129ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y172.D1    net (fanout=136)      2.480   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y172.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o1
    SLICE_X112Y172.SR    net (fanout=2)        0.175   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o
    SLICE_X112Y172.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (0.474ns logic, 2.655ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.683ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Data Path Delay:      3.683ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y172.D3    net (fanout=819)      2.469   RESET_IBUF
    SLICE_X112Y172.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o1
    SLICE_X112Y172.SR    net (fanout=2)        0.175   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o
    SLICE_X112Y172.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (1.039ns logic, 2.644ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X112Y172.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.395ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_56 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Data Path Delay:      1.395ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_56 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.AMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_56
    SLICE_X112Y172.D5    net (fanout=2)        0.715   SREG_CONTROL_INST/SPI_DATA_BUFFER<56>
    SLICE_X112Y172.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o1
    SLICE_X112Y172.CLK   net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (0.394ns logic, 1.001ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X112Y172.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.120ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Data Path Delay:      3.120ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y172.D1    net (fanout=136)      2.480   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y172.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o1
    SLICE_X112Y172.CLK   net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.354ns logic, 2.766ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X112Y172.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.674ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Data Path Delay:      3.674ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y172.D3    net (fanout=819)      2.469   RESET_IBUF
    SLICE_X112Y172.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o1
    SLICE_X112Y172.CLK   net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (0.919ns logic, 2.755ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.502ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X106Y167.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.498ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.502ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y167.A1    net (fanout=819)      4.206   RESET_IBUF
    SLICE_X106Y167.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o1
    SLICE_X106Y167.SR    net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o
    SLICE_X106Y167.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.502ns (1.791ns logic, 4.711ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.A2    net (fanout=136)      2.816   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o1
    SLICE_X106Y167.SR    net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o
    SLICE_X106Y167.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (0.872ns logic, 3.321ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_55 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_55 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.DMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_55
    SLICE_X106Y167.A3    net (fanout=2)        1.658   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
    SLICE_X106Y167.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o1
    SLICE_X106Y167.SR    net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o
    SLICE_X106Y167.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (0.942ns logic, 2.163ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X106Y167.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.530ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y167.A1    net (fanout=819)      4.206   RESET_IBUF
    SLICE_X106Y167.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o1
    SLICE_X106Y167.CLK   net (fanout=2)        0.749   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (1.515ns logic, 4.955ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.839ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.161ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.A2    net (fanout=136)      2.816   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o1
    SLICE_X106Y167.CLK   net (fanout=2)        0.749   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o
    -------------------------------------------------  ---------------------------
    Total                                      4.161ns (0.596ns logic, 3.565ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.927ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_55 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.073ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_55 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.DMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_55
    SLICE_X106Y167.A3    net (fanout=2)        1.658   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
    SLICE_X106Y167.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o1
    SLICE_X106Y167.CLK   net (fanout=2)        0.749   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (0.666ns logic, 2.407ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X106Y167.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_55 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.804ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_55 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.DMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_55
    SLICE_X106Y167.A3    net (fanout=2)        0.966   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
    SLICE_X106Y167.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o1
    SLICE_X106Y167.SR    net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o
    SLICE_X106Y167.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.804ns (0.534ns logic, 1.270ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.A2    net (fanout=136)      1.762   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o1
    SLICE_X106Y167.SR    net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o
    SLICE_X106Y167.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.488ns logic, 2.066ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.037ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Data Path Delay:      4.037ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y167.A1    net (fanout=819)      2.680   RESET_IBUF
    SLICE_X106Y167.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o1
    SLICE_X106Y167.SR    net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o
    SLICE_X106Y167.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.037ns (1.053ns logic, 2.984ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X106Y167.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.774ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_55 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Data Path Delay:      1.774ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_55 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.DMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_55
    SLICE_X106Y167.A3    net (fanout=2)        0.966   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
    SLICE_X106Y167.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o1
    SLICE_X106Y167.CLK   net (fanout=2)        0.422   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.386ns logic, 1.388ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X106Y167.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.524ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Data Path Delay:      2.524ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.A2    net (fanout=136)      1.762   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o1
    SLICE_X106Y167.CLK   net (fanout=2)        0.422   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (0.340ns logic, 2.184ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X106Y167.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.007ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Data Path Delay:      4.007ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y167.A1    net (fanout=819)      2.680   RESET_IBUF
    SLICE_X106Y167.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o1
    SLICE_X106Y167.CLK   net (fanout=2)        0.422   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (0.905ns logic, 3.102ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.325ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X108Y162.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.675ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.325ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y172.A4    net (fanout=819)      3.387   RESET_IBUF
    SLICE_X106Y172.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o1
    SLICE_X108Y162.SR    net (fanout=2)        1.162   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o
    SLICE_X108Y162.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.325ns (1.776ns logic, 4.549ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.A5    net (fanout=136)      3.449   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o1
    SLICE_X108Y162.SR    net (fanout=2)        1.162   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o
    SLICE_X108Y162.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.468ns (0.857ns logic, 4.611ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_54 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_54 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.CMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_54
    SLICE_X106Y172.A2    net (fanout=2)        1.196   SREG_CONTROL_INST/SPI_DATA_BUFFER<54>
    SLICE_X106Y172.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o1
    SLICE_X108Y162.SR    net (fanout=2)        1.162   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o
    SLICE_X108Y162.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (0.927ns logic, 2.358ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X108Y162.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.157ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.843ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y172.A4    net (fanout=819)      3.387   RESET_IBUF
    SLICE_X106Y172.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o1
    SLICE_X108Y162.CLK   net (fanout=2)        0.941   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (1.515ns logic, 4.328ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.014ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.986ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.A5    net (fanout=136)      3.449   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o1
    SLICE_X108Y162.CLK   net (fanout=2)        0.941   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o
    -------------------------------------------------  ---------------------------
    Total                                      4.986ns (0.596ns logic, 4.390ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.197ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_54 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.803ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_54 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.CMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_54
    SLICE_X106Y172.A2    net (fanout=2)        1.196   SREG_CONTROL_INST/SPI_DATA_BUFFER<54>
    SLICE_X106Y172.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o1
    SLICE_X108Y162.CLK   net (fanout=2)        0.941   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (0.666ns logic, 2.137ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X108Y162.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.887ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_54 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.887ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_54 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.CMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_54
    SLICE_X106Y172.A2    net (fanout=2)        0.707   SREG_CONTROL_INST/SPI_DATA_BUFFER<54>
    SLICE_X106Y172.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o1
    SLICE_X108Y162.SR    net (fanout=2)        0.668   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o
    SLICE_X108Y162.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (0.512ns logic, 1.375ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.A5    net (fanout=136)      2.116   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o1
    SLICE_X108Y162.SR    net (fanout=2)        0.668   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o
    SLICE_X108Y162.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (0.466ns logic, 2.784ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.836ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Data Path Delay:      3.836ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y172.A4    net (fanout=819)      2.137   RESET_IBUF
    SLICE_X106Y172.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o1
    SLICE_X108Y162.SR    net (fanout=2)        0.668   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o
    SLICE_X108Y162.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.836ns (1.031ns logic, 2.805ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X108Y162.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.587ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_54 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Data Path Delay:      1.587ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_54 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.CMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_54
    SLICE_X106Y172.A2    net (fanout=2)        0.707   SREG_CONTROL_INST/SPI_DATA_BUFFER<54>
    SLICE_X106Y172.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o1
    SLICE_X108Y162.CLK   net (fanout=2)        0.494   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o
    -------------------------------------------------  ---------------------------
    Total                                      1.587ns (0.386ns logic, 1.201ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X108Y162.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.950ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Data Path Delay:      2.950ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.A5    net (fanout=136)      2.116   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o1
    SLICE_X108Y162.CLK   net (fanout=2)        0.494   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.340ns logic, 2.610ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X108Y162.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.536ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Data Path Delay:      3.536ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y172.A4    net (fanout=819)      2.137   RESET_IBUF
    SLICE_X106Y172.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o1
    SLICE_X108Y162.CLK   net (fanout=2)        0.494   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (0.905ns logic, 2.631ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.530ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X106Y165.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.470ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.530ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y165.D2    net (fanout=819)      4.404   RESET_IBUF
    SLICE_X106Y165.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o1
    SLICE_X106Y165.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o
    SLICE_X106Y165.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.530ns (1.791ns logic, 4.739ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y165.D4    net (fanout=136)      2.584   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y165.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o1
    SLICE_X106Y165.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o
    SLICE_X106Y165.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.872ns logic, 2.919ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_53 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.070ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_53 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.BMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_53
    SLICE_X106Y165.D1    net (fanout=2)        1.793   SREG_CONTROL_INST/SPI_DATA_BUFFER<53>
    SLICE_X106Y165.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o1
    SLICE_X106Y165.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o
    SLICE_X106Y165.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.070ns (0.942ns logic, 2.128ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X106Y165.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.604ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.396ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y165.D2    net (fanout=819)      4.404   RESET_IBUF
    SLICE_X106Y165.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o1
    SLICE_X106Y165.CLK   net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o
    -------------------------------------------------  ---------------------------
    Total                                      6.396ns (1.515ns logic, 4.881ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.343ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.657ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y165.D4    net (fanout=136)      2.584   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y165.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o1
    SLICE_X106Y165.CLK   net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o
    -------------------------------------------------  ---------------------------
    Total                                      3.657ns (0.596ns logic, 3.061ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.064ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_53 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.936ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_53 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.BMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_53
    SLICE_X106Y165.D1    net (fanout=2)        1.793   SREG_CONTROL_INST/SPI_DATA_BUFFER<53>
    SLICE_X106Y165.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o1
    SLICE_X106Y165.CLK   net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (0.666ns logic, 2.270ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X106Y165.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_53 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.754ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_53 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.BMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_53
    SLICE_X106Y165.D1    net (fanout=2)        1.048   SREG_CONTROL_INST/SPI_DATA_BUFFER<53>
    SLICE_X106Y165.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o1
    SLICE_X106Y165.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o
    SLICE_X106Y165.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.534ns logic, 1.220ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y165.D4    net (fanout=136)      1.585   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y165.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o1
    SLICE_X106Y165.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o
    SLICE_X106Y165.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.488ns logic, 1.757ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.034ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Data Path Delay:      4.034ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y165.D2    net (fanout=819)      2.809   RESET_IBUF
    SLICE_X106Y165.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o1
    SLICE_X106Y165.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o
    SLICE_X106Y165.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (1.053ns logic, 2.981ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X106Y165.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.728ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_53 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Data Path Delay:      1.728ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_53 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.BMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_53
    SLICE_X106Y165.D1    net (fanout=2)        1.048   SREG_CONTROL_INST/SPI_DATA_BUFFER<53>
    SLICE_X106Y165.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o1
    SLICE_X106Y165.CLK   net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o
    -------------------------------------------------  ---------------------------
    Total                                      1.728ns (0.386ns logic, 1.342ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X106Y165.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.219ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Data Path Delay:      2.219ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y165.D4    net (fanout=136)      1.585   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y165.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o1
    SLICE_X106Y165.CLK   net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (0.340ns logic, 1.879ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X106Y165.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.008ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Data Path Delay:      4.008ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y165.D2    net (fanout=819)      2.809   RESET_IBUF
    SLICE_X106Y165.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o1
    SLICE_X106Y165.CLK   net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (0.905ns logic, 3.103ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.846ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X109Y163.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.154ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.846ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y165.A3    net (fanout=819)      4.441   RESET_IBUF
    SLICE_X109Y165.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o1
    SLICE_X109Y163.SR    net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o
    SLICE_X109Y163.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (1.903ns logic, 4.943ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y165.A5    net (fanout=136)      2.732   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y165.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o1
    SLICE_X109Y163.SR    net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o
    SLICE_X109Y163.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (0.984ns logic, 3.234ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_52 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_52 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.AMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_52
    SLICE_X109Y165.A2    net (fanout=2)        2.179   SREG_CONTROL_INST/SPI_DATA_BUFFER<52>
    SLICE_X109Y165.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o1
    SLICE_X109Y163.SR    net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o
    SLICE_X109Y163.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.054ns logic, 2.681ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X109Y163.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.544ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y165.A3    net (fanout=819)      4.441   RESET_IBUF
    SLICE_X109Y165.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o1
    SLICE_X109Y163.CLK   net (fanout=2)        0.446   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (1.569ns logic, 4.887ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.172ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.828ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y165.A5    net (fanout=136)      2.732   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y165.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o1
    SLICE_X109Y163.CLK   net (fanout=2)        0.446   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (0.650ns logic, 3.178ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.655ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_52 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_52 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.AMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_52
    SLICE_X109Y165.A2    net (fanout=2)        2.179   SREG_CONTROL_INST/SPI_DATA_BUFFER<52>
    SLICE_X109Y165.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o1
    SLICE_X109Y163.CLK   net (fanout=2)        0.446   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (0.720ns logic, 2.625ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X109Y163.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_52 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.203ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_52 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.AMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_52
    SLICE_X109Y165.A2    net (fanout=2)        1.318   SREG_CONTROL_INST/SPI_DATA_BUFFER<52>
    SLICE_X109Y165.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o1
    SLICE_X109Y163.SR    net (fanout=2)        0.283   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o
    SLICE_X109Y163.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (0.602ns logic, 1.601ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.518ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y165.A5    net (fanout=136)      1.679   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y165.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o1
    SLICE_X109Y163.SR    net (fanout=2)        0.283   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o
    SLICE_X109Y163.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.518ns (0.556ns logic, 1.962ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.229ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Data Path Delay:      4.229ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y165.A3    net (fanout=819)      2.825   RESET_IBUF
    SLICE_X109Y165.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o1
    SLICE_X109Y163.SR    net (fanout=2)        0.283   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o
    SLICE_X109Y163.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (1.121ns logic, 3.108ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X109Y163.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.928ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_52 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Data Path Delay:      1.928ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_52 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.AMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_52
    SLICE_X109Y165.A2    net (fanout=2)        1.318   SREG_CONTROL_INST/SPI_DATA_BUFFER<52>
    SLICE_X109Y165.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o1
    SLICE_X109Y163.CLK   net (fanout=2)        0.210   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (0.400ns logic, 1.528ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X109Y163.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.243ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Data Path Delay:      2.243ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y165.A5    net (fanout=136)      1.679   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y165.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o1
    SLICE_X109Y163.CLK   net (fanout=2)        0.210   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (0.354ns logic, 1.889ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X109Y163.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.954ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Data Path Delay:      3.954ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y165.A3    net (fanout=819)      2.825   RESET_IBUF
    SLICE_X109Y165.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o1
    SLICE_X109Y163.CLK   net (fanout=2)        0.210   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (0.919ns logic, 3.035ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.683ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X108Y166.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.317ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.683ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y167.B2    net (fanout=819)      4.401   RESET_IBUF
    SLICE_X108Y167.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o1
    SLICE_X108Y166.SR    net (fanout=2)        0.496   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o
    SLICE_X108Y166.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.683ns (1.786ns logic, 4.897ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y167.B5    net (fanout=136)      2.774   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y167.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o1
    SLICE_X108Y166.SR    net (fanout=2)        0.496   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o
    SLICE_X108Y166.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.867ns logic, 3.270ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_51 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_51 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.DQ    Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_51
    SLICE_X108Y167.B3    net (fanout=2)        1.280   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
    SLICE_X108Y167.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o1
    SLICE_X108Y166.SR    net (fanout=2)        0.496   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o
    SLICE_X108Y166.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.923ns logic, 1.776ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X108Y166.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.619ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.381ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y167.B2    net (fanout=819)      4.401   RESET_IBUF
    SLICE_X108Y167.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o1
    SLICE_X108Y166.CLK   net (fanout=2)        0.467   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      6.381ns (1.513ns logic, 4.868ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.165ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.835ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y167.B5    net (fanout=136)      2.774   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y167.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o1
    SLICE_X108Y166.CLK   net (fanout=2)        0.467   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      3.835ns (0.594ns logic, 3.241ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.603ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_51 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_51 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.DQ    Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_51
    SLICE_X108Y167.B3    net (fanout=2)        1.280   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
    SLICE_X108Y167.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o1
    SLICE_X108Y166.CLK   net (fanout=2)        0.467   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (0.650ns logic, 1.747ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X108Y166.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_51 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.514ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_51 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.DQ    Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_51
    SLICE_X108Y167.B3    net (fanout=2)        0.735   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
    SLICE_X108Y167.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o1
    SLICE_X108Y166.SR    net (fanout=2)        0.269   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o
    SLICE_X108Y166.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.514ns (0.510ns logic, 1.004ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.425ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y167.B5    net (fanout=136)      1.682   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y167.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o1
    SLICE_X108Y166.SR    net (fanout=2)        0.269   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o
    SLICE_X108Y166.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.425ns (0.474ns logic, 1.951ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.078ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Data Path Delay:      4.078ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y167.B2    net (fanout=819)      2.770   RESET_IBUF
    SLICE_X108Y167.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o1
    SLICE_X108Y166.SR    net (fanout=2)        0.269   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o
    SLICE_X108Y166.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.039ns logic, 3.039ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X108Y166.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.383ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_51 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Data Path Delay:      1.383ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_51 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.DQ    Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_51
    SLICE_X108Y167.B3    net (fanout=2)        0.735   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
    SLICE_X108Y167.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o1
    SLICE_X108Y166.CLK   net (fanout=2)        0.258   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (0.390ns logic, 0.993ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X108Y166.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.294ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Data Path Delay:      2.294ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y167.B5    net (fanout=136)      1.682   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y167.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o1
    SLICE_X108Y166.CLK   net (fanout=2)        0.258   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      2.294ns (0.354ns logic, 1.940ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X108Y166.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.947ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Data Path Delay:      3.947ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y167.B2    net (fanout=819)      2.770   RESET_IBUF
    SLICE_X108Y167.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o1
    SLICE_X108Y166.CLK   net (fanout=2)        0.258   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (0.919ns logic, 3.028ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.958ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X108Y169.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.042ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.958ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y169.B4    net (fanout=819)      3.837   RESET_IBUF
    SLICE_X108Y169.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o1
    SLICE_X108Y169.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o
    SLICE_X108Y169.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.958ns (1.786ns logic, 4.172ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y169.B5    net (fanout=136)      3.031   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y169.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o1
    SLICE_X108Y169.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o
    SLICE_X108Y169.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (0.867ns logic, 3.366ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_50 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_50 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.CQ    Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_50
    SLICE_X108Y169.B2    net (fanout=2)        1.501   SREG_CONTROL_INST/SPI_DATA_BUFFER<50>
    SLICE_X108Y169.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o1
    SLICE_X108Y169.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o
    SLICE_X108Y169.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.759ns (0.923ns logic, 1.836ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X108Y169.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.176ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.824ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y169.B4    net (fanout=819)      3.837   RESET_IBUF
    SLICE_X108Y169.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o1
    SLICE_X108Y169.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (1.513ns logic, 4.311ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.901ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.099ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y169.B5    net (fanout=136)      3.031   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y169.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o1
    SLICE_X108Y169.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      4.099ns (0.594ns logic, 3.505ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.375ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_50 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.625ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_50 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.CQ    Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_50
    SLICE_X108Y169.B2    net (fanout=2)        1.501   SREG_CONTROL_INST/SPI_DATA_BUFFER<50>
    SLICE_X108Y169.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o1
    SLICE_X108Y169.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      2.625ns (0.650ns logic, 1.975ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X108Y169.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_50 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.530ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_50 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.CQ    Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_50
    SLICE_X108Y169.B2    net (fanout=2)        0.848   SREG_CONTROL_INST/SPI_DATA_BUFFER<50>
    SLICE_X108Y169.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o1
    SLICE_X108Y169.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o
    SLICE_X108Y169.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (0.510ns logic, 1.020ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.516ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y169.B5    net (fanout=136)      1.870   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y169.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o1
    SLICE_X108Y169.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o
    SLICE_X108Y169.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.516ns (0.474ns logic, 2.042ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.630ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Data Path Delay:      3.630ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y169.B4    net (fanout=819)      2.419   RESET_IBUF
    SLICE_X108Y169.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o1
    SLICE_X108Y169.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o
    SLICE_X108Y169.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.039ns logic, 2.591ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X108Y169.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.529ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_50 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Data Path Delay:      1.529ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_50 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.CQ    Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_50
    SLICE_X108Y169.B2    net (fanout=2)        0.848   SREG_CONTROL_INST/SPI_DATA_BUFFER<50>
    SLICE_X108Y169.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o1
    SLICE_X108Y169.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.390ns logic, 1.139ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X108Y169.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.515ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Data Path Delay:      2.515ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y169.B5    net (fanout=136)      1.870   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y169.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o1
    SLICE_X108Y169.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (0.354ns logic, 2.161ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X108Y169.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.629ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Data Path Delay:      3.629ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y169.B4    net (fanout=819)      2.419   RESET_IBUF
    SLICE_X108Y169.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o1
    SLICE_X108Y169.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (0.919ns logic, 2.710ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.102ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X104Y168.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.898ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.102ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y171.A4    net (fanout=819)      3.631   RESET_IBUF
    SLICE_X104Y171.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o1
    SLICE_X104Y168.SR    net (fanout=2)        0.685   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o
    SLICE_X104Y168.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.102ns (1.786ns logic, 4.316ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y171.A2    net (fanout=136)      3.491   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y171.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o1
    SLICE_X104Y168.SR    net (fanout=2)        0.685   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o
    SLICE_X104Y168.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (0.867ns logic, 4.176ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_49 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_49 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.BQ    Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_49
    SLICE_X104Y171.A1    net (fanout=2)        1.080   SREG_CONTROL_INST/SPI_DATA_BUFFER<49>
    SLICE_X104Y171.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o1
    SLICE_X104Y168.SR    net (fanout=2)        0.685   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o
    SLICE_X104Y168.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.923ns logic, 1.765ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X104Y168.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.382ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.618ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y171.A4    net (fanout=819)      3.631   RESET_IBUF
    SLICE_X104Y171.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o1
    SLICE_X104Y168.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      5.618ns (1.513ns logic, 4.105ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.441ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.559ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y171.A2    net (fanout=136)      3.491   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y171.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o1
    SLICE_X104Y168.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      4.559ns (0.594ns logic, 3.965ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.796ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_49 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.204ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_49 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.BQ    Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_49
    SLICE_X104Y171.A1    net (fanout=2)        1.080   SREG_CONTROL_INST/SPI_DATA_BUFFER<49>
    SLICE_X104Y171.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o1
    SLICE_X104Y168.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (0.650ns logic, 1.554ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X104Y168.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_49 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_49 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.BQ    Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_49
    SLICE_X104Y171.A1    net (fanout=2)        0.623   SREG_CONTROL_INST/SPI_DATA_BUFFER<49>
    SLICE_X104Y171.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o1
    SLICE_X104Y168.SR    net (fanout=2)        0.382   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o
    SLICE_X104Y168.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (0.510ns logic, 1.005ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.024ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y171.A2    net (fanout=136)      2.168   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y171.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o1
    SLICE_X104Y168.SR    net (fanout=2)        0.382   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o
    SLICE_X104Y168.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (0.474ns logic, 2.550ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.698ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Data Path Delay:      3.698ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y171.A4    net (fanout=819)      2.277   RESET_IBUF
    SLICE_X104Y171.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o1
    SLICE_X104Y168.SR    net (fanout=2)        0.382   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o
    SLICE_X104Y168.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (1.039ns logic, 2.659ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X104Y168.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.239ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_49 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Data Path Delay:      1.239ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_49 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.BQ    Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_49
    SLICE_X104Y171.A1    net (fanout=2)        0.623   SREG_CONTROL_INST/SPI_DATA_BUFFER<49>
    SLICE_X104Y171.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o1
    SLICE_X104Y168.CLK   net (fanout=2)        0.226   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      1.239ns (0.390ns logic, 0.849ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X104Y168.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.748ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Data Path Delay:      2.748ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y171.A2    net (fanout=136)      2.168   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y171.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o1
    SLICE_X104Y168.CLK   net (fanout=2)        0.226   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (0.354ns logic, 2.394ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X104Y168.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.422ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Data Path Delay:      3.422ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y171.A4    net (fanout=819)      2.277   RESET_IBUF
    SLICE_X104Y171.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o1
    SLICE_X104Y168.CLK   net (fanout=2)        0.226   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.919ns logic, 2.503ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.160ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X106Y170.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.840ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.160ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y170.A3    net (fanout=819)      3.838   RESET_IBUF
    SLICE_X104Y170.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o1
    SLICE_X106Y170.SR    net (fanout=2)        0.521   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o
    SLICE_X106Y170.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (1.801ns logic, 4.359ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y170.A2    net (fanout=136)      3.321   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y170.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o1
    SLICE_X106Y170.SR    net (fanout=2)        0.521   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o
    SLICE_X106Y170.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (0.882ns logic, 3.842ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_48 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_48 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.AQ    Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_48
    SLICE_X104Y170.A1    net (fanout=2)        1.240   SREG_CONTROL_INST/SPI_DATA_BUFFER<48>
    SLICE_X104Y170.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o1
    SLICE_X106Y170.SR    net (fanout=2)        0.521   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o
    SLICE_X106Y170.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.938ns logic, 1.761ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X106Y170.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.338ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.662ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y170.A3    net (fanout=819)      3.838   RESET_IBUF
    SLICE_X104Y170.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o1
    SLICE_X106Y170.CLK   net (fanout=2)        0.311   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      5.662ns (1.513ns logic, 4.149ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.774ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y170.A2    net (fanout=136)      3.321   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y170.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o1
    SLICE_X106Y170.CLK   net (fanout=2)        0.311   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (0.594ns logic, 3.632ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.799ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_48 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.201ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_48 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.AQ    Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_48
    SLICE_X104Y170.A1    net (fanout=2)        1.240   SREG_CONTROL_INST/SPI_DATA_BUFFER<48>
    SLICE_X104Y170.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o1
    SLICE_X106Y170.CLK   net (fanout=2)        0.311   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (0.650ns logic, 1.551ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X106Y170.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_48 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.530ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_48 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.AQ    Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_48
    SLICE_X104Y170.A1    net (fanout=2)        0.719   SREG_CONTROL_INST/SPI_DATA_BUFFER<48>
    SLICE_X104Y170.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o1
    SLICE_X106Y170.SR    net (fanout=2)        0.279   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o
    SLICE_X106Y170.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (0.532ns logic, 0.998ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.837ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y170.A2    net (fanout=136)      2.062   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y170.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o1
    SLICE_X106Y170.SR    net (fanout=2)        0.279   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o
    SLICE_X106Y170.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (0.496ns logic, 2.341ns route)
                                                       (17.5% logic, 82.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.773ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Data Path Delay:      3.773ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y170.A3    net (fanout=819)      2.433   RESET_IBUF
    SLICE_X104Y170.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o1
    SLICE_X106Y170.SR    net (fanout=2)        0.279   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o
    SLICE_X106Y170.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.773ns (1.061ns logic, 2.712ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X106Y170.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.233ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_48 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_48 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.AQ    Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_48
    SLICE_X104Y170.A1    net (fanout=2)        0.719   SREG_CONTROL_INST/SPI_DATA_BUFFER<48>
    SLICE_X104Y170.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o1
    SLICE_X106Y170.CLK   net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.390ns logic, 0.843ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X106Y170.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.540ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Data Path Delay:      2.540ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y170.A2    net (fanout=136)      2.062   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y170.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o1
    SLICE_X106Y170.CLK   net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      2.540ns (0.354ns logic, 2.186ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X106Y170.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.476ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Data Path Delay:      3.476ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y170.A3    net (fanout=819)      2.433   RESET_IBUF
    SLICE_X104Y170.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o1
    SLICE_X106Y170.CLK   net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (0.919ns logic, 2.557ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.836ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X104Y172.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.164ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.836ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X105Y172.A5    net (fanout=819)      3.521   RESET_IBUF
    SLICE_X105Y172.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o1
    SLICE_X104Y172.SR    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o
    SLICE_X104Y172.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.836ns (1.838ns logic, 3.998ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y172.A1    net (fanout=136)      3.514   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y172.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o1
    SLICE_X104Y172.SR    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o
    SLICE_X104Y172.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (0.919ns logic, 3.991ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_47 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_47 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.DQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_47
    SLICE_X105Y172.A3    net (fanout=2)        0.901   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
    SLICE_X105Y172.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o1
    SLICE_X104Y172.SR    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o
    SLICE_X104Y172.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (0.936ns logic, 1.378ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X104Y172.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.226ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.774ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X105Y172.A5    net (fanout=819)      3.521   RESET_IBUF
    SLICE_X105Y172.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o1
    SLICE_X104Y172.CLK   net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      5.774ns (1.569ns logic, 4.205ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.152ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y172.A1    net (fanout=136)      3.514   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y172.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o1
    SLICE_X104Y172.CLK   net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (0.650ns logic, 4.198ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.748ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_47 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.252ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_47 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.DQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_47
    SLICE_X105Y172.A3    net (fanout=2)        0.901   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
    SLICE_X105Y172.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o1
    SLICE_X104Y172.CLK   net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      2.252ns (0.667ns logic, 1.585ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X104Y172.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_47 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.306ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_47 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.DQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_47
    SLICE_X105Y172.A3    net (fanout=2)        0.522   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
    SLICE_X105Y172.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o1
    SLICE_X104Y172.SR    net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o
    SLICE_X104Y172.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.488ns logic, 0.818ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.965ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.965ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y172.A1    net (fanout=136)      2.183   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y172.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o1
    SLICE_X104Y172.SR    net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o
    SLICE_X104Y172.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (0.486ns logic, 2.479ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.565ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Data Path Delay:      3.565ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X105Y172.A5    net (fanout=819)      2.218   RESET_IBUF
    SLICE_X105Y172.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o1
    SLICE_X104Y172.SR    net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o
    SLICE_X104Y172.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.565ns (1.051ns logic, 2.514ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X104Y172.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.235ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_47 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_47 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.DQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_47
    SLICE_X105Y172.A3    net (fanout=2)        0.522   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
    SLICE_X105Y172.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o1
    SLICE_X104Y172.CLK   net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.356ns logic, 0.879ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X104Y172.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.894ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Data Path Delay:      2.894ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y172.A1    net (fanout=136)      2.183   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y172.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o1
    SLICE_X104Y172.CLK   net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.354ns logic, 2.540ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X104Y172.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.494ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Data Path Delay:      3.494ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X105Y172.A5    net (fanout=819)      2.218   RESET_IBUF
    SLICE_X105Y172.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o1
    SLICE_X104Y172.CLK   net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (0.919ns logic, 2.575ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.274ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X105Y177.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y177.D5    net (fanout=136)      4.012   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y177.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o1
    SLICE_X105Y177.SR    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o
    SLICE_X105Y177.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.274ns (0.932ns logic, 4.342ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.817ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.183ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y177.D4    net (fanout=819)      3.002   RESET_IBUF
    SLICE_X104Y177.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o1
    SLICE_X105Y177.SR    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o
    SLICE_X105Y177.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.183ns (1.851ns logic, 3.332ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_46 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_46 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.CQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_46
    SLICE_X104Y177.D2    net (fanout=2)        0.679   SREG_CONTROL_INST/SPI_DATA_BUFFER<46>
    SLICE_X104Y177.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o1
    SLICE_X105Y177.SR    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o
    SLICE_X105Y177.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.949ns logic, 1.009ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X105Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.920ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.080ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y177.D5    net (fanout=136)      4.012   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y177.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o1
    SLICE_X105Y177.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o
    -------------------------------------------------  ---------------------------
    Total                                      5.080ns (0.594ns logic, 4.486ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.011ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.989ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y177.D4    net (fanout=819)      3.002   RESET_IBUF
    SLICE_X104Y177.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o1
    SLICE_X105Y177.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (1.513ns logic, 3.476ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.236ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_46 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.764ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_46 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.CQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_46
    SLICE_X104Y177.D2    net (fanout=2)        0.679   SREG_CONTROL_INST/SPI_DATA_BUFFER<46>
    SLICE_X104Y177.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o1
    SLICE_X105Y177.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.611ns logic, 1.153ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X105Y177.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_46 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.120ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_46 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.CQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_46
    SLICE_X104Y177.D2    net (fanout=2)        0.407   SREG_CONTROL_INST/SPI_DATA_BUFFER<46>
    SLICE_X104Y177.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o1
    SLICE_X105Y177.SR    net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o
    SLICE_X105Y177.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (0.546ns logic, 0.574ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.144ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Data Path Delay:      3.144ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y177.D4    net (fanout=819)      1.868   RESET_IBUF
    SLICE_X104Y177.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o1
    SLICE_X105Y177.SR    net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o
    SLICE_X105Y177.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (1.109ns logic, 2.035ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y177.D5    net (fanout=136)      2.490   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y177.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o1
    SLICE_X105Y177.SR    net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o
    SLICE_X105Y177.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (0.544ns logic, 2.657ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X105Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.054ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_46 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Data Path Delay:      1.054ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_46 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.CQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_46
    SLICE_X104Y177.D2    net (fanout=2)        0.407   SREG_CONTROL_INST/SPI_DATA_BUFFER<46>
    SLICE_X104Y177.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o1
    SLICE_X105Y177.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (0.356ns logic, 0.698ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X105Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.078ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Data Path Delay:      3.078ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y177.D4    net (fanout=819)      1.868   RESET_IBUF
    SLICE_X104Y177.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o1
    SLICE_X105Y177.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (0.919ns logic, 2.159ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X105Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.135ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Data Path Delay:      3.135ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y177.D5    net (fanout=136)      2.490   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y177.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o1
    SLICE_X105Y177.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o
    -------------------------------------------------  ---------------------------
    Total                                      3.135ns (0.354ns logic, 2.781ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.928ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X106Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.928ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y179.D3    net (fanout=136)      4.303   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y179.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o1
    SLICE_X106Y179.SR    net (fanout=2)        0.753   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o
    SLICE_X106Y179.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.928ns (0.872ns logic, 5.056ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.898ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.102ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y179.D5    net (fanout=819)      2.558   RESET_IBUF
    SLICE_X106Y179.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o1
    SLICE_X106Y179.SR    net (fanout=2)        0.753   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o
    SLICE_X106Y179.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.102ns (1.791ns logic, 3.311ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_45 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_45 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.BQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_45
    SLICE_X106Y179.D4    net (fanout=2)        0.396   SREG_CONTROL_INST/SPI_DATA_BUFFER<45>
    SLICE_X106Y179.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o1
    SLICE_X106Y179.SR    net (fanout=2)        0.753   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o
    SLICE_X106Y179.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.889ns logic, 1.149ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X106Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.627ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.373ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y179.D3    net (fanout=136)      4.303   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y179.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o1
    SLICE_X106Y179.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (0.596ns logic, 4.777ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.453ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y179.D5    net (fanout=819)      2.558   RESET_IBUF
    SLICE_X106Y179.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o1
    SLICE_X106Y179.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (1.515ns logic, 3.032ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.517ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_45 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.483ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_45 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.BQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_45
    SLICE_X106Y179.D4    net (fanout=2)        0.396   SREG_CONTROL_INST/SPI_DATA_BUFFER<45>
    SLICE_X106Y179.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o1
    SLICE_X106Y179.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.613ns logic, 0.870ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X106Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_45 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.071ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_45 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.BQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_45
    SLICE_X106Y179.D4    net (fanout=2)        0.206   SREG_CONTROL_INST/SPI_DATA_BUFFER<45>
    SLICE_X106Y179.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o1
    SLICE_X106Y179.SR    net (fanout=2)        0.375   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o
    SLICE_X106Y179.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (0.490ns logic, 0.581ns route)
                                                       (45.8% logic, 54.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.027ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Data Path Delay:      3.027ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y179.D5    net (fanout=819)      1.599   RESET_IBUF
    SLICE_X106Y179.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o1
    SLICE_X106Y179.SR    net (fanout=2)        0.375   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o
    SLICE_X106Y179.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.027ns (1.053ns logic, 1.974ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.524ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y179.D3    net (fanout=136)      2.661   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y179.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o1
    SLICE_X106Y179.SR    net (fanout=2)        0.375   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o
    SLICE_X106Y179.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (0.488ns logic, 3.036ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X106Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.839ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_45 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_45 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.BQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_45
    SLICE_X106Y179.D4    net (fanout=2)        0.206   SREG_CONTROL_INST/SPI_DATA_BUFFER<45>
    SLICE_X106Y179.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o1
    SLICE_X106Y179.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.342ns logic, 0.497ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X106Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.795ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Data Path Delay:      2.795ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y179.D5    net (fanout=819)      1.599   RESET_IBUF
    SLICE_X106Y179.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o1
    SLICE_X106Y179.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (0.905ns logic, 1.890ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X106Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.292ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Data Path Delay:      3.292ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y179.D3    net (fanout=136)      2.661   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y179.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o1
    SLICE_X106Y179.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (0.340ns logic, 2.952ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.377ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X108Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.377ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y182.A2    net (fanout=136)      4.923   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y182.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o1
    SLICE_X108Y182.SR    net (fanout=2)        0.587   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o
    SLICE_X108Y182.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (0.867ns logic, 5.510ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.219ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y182.A1    net (fanout=819)      2.408   RESET_IBUF
    SLICE_X108Y182.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o1
    SLICE_X108Y182.SR    net (fanout=2)        0.587   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o
    SLICE_X108Y182.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (1.786ns logic, 2.995ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_44 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_44 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.AQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_44
    SLICE_X108Y182.A3    net (fanout=2)        0.931   SREG_CONTROL_INST/SPI_DATA_BUFFER<44>
    SLICE_X108Y182.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o1
    SLICE_X108Y182.SR    net (fanout=2)        0.587   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o
    SLICE_X108Y182.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.402ns (0.884ns logic, 1.518ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X108Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.009ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.991ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y182.A2    net (fanout=136)      4.923   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y182.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o1
    SLICE_X108Y182.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      5.991ns (0.594ns logic, 5.397ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.605ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y182.A1    net (fanout=819)      2.408   RESET_IBUF
    SLICE_X108Y182.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o1
    SLICE_X108Y182.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.513ns logic, 2.882ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.984ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_44 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.016ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_44 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.AQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_44
    SLICE_X108Y182.A3    net (fanout=2)        0.931   SREG_CONTROL_INST/SPI_DATA_BUFFER<44>
    SLICE_X108Y182.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o1
    SLICE_X108Y182.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (0.611ns logic, 1.405ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X108Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_44 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.217ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_44 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.AQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_44
    SLICE_X108Y182.A3    net (fanout=2)        0.527   SREG_CONTROL_INST/SPI_DATA_BUFFER<44>
    SLICE_X108Y182.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o1
    SLICE_X108Y182.SR    net (fanout=2)        0.214   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o
    SLICE_X108Y182.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (0.476ns logic, 0.741ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.787ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Data Path Delay:      2.787ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y182.A1    net (fanout=819)      1.534   RESET_IBUF
    SLICE_X108Y182.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o1
    SLICE_X108Y182.SR    net (fanout=2)        0.214   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o
    SLICE_X108Y182.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.787ns (1.039ns logic, 1.748ns route)
                                                       (37.3% logic, 62.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y182.A2    net (fanout=136)      3.054   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y182.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o1
    SLICE_X108Y182.SR    net (fanout=2)        0.214   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o
    SLICE_X108Y182.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (0.474ns logic, 3.268ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X108Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.174ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_44 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Data Path Delay:      1.174ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_44 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.AQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_44
    SLICE_X108Y182.A3    net (fanout=2)        0.527   SREG_CONTROL_INST/SPI_DATA_BUFFER<44>
    SLICE_X108Y182.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o1
    SLICE_X108Y182.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (0.356ns logic, 0.818ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X108Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.744ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Data Path Delay:      2.744ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y182.A1    net (fanout=819)      1.534   RESET_IBUF
    SLICE_X108Y182.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o1
    SLICE_X108Y182.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (0.919ns logic, 1.825ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X108Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.699ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Data Path Delay:      3.699ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y182.A2    net (fanout=136)      3.054   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y182.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o1
    SLICE_X108Y182.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (0.354ns logic, 3.345ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.034ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X110Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.034ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y182.A2    net (fanout=136)      4.848   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y182.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o1
    SLICE_X110Y183.SR    net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o
    SLICE_X110Y183.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.034ns (0.872ns logic, 5.162ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.509ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.491ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y182.A4    net (fanout=819)      2.386   RESET_IBUF
    SLICE_X110Y182.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o1
    SLICE_X110Y183.SR    net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o
    SLICE_X110Y183.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.491ns (1.791ns logic, 2.700ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_43 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.226ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_43 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.DQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_43
    SLICE_X110Y182.A1    net (fanout=2)        1.040   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
    SLICE_X110Y182.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o1
    SLICE_X110Y183.SR    net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o
    SLICE_X110Y183.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.226ns (0.872ns logic, 1.354ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X110Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.088ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.912ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y182.A2    net (fanout=136)      4.848   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y182.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o1
    SLICE_X110Y183.CLK   net (fanout=2)        0.468   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      5.912ns (0.596ns logic, 5.316ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.631ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.369ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y182.A4    net (fanout=819)      2.386   RESET_IBUF
    SLICE_X110Y182.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o1
    SLICE_X110Y183.CLK   net (fanout=2)        0.468   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      4.369ns (1.515ns logic, 2.854ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.896ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_43 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_43 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.DQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_43
    SLICE_X110Y182.A1    net (fanout=2)        1.040   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
    SLICE_X110Y182.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o1
    SLICE_X110Y183.CLK   net (fanout=2)        0.468   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (0.596ns logic, 1.508ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X110Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_43 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.223ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_43 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.DQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_43
    SLICE_X110Y182.A1    net (fanout=2)        0.611   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
    SLICE_X110Y182.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o1
    SLICE_X110Y183.SR    net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o
    SLICE_X110Y183.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.488ns logic, 0.735ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.678ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Data Path Delay:      2.678ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y182.A4    net (fanout=819)      1.501   RESET_IBUF
    SLICE_X110Y182.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o1
    SLICE_X110Y183.SR    net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o
    SLICE_X110Y183.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (1.053ns logic, 1.625ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y182.A2    net (fanout=136)      3.018   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y182.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o1
    SLICE_X110Y183.SR    net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o
    SLICE_X110Y183.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (0.488ns logic, 3.142ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X110Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.210ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_43 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Data Path Delay:      1.210ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_43 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.DQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_43
    SLICE_X110Y182.A1    net (fanout=2)        0.611   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
    SLICE_X110Y182.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o1
    SLICE_X110Y183.CLK   net (fanout=2)        0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (0.340ns logic, 0.870ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X110Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.665ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Data Path Delay:      2.665ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y182.A4    net (fanout=819)      1.501   RESET_IBUF
    SLICE_X110Y182.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o1
    SLICE_X110Y183.CLK   net (fanout=2)        0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (0.905ns logic, 1.760ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X110Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.617ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Data Path Delay:      3.617ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y182.A2    net (fanout=136)      3.018   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y182.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o1
    SLICE_X110Y183.CLK   net (fanout=2)        0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (0.340ns logic, 3.277ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.929ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X110Y181.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.929ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y181.A5    net (fanout=136)      4.500   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y181.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o1
    SLICE_X110Y181.SR    net (fanout=2)        0.495   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o
    SLICE_X110Y181.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.929ns (0.934ns logic, 4.995ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.267ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y181.A3    net (fanout=819)      2.385   RESET_IBUF
    SLICE_X109Y181.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o1
    SLICE_X110Y181.SR    net (fanout=2)        0.495   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o
    SLICE_X110Y181.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (1.853ns logic, 2.880ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_42 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_42 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.CQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_42
    SLICE_X109Y181.A4    net (fanout=2)        0.700   SREG_CONTROL_INST/SPI_DATA_BUFFER<42>
    SLICE_X109Y181.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o1
    SLICE_X110Y181.SR    net (fanout=2)        0.495   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o
    SLICE_X110Y181.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (0.934ns logic, 1.195ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X110Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.540ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.460ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y181.A5    net (fanout=136)      4.500   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y181.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o1
    SLICE_X110Y181.CLK   net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (0.650ns logic, 4.810ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.736ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.264ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y181.A3    net (fanout=819)      2.385   RESET_IBUF
    SLICE_X109Y181.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o1
    SLICE_X110Y181.CLK   net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (1.569ns logic, 2.695ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.340ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_42 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.660ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_42 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.CQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_42
    SLICE_X109Y181.A4    net (fanout=2)        0.700   SREG_CONTROL_INST/SPI_DATA_BUFFER<42>
    SLICE_X109Y181.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o1
    SLICE_X110Y181.CLK   net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      1.660ns (0.650ns logic, 1.010ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X110Y181.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_42 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.161ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_42 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.CQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_42
    SLICE_X109Y181.A4    net (fanout=2)        0.380   SREG_CONTROL_INST/SPI_DATA_BUFFER<42>
    SLICE_X109Y181.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o1
    SLICE_X110Y181.SR    net (fanout=2)        0.273   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o
    SLICE_X110Y181.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (0.508ns logic, 0.653ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.866ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Data Path Delay:      2.866ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y181.A3    net (fanout=819)      1.520   RESET_IBUF
    SLICE_X109Y181.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o1
    SLICE_X110Y181.SR    net (fanout=2)        0.273   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o
    SLICE_X110Y181.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (1.073ns logic, 1.793ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y181.A5    net (fanout=136)      2.775   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y181.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o1
    SLICE_X110Y181.SR    net (fanout=2)        0.273   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o
    SLICE_X110Y181.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.556ns (0.508ns logic, 3.048ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X110Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.857ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_42 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Data Path Delay:      0.857ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_42 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.CQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_42
    SLICE_X109Y181.A4    net (fanout=2)        0.380   SREG_CONTROL_INST/SPI_DATA_BUFFER<42>
    SLICE_X109Y181.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o1
    SLICE_X110Y181.CLK   net (fanout=2)        0.123   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.354ns logic, 0.503ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X110Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.562ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Data Path Delay:      2.562ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y181.A3    net (fanout=819)      1.520   RESET_IBUF
    SLICE_X109Y181.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o1
    SLICE_X110Y181.CLK   net (fanout=2)        0.123   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.919ns logic, 1.643ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X110Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.252ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Data Path Delay:      3.252ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y181.A5    net (fanout=136)      2.775   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y181.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o1
    SLICE_X110Y181.CLK   net (fanout=2)        0.123   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (0.354ns logic, 2.898ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.745ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X110Y178.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.745ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y178.A1    net (fanout=136)      4.330   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y178.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o1
    SLICE_X110Y178.SR    net (fanout=2)        0.481   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o
    SLICE_X110Y178.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.745ns (0.934ns logic, 4.811ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.854ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.146ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X111Y178.A4    net (fanout=819)      2.812   RESET_IBUF
    SLICE_X111Y178.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o1
    SLICE_X110Y178.SR    net (fanout=2)        0.481   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o
    SLICE_X110Y178.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (1.853ns logic, 3.293ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_41 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_41 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.BQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_41
    SLICE_X111Y178.A5    net (fanout=2)        0.661   SREG_CONTROL_INST/SPI_DATA_BUFFER<41>
    SLICE_X111Y178.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o1
    SLICE_X110Y178.SR    net (fanout=2)        0.481   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o
    SLICE_X110Y178.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (0.934ns logic, 1.142ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X110Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.339ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.661ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y178.A1    net (fanout=136)      4.330   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y178.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o1
    SLICE_X110Y178.CLK   net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      5.661ns (0.650ns logic, 5.011ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.938ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X111Y178.A4    net (fanout=819)      2.812   RESET_IBUF
    SLICE_X111Y178.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o1
    SLICE_X110Y178.CLK   net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (1.569ns logic, 3.493ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.008ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_41 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.992ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_41 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.BQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_41
    SLICE_X111Y178.A5    net (fanout=2)        0.661   SREG_CONTROL_INST/SPI_DATA_BUFFER<41>
    SLICE_X111Y178.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o1
    SLICE_X110Y178.CLK   net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      1.992ns (0.650ns logic, 1.342ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X110Y178.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_41 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_41 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.BQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_41
    SLICE_X111Y178.A5    net (fanout=2)        0.358   SREG_CONTROL_INST/SPI_DATA_BUFFER<41>
    SLICE_X111Y178.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o1
    SLICE_X110Y178.SR    net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o
    SLICE_X110Y178.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.508ns logic, 0.658ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.137ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Data Path Delay:      3.137ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X111Y178.A4    net (fanout=819)      1.764   RESET_IBUF
    SLICE_X111Y178.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o1
    SLICE_X110Y178.SR    net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o
    SLICE_X110Y178.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.073ns logic, 2.064ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y178.A1    net (fanout=136)      2.712   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y178.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o1
    SLICE_X110Y178.SR    net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o
    SLICE_X110Y178.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (0.508ns logic, 3.012ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X110Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.066ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_41 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Data Path Delay:      1.066ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_41 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.BQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_41
    SLICE_X111Y178.A5    net (fanout=2)        0.358   SREG_CONTROL_INST/SPI_DATA_BUFFER<41>
    SLICE_X111Y178.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o1
    SLICE_X110Y178.CLK   net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      1.066ns (0.354ns logic, 0.712ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X110Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.037ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Data Path Delay:      3.037ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X111Y178.A4    net (fanout=819)      1.764   RESET_IBUF
    SLICE_X111Y178.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o1
    SLICE_X110Y178.CLK   net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.919ns logic, 2.118ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X110Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.420ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Data Path Delay:      3.420ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y178.A1    net (fanout=136)      2.712   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y178.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o1
    SLICE_X110Y178.CLK   net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (0.354ns logic, 3.066ns route)
                                                       (10.4% logic, 89.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.784ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X104Y173.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.216ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.784ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y173.A4    net (fanout=819)      3.410   RESET_IBUF
    SLICE_X104Y173.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o1
    SLICE_X104Y173.SR    net (fanout=2)        0.588   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o
    SLICE_X104Y173.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.784ns (1.786ns logic, 3.998ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y173.A2    net (fanout=136)      3.694   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y173.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o1
    SLICE_X104Y173.SR    net (fanout=2)        0.588   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o
    SLICE_X104Y173.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.149ns (0.867ns logic, 4.282ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_40 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_40 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.AQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_40
    SLICE_X104Y173.A1    net (fanout=2)        1.037   SREG_CONTROL_INST/SPI_DATA_BUFFER<40>
    SLICE_X104Y173.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o1
    SLICE_X104Y173.SR    net (fanout=2)        0.588   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o
    SLICE_X104Y173.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.492ns (0.867ns logic, 1.625ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X104Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.603ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.397ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y173.A4    net (fanout=819)      3.410   RESET_IBUF
    SLICE_X104Y173.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o1
    SLICE_X104Y173.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o
    -------------------------------------------------  ---------------------------
    Total                                      5.397ns (1.513ns logic, 3.884ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.238ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.762ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y173.A2    net (fanout=136)      3.694   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y173.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o1
    SLICE_X104Y173.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (0.594ns logic, 4.168ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.895ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_40 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.105ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_40 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.AQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_40
    SLICE_X104Y173.A1    net (fanout=2)        1.037   SREG_CONTROL_INST/SPI_DATA_BUFFER<40>
    SLICE_X104Y173.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o1
    SLICE_X104Y173.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (0.594ns logic, 1.511ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X104Y173.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_40 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.286ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_40 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.AQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_40
    SLICE_X104Y173.A1    net (fanout=2)        0.597   SREG_CONTROL_INST/SPI_DATA_BUFFER<40>
    SLICE_X104Y173.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o1
    SLICE_X104Y173.SR    net (fanout=2)        0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o
    SLICE_X104Y173.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.474ns logic, 0.812ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.984ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y173.A2    net (fanout=136)      2.295   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y173.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o1
    SLICE_X104Y173.SR    net (fanout=2)        0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o
    SLICE_X104Y173.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (0.474ns logic, 2.510ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.386ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Data Path Delay:      3.386ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y173.A4    net (fanout=819)      2.132   RESET_IBUF
    SLICE_X104Y173.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o1
    SLICE_X104Y173.SR    net (fanout=2)        0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o
    SLICE_X104Y173.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (1.039ns logic, 2.347ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X104Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.242ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_40 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Data Path Delay:      1.242ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_40 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.AQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_40
    SLICE_X104Y173.A1    net (fanout=2)        0.597   SREG_CONTROL_INST/SPI_DATA_BUFFER<40>
    SLICE_X104Y173.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o1
    SLICE_X104Y173.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.354ns logic, 0.888ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X104Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.940ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Data Path Delay:      2.940ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y173.A2    net (fanout=136)      2.295   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y173.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o1
    SLICE_X104Y173.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (0.354ns logic, 2.586ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X104Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.342ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Data Path Delay:      3.342ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y173.A4    net (fanout=819)      2.132   RESET_IBUF
    SLICE_X104Y173.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o1
    SLICE_X104Y173.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (0.919ns logic, 2.423ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.056ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X109Y170.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.944ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y170.B3    net (fanout=819)      3.838   RESET_IBUF
    SLICE_X109Y170.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o1
    SLICE_X109Y170.SR    net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o
    SLICE_X109Y170.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.903ns logic, 4.153ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y170.B5    net (fanout=136)      3.203   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y170.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o1
    SLICE_X109Y170.SR    net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o
    SLICE_X109Y170.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (0.984ns logic, 3.518ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_39 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_39 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.DMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_39
    SLICE_X109Y170.B4    net (fanout=2)        1.199   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
    SLICE_X109Y170.BMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o1
    SLICE_X109Y170.SR    net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o
    SLICE_X109Y170.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (1.048ns logic, 1.514ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X109Y170.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.283ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.717ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y170.B3    net (fanout=819)      3.838   RESET_IBUF
    SLICE_X109Y170.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o1
    SLICE_X109Y170.CLK   net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      5.717ns (1.569ns logic, 4.148ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.837ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y170.B5    net (fanout=136)      3.203   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y170.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o1
    SLICE_X109Y170.CLK   net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (0.650ns logic, 3.513ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.777ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_39 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_39 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.DMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_39
    SLICE_X109Y170.B4    net (fanout=2)        1.199   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
    SLICE_X109Y170.B     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o1
    SLICE_X109Y170.CLK   net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.714ns logic, 1.509ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X109Y170.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_39 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.389ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_39 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.DMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_39
    SLICE_X109Y170.B4    net (fanout=2)        0.621   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
    SLICE_X109Y170.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o1
    SLICE_X109Y170.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o
    SLICE_X109Y170.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.596ns logic, 0.793ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.710ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y170.B5    net (fanout=136)      1.982   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y170.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o1
    SLICE_X109Y170.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o
    SLICE_X109Y170.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.710ns (0.556ns logic, 2.154ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.738ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Data Path Delay:      3.738ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y170.B3    net (fanout=819)      2.445   RESET_IBUF
    SLICE_X109Y170.BMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o1
    SLICE_X109Y170.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o
    SLICE_X109Y170.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.121ns logic, 2.617ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X109Y170.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.180ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_39 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Data Path Delay:      1.180ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_39 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.DMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_39
    SLICE_X109Y170.B4    net (fanout=2)        0.621   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
    SLICE_X109Y170.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o1
    SLICE_X109Y170.CLK   net (fanout=2)        0.165   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.394ns logic, 0.786ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X109Y170.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.501ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Data Path Delay:      2.501ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y170.B5    net (fanout=136)      1.982   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y170.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o1
    SLICE_X109Y170.CLK   net (fanout=2)        0.165   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      2.501ns (0.354ns logic, 2.147ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X109Y170.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.529ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Data Path Delay:      3.529ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y170.B3    net (fanout=819)      2.445   RESET_IBUF
    SLICE_X109Y170.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o1
    SLICE_X109Y170.CLK   net (fanout=2)        0.165   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (0.919ns logic, 2.610ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.186ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X111Y168.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.814ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.186ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y168.D5    net (fanout=819)      4.010   RESET_IBUF
    SLICE_X110Y168.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o1
    SLICE_X111Y168.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o
    SLICE_X111Y168.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (1.841ns logic, 4.345ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y168.D3    net (fanout=136)      3.129   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y168.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o1
    SLICE_X111Y168.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o
    SLICE_X111Y168.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (0.922ns logic, 3.464ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_38 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_38 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.CMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_38
    SLICE_X110Y168.D4    net (fanout=2)        1.119   SREG_CONTROL_INST/SPI_DATA_BUFFER<38>
    SLICE_X110Y168.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o1
    SLICE_X111Y168.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o
    SLICE_X111Y168.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (0.986ns logic, 1.454ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X111Y168.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.998ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.002ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y168.D5    net (fanout=819)      4.010   RESET_IBUF
    SLICE_X110Y168.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o1
    SLICE_X111Y168.CLK   net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      6.002ns (1.515ns logic, 4.487ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.798ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.202ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y168.D3    net (fanout=136)      3.129   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y168.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o1
    SLICE_X111Y168.CLK   net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      4.202ns (0.596ns logic, 3.606ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.744ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_38 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.256ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_38 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.CMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_38
    SLICE_X110Y168.D4    net (fanout=2)        1.119   SREG_CONTROL_INST/SPI_DATA_BUFFER<38>
    SLICE_X110Y168.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o1
    SLICE_X111Y168.CLK   net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (0.660ns logic, 1.596ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X111Y168.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_38 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.372ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_38 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.CMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_38
    SLICE_X110Y168.D4    net (fanout=2)        0.624   SREG_CONTROL_INST/SPI_DATA_BUFFER<38>
    SLICE_X110Y168.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o1
    SLICE_X111Y168.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o
    SLICE_X111Y168.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.576ns logic, 0.796ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.650ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y168.D3    net (fanout=136)      1.942   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y168.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o1
    SLICE_X111Y168.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o
    SLICE_X111Y168.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (0.536ns logic, 2.114ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.778ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Data Path Delay:      3.778ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y168.D5    net (fanout=819)      2.505   RESET_IBUF
    SLICE_X110Y168.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o1
    SLICE_X111Y168.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o
    SLICE_X111Y168.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (1.101ns logic, 2.677ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X111Y168.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.298ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_38 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Data Path Delay:      1.298ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_38 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.CMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_38
    SLICE_X110Y168.D4    net (fanout=2)        0.624   SREG_CONTROL_INST/SPI_DATA_BUFFER<38>
    SLICE_X110Y168.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o1
    SLICE_X111Y168.CLK   net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      1.298ns (0.380ns logic, 0.918ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X111Y168.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.576ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Data Path Delay:      2.576ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y168.D3    net (fanout=136)      1.942   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y168.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o1
    SLICE_X111Y168.CLK   net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (0.340ns logic, 2.236ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X111Y168.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.704ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Data Path Delay:      3.704ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y168.D5    net (fanout=819)      2.505   RESET_IBUF
    SLICE_X110Y168.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o1
    SLICE_X111Y168.CLK   net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      3.704ns (0.905ns logic, 2.799ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.258ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X110Y167.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.742ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.258ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y167.C5    net (fanout=819)      3.943   RESET_IBUF
    SLICE_X106Y167.CMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o1
    SLICE_X110Y167.SR    net (fanout=2)        0.524   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o
    SLICE_X110Y167.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.258ns (1.791ns logic, 4.467ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.C4    net (fanout=136)      2.762   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.CMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o1
    SLICE_X110Y167.SR    net (fanout=2)        0.524   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o
    SLICE_X110Y167.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (0.872ns logic, 3.286ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_37 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.731ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_37 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.BMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_37
    SLICE_X106Y167.C2    net (fanout=2)        1.271   SREG_CONTROL_INST/SPI_DATA_BUFFER<37>
    SLICE_X106Y167.CMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o1
    SLICE_X110Y167.SR    net (fanout=2)        0.524   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o
    SLICE_X110Y167.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.936ns logic, 1.795ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X110Y167.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.005ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.995ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y167.C5    net (fanout=819)      3.943   RESET_IBUF
    SLICE_X106Y167.C     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o1
    SLICE_X110Y167.CLK   net (fanout=2)        0.537   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      5.995ns (1.515ns logic, 4.480ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.105ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.C4    net (fanout=136)      2.762   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.C     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o1
    SLICE_X110Y167.CLK   net (fanout=2)        0.537   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (0.596ns logic, 3.299ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.532ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_37 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.468ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_37 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.BMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_37
    SLICE_X106Y167.C2    net (fanout=2)        1.271   SREG_CONTROL_INST/SPI_DATA_BUFFER<37>
    SLICE_X106Y167.C     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o1
    SLICE_X110Y167.CLK   net (fanout=2)        0.537   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      2.468ns (0.660ns logic, 1.808ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X110Y167.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_37 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.505ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_37 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.BMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_37
    SLICE_X106Y167.C2    net (fanout=2)        0.737   SREG_CONTROL_INST/SPI_DATA_BUFFER<37>
    SLICE_X106Y167.CMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o1
    SLICE_X110Y167.SR    net (fanout=2)        0.240   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o
    SLICE_X110Y167.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.505ns (0.528ns logic, 0.977ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.363ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.C4    net (fanout=136)      1.635   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.CMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o1
    SLICE_X110Y167.SR    net (fanout=2)        0.240   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o
    SLICE_X110Y167.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (0.488ns logic, 1.875ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.783ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Data Path Delay:      3.783ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y167.C5    net (fanout=819)      2.490   RESET_IBUF
    SLICE_X106Y167.CMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o1
    SLICE_X110Y167.SR    net (fanout=2)        0.240   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o
    SLICE_X110Y167.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.783ns (1.053ns logic, 2.730ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X110Y167.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.424ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_37 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Data Path Delay:      1.424ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_37 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.BMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_37
    SLICE_X106Y167.C2    net (fanout=2)        0.737   SREG_CONTROL_INST/SPI_DATA_BUFFER<37>
    SLICE_X106Y167.C     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o1
    SLICE_X110Y167.CLK   net (fanout=2)        0.307   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.380ns logic, 1.044ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X110Y167.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.282ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Data Path Delay:      2.282ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.C4    net (fanout=136)      1.635   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y167.C     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o1
    SLICE_X110Y167.CLK   net (fanout=2)        0.307   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      2.282ns (0.340ns logic, 1.942ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X110Y167.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.702ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Data Path Delay:      3.702ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y167.C5    net (fanout=819)      2.490   RESET_IBUF
    SLICE_X106Y167.C     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o1
    SLICE_X110Y167.CLK   net (fanout=2)        0.307   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (0.905ns logic, 2.797ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.509ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X107Y164.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.491ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.509ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y164.D5    net (fanout=819)      4.333   RESET_IBUF
    SLICE_X106Y164.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o1
    SLICE_X107Y164.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o
    SLICE_X107Y164.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.509ns (1.841ns logic, 4.668ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.823ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y164.D4    net (fanout=136)      2.566   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y164.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o1
    SLICE_X107Y164.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o
    SLICE_X107Y164.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.823ns (0.922ns logic, 2.901ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_36 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_36 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.AMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_36
    SLICE_X106Y164.D2    net (fanout=2)        1.329   SREG_CONTROL_INST/SPI_DATA_BUFFER<36>
    SLICE_X106Y164.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o1
    SLICE_X107Y164.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o
    SLICE_X107Y164.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (0.986ns logic, 1.664ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X107Y164.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.683ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.317ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y164.D5    net (fanout=819)      4.333   RESET_IBUF
    SLICE_X106Y164.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o1
    SLICE_X107Y164.CLK   net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (1.515ns logic, 4.802ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.369ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y164.D4    net (fanout=136)      2.566   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y164.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o1
    SLICE_X107Y164.CLK   net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (0.596ns logic, 3.035ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.542ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_36 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.458ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_36 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.AMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_36
    SLICE_X106Y164.D2    net (fanout=2)        1.329   SREG_CONTROL_INST/SPI_DATA_BUFFER<36>
    SLICE_X106Y164.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o1
    SLICE_X107Y164.CLK   net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o
    -------------------------------------------------  ---------------------------
    Total                                      2.458ns (0.660ns logic, 1.798ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X107Y164.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_36 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.509ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_36 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.AMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_36
    SLICE_X106Y164.D2    net (fanout=2)        0.761   SREG_CONTROL_INST/SPI_DATA_BUFFER<36>
    SLICE_X106Y164.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o1
    SLICE_X107Y164.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o
    SLICE_X107Y164.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (0.576ns logic, 0.933ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y164.D4    net (fanout=136)      1.579   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y164.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o1
    SLICE_X107Y164.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o
    SLICE_X107Y164.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (0.536ns logic, 1.751ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.999ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Data Path Delay:      3.999ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y164.D5    net (fanout=819)      2.726   RESET_IBUF
    SLICE_X106Y164.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o1
    SLICE_X107Y164.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o
    SLICE_X107Y164.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (1.101ns logic, 2.898ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X107Y164.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.427ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_36 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Data Path Delay:      1.427ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_36 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.AMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_36
    SLICE_X106Y164.D2    net (fanout=2)        0.761   SREG_CONTROL_INST/SPI_DATA_BUFFER<36>
    SLICE_X106Y164.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o1
    SLICE_X107Y164.CLK   net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.380ns logic, 1.047ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X107Y164.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.205ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Data Path Delay:      2.205ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y164.D4    net (fanout=136)      1.579   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y164.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o1
    SLICE_X107Y164.CLK   net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (0.340ns logic, 1.865ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X107Y164.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.917ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Data Path Delay:      3.917ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y164.D5    net (fanout=819)      2.726   RESET_IBUF
    SLICE_X106Y164.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o1
    SLICE_X107Y164.CLK   net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o
    -------------------------------------------------  ---------------------------
    Total                                      3.917ns (0.905ns logic, 3.012ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.284ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X104Y166.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.716ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.284ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X105Y168.A5    net (fanout=819)      3.928   RESET_IBUF
    SLICE_X105Y168.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o1
    SLICE_X104Y166.SR    net (fanout=2)        0.518   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o
    SLICE_X104Y166.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (1.838ns logic, 4.446ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y168.A4    net (fanout=136)      3.077   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y168.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o1
    SLICE_X104Y166.SR    net (fanout=2)        0.518   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o
    SLICE_X104Y166.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (0.919ns logic, 3.595ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_35 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_35 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.DMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_35
    SLICE_X105Y168.A3    net (fanout=2)        1.090   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
    SLICE_X105Y168.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o1
    SLICE_X104Y166.SR    net (fanout=2)        0.518   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o
    SLICE_X104Y166.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.989ns logic, 1.608ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X104Y166.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.030ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.970ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X105Y168.A5    net (fanout=819)      3.928   RESET_IBUF
    SLICE_X105Y168.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o1
    SLICE_X104Y166.CLK   net (fanout=2)        0.473   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (1.569ns logic, 4.401ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.800ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.200ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y168.A4    net (fanout=136)      3.077   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y168.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o1
    SLICE_X104Y166.CLK   net (fanout=2)        0.473   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (0.650ns logic, 3.550ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.717ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_35 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_35 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.DMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_35
    SLICE_X105Y168.A3    net (fanout=2)        1.090   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
    SLICE_X105Y168.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o1
    SLICE_X104Y166.CLK   net (fanout=2)        0.473   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (0.720ns logic, 1.563ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X104Y166.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_35 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.456ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_35 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.DMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_35
    SLICE_X105Y168.A3    net (fanout=2)        0.625   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
    SLICE_X105Y168.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o1
    SLICE_X104Y166.SR    net (fanout=2)        0.299   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o
    SLICE_X104Y166.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.532ns logic, 0.924ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.659ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y168.A4    net (fanout=136)      1.874   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y168.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o1
    SLICE_X104Y166.SR    net (fanout=2)        0.299   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o
    SLICE_X104Y166.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.486ns logic, 2.173ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.823ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Data Path Delay:      3.823ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X105Y168.A5    net (fanout=819)      2.473   RESET_IBUF
    SLICE_X105Y168.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o1
    SLICE_X104Y166.SR    net (fanout=2)        0.299   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o
    SLICE_X104Y166.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.823ns (1.051ns logic, 2.772ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X104Y166.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.262ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_35 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_35 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.DMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_35
    SLICE_X105Y168.A3    net (fanout=2)        0.625   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
    SLICE_X105Y168.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o1
    SLICE_X104Y166.CLK   net (fanout=2)        0.237   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.400ns logic, 0.862ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X104Y166.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.465ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Data Path Delay:      2.465ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y168.A4    net (fanout=136)      1.874   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X105Y168.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o1
    SLICE_X104Y166.CLK   net (fanout=2)        0.237   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (0.354ns logic, 2.111ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X104Y166.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.629ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Data Path Delay:      3.629ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X105Y168.A5    net (fanout=819)      2.473   RESET_IBUF
    SLICE_X105Y168.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o1
    SLICE_X104Y166.CLK   net (fanout=2)        0.237   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (0.919ns logic, 2.710ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.452ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X104Y165.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.548ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.452ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y165.B5    net (fanout=819)      4.331   RESET_IBUF
    SLICE_X104Y165.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o1
    SLICE_X104Y165.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o
    SLICE_X104Y165.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.452ns (1.786ns logic, 4.666ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y165.B4    net (fanout=136)      2.661   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y165.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o1
    SLICE_X104Y165.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o
    SLICE_X104Y165.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (0.867ns logic, 2.996ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_34 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_34 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.CMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_34
    SLICE_X104Y165.B2    net (fanout=2)        1.543   SREG_CONTROL_INST/SPI_DATA_BUFFER<34>
    SLICE_X104Y165.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o1
    SLICE_X104Y165.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o
    SLICE_X104Y165.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (0.937ns logic, 1.878ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X104Y165.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.682ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.318ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y165.B5    net (fanout=819)      4.331   RESET_IBUF
    SLICE_X104Y165.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o1
    SLICE_X104Y165.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o
    -------------------------------------------------  ---------------------------
    Total                                      6.318ns (1.513ns logic, 4.805ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.271ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.729ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y165.B4    net (fanout=136)      2.661   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y165.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o1
    SLICE_X104Y165.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (0.594ns logic, 3.135ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.319ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_34 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_34 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.CMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_34
    SLICE_X104Y165.B2    net (fanout=2)        1.543   SREG_CONTROL_INST/SPI_DATA_BUFFER<34>
    SLICE_X104Y165.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o1
    SLICE_X104Y165.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (0.664ns logic, 2.017ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X104Y165.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_34 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.578ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_34 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.CMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_34
    SLICE_X104Y165.B2    net (fanout=2)        0.886   SREG_CONTROL_INST/SPI_DATA_BUFFER<34>
    SLICE_X104Y165.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o1
    SLICE_X104Y165.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o
    SLICE_X104Y165.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.578ns (0.520ns logic, 1.058ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.265ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y165.B4    net (fanout=136)      1.619   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y165.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o1
    SLICE_X104Y165.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o
    SLICE_X104Y165.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (0.474ns logic, 1.791ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.934ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Data Path Delay:      3.934ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y165.B5    net (fanout=819)      2.723   RESET_IBUF
    SLICE_X104Y165.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o1
    SLICE_X104Y165.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o
    SLICE_X104Y165.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.039ns logic, 2.895ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X104Y165.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.577ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_34 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_34 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.CMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_34
    SLICE_X104Y165.B2    net (fanout=2)        0.886   SREG_CONTROL_INST/SPI_DATA_BUFFER<34>
    SLICE_X104Y165.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o1
    SLICE_X104Y165.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.400ns logic, 1.177ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X104Y165.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.264ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Data Path Delay:      2.264ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y165.B4    net (fanout=136)      1.619   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y165.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o1
    SLICE_X104Y165.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (0.354ns logic, 1.910ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X104Y165.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.933ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Data Path Delay:      3.933ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y165.B5    net (fanout=819)      2.723   RESET_IBUF
    SLICE_X104Y165.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o1
    SLICE_X104Y165.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (0.919ns logic, 3.014ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.864ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y163.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.136ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.864ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y163.C5    net (fanout=819)      4.462   RESET_IBUF
    SLICE_X107Y163.CMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o1
    SLICE_X111Y163.SR    net (fanout=2)        0.499   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o
    SLICE_X111Y163.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.864ns (1.903ns logic, 4.961ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y163.C4    net (fanout=136)      2.463   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y163.CMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o1
    SLICE_X111Y163.SR    net (fanout=2)        0.499   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o
    SLICE_X111Y163.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.946ns (0.984ns logic, 2.962ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_33 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_33 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.BMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_33
    SLICE_X107Y163.C3    net (fanout=2)        1.594   SREG_CONTROL_INST/SPI_DATA_BUFFER<33>
    SLICE_X107Y163.CMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o1
    SLICE_X111Y163.SR    net (fanout=2)        0.499   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o
    SLICE_X111Y163.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.147ns (1.054ns logic, 2.093ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y163.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.433ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.567ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y163.C5    net (fanout=819)      4.462   RESET_IBUF
    SLICE_X107Y163.C     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o1
    SLICE_X111Y163.CLK   net (fanout=2)        0.536   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o
    -------------------------------------------------  ---------------------------
    Total                                      6.567ns (1.569ns logic, 4.998ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.351ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.649ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y163.C4    net (fanout=136)      2.463   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y163.C     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o1
    SLICE_X111Y163.CLK   net (fanout=2)        0.536   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (0.650ns logic, 2.999ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.150ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_33 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.850ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_33 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.BMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_33
    SLICE_X107Y163.C3    net (fanout=2)        1.594   SREG_CONTROL_INST/SPI_DATA_BUFFER<33>
    SLICE_X107Y163.C     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o1
    SLICE_X111Y163.CLK   net (fanout=2)        0.536   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (0.720ns logic, 2.130ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y163.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_33 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.760ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_33 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.BMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_33
    SLICE_X107Y163.C3    net (fanout=2)        0.923   SREG_CONTROL_INST/SPI_DATA_BUFFER<33>
    SLICE_X107Y163.CMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o1
    SLICE_X111Y163.SR    net (fanout=2)        0.235   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o
    SLICE_X111Y163.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.602ns logic, 1.158ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.252ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y163.C4    net (fanout=136)      1.461   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y163.CMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o1
    SLICE_X111Y163.SR    net (fanout=2)        0.235   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o
    SLICE_X111Y163.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.252ns (0.556ns logic, 1.696ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.176ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Data Path Delay:      4.176ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y163.C5    net (fanout=819)      2.820   RESET_IBUF
    SLICE_X107Y163.CMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o1
    SLICE_X111Y163.SR    net (fanout=2)        0.235   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o
    SLICE_X111Y163.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (1.121ns logic, 3.055ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y163.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.629ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_33 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Data Path Delay:      1.629ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_33 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.BMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_33
    SLICE_X107Y163.C3    net (fanout=2)        0.923   SREG_CONTROL_INST/SPI_DATA_BUFFER<33>
    SLICE_X107Y163.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o1
    SLICE_X111Y163.CLK   net (fanout=2)        0.306   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (0.400ns logic, 1.229ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y163.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.121ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Data Path Delay:      2.121ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y163.C4    net (fanout=136)      1.461   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y163.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o1
    SLICE_X111Y163.CLK   net (fanout=2)        0.306   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.354ns logic, 1.767ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y163.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.045ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Data Path Delay:      4.045ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y163.C5    net (fanout=819)      2.820   RESET_IBUF
    SLICE_X107Y163.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o1
    SLICE_X111Y163.CLK   net (fanout=2)        0.306   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o
    -------------------------------------------------  ---------------------------
    Total                                      4.045ns (0.919ns logic, 3.126ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.718ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X108Y161.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.282ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.718ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y171.A3    net (fanout=819)      3.624   RESET_IBUF
    SLICE_X106Y171.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o1
    SLICE_X108Y161.SR    net (fanout=2)        1.318   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o
    SLICE_X108Y161.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (1.776ns logic, 4.942ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y171.A2    net (fanout=136)      3.505   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y171.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o1
    SLICE_X108Y161.SR    net (fanout=2)        1.318   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o
    SLICE_X108Y161.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (0.857ns logic, 4.823ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_32 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_32 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.AMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_32
    SLICE_X106Y171.A1    net (fanout=2)        1.288   SREG_CONTROL_INST/SPI_DATA_BUFFER<32>
    SLICE_X106Y171.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o1
    SLICE_X108Y161.SR    net (fanout=2)        1.318   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o
    SLICE_X108Y161.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.533ns (0.927ns logic, 2.606ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X108Y161.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.920ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.080ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y171.A3    net (fanout=819)      3.624   RESET_IBUF
    SLICE_X106Y171.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o1
    SLICE_X108Y161.CLK   net (fanout=2)        0.941   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
    -------------------------------------------------  ---------------------------
    Total                                      6.080ns (1.515ns logic, 4.565ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.958ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.042ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y171.A2    net (fanout=136)      3.505   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y171.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o1
    SLICE_X108Y161.CLK   net (fanout=2)        0.941   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
    -------------------------------------------------  ---------------------------
    Total                                      5.042ns (0.596ns logic, 4.446ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.105ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_32 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.895ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_32 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.AMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_32
    SLICE_X106Y171.A1    net (fanout=2)        1.288   SREG_CONTROL_INST/SPI_DATA_BUFFER<32>
    SLICE_X106Y171.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o1
    SLICE_X108Y161.CLK   net (fanout=2)        0.941   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
    -------------------------------------------------  ---------------------------
    Total                                      2.895ns (0.666ns logic, 2.229ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X108Y161.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_32 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.016ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_32 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.AMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_32
    SLICE_X106Y171.A1    net (fanout=2)        0.743   SREG_CONTROL_INST/SPI_DATA_BUFFER<32>
    SLICE_X106Y171.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o1
    SLICE_X108Y161.SR    net (fanout=2)        0.761   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o
    SLICE_X108Y161.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (0.512ns logic, 1.504ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y171.A2    net (fanout=136)      2.197   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y171.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o1
    SLICE_X108Y161.SR    net (fanout=2)        0.761   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o
    SLICE_X108Y161.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (0.466ns logic, 2.958ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.091ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Data Path Delay:      4.091ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y171.A3    net (fanout=819)      2.299   RESET_IBUF
    SLICE_X106Y171.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o1
    SLICE_X108Y161.SR    net (fanout=2)        0.761   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o
    SLICE_X108Y161.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (1.031ns logic, 3.060ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X108Y161.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.623ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_32 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Data Path Delay:      1.623ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_32 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.AMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_32
    SLICE_X106Y171.A1    net (fanout=2)        0.743   SREG_CONTROL_INST/SPI_DATA_BUFFER<32>
    SLICE_X106Y171.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o1
    SLICE_X108Y161.CLK   net (fanout=2)        0.494   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
    -------------------------------------------------  ---------------------------
    Total                                      1.623ns (0.386ns logic, 1.237ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X108Y161.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.031ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Data Path Delay:      3.031ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y171.A2    net (fanout=136)      2.197   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y171.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o1
    SLICE_X108Y161.CLK   net (fanout=2)        0.494   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.340ns logic, 2.691ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X108Y161.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.698ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Data Path Delay:      3.698ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y171.A3    net (fanout=819)      2.299   RESET_IBUF
    SLICE_X106Y171.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o1
    SLICE_X108Y161.CLK   net (fanout=2)        0.494   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (0.905ns logic, 2.793ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.174ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X107Y166.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.826ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.174ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y168.A4    net (fanout=819)      3.788   RESET_IBUF
    SLICE_X106Y168.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o1
    SLICE_X107Y166.SR    net (fanout=2)        0.545   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o
    SLICE_X107Y166.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (1.841ns logic, 4.333ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y168.A5    net (fanout=136)      2.787   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y168.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o1
    SLICE_X107Y166.SR    net (fanout=2)        0.545   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o
    SLICE_X107Y166.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (0.922ns logic, 3.332ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_31 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_31 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.DQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_31
    SLICE_X106Y168.A2    net (fanout=2)        1.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
    SLICE_X106Y168.AMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o1
    SLICE_X107Y166.SR    net (fanout=2)        0.545   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o
    SLICE_X107Y166.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.667ns (0.922ns logic, 1.745ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X107Y166.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.013ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.987ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y168.A4    net (fanout=819)      3.788   RESET_IBUF
    SLICE_X106Y168.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o1
    SLICE_X107Y166.CLK   net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.515ns logic, 4.472ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.933ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.067ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y168.A5    net (fanout=136)      2.787   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y168.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o1
    SLICE_X107Y166.CLK   net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
    -------------------------------------------------  ---------------------------
    Total                                      4.067ns (0.596ns logic, 3.471ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.520ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_31 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.480ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_31 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.DQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_31
    SLICE_X106Y168.A2    net (fanout=2)        1.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
    SLICE_X106Y168.A     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o1
    SLICE_X107Y166.CLK   net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
    -------------------------------------------------  ---------------------------
    Total                                      2.480ns (0.596ns logic, 1.884ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X107Y166.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_31 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_31 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.DQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_31
    SLICE_X106Y168.A2    net (fanout=2)        0.714   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
    SLICE_X106Y168.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o1
    SLICE_X107Y166.SR    net (fanout=2)        0.306   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o
    SLICE_X107Y166.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.536ns logic, 1.020ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y168.A5    net (fanout=136)      1.708   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y168.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o1
    SLICE_X107Y166.SR    net (fanout=2)        0.306   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o
    SLICE_X107Y166.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (0.536ns logic, 2.014ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.793ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Data Path Delay:      3.793ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y168.A4    net (fanout=819)      2.386   RESET_IBUF
    SLICE_X106Y168.AMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o1
    SLICE_X107Y166.SR    net (fanout=2)        0.306   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o
    SLICE_X107Y166.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (1.101ns logic, 2.692ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X107Y166.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.479ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_31 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Data Path Delay:      1.479ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_31 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.DQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_31
    SLICE_X106Y168.A2    net (fanout=2)        0.714   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
    SLICE_X106Y168.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o1
    SLICE_X107Y166.CLK   net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.340ns logic, 1.139ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X107Y166.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.473ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Data Path Delay:      2.473ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y168.A5    net (fanout=136)      1.708   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y168.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o1
    SLICE_X107Y166.CLK   net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (0.340ns logic, 2.133ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X107Y166.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.716ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Data Path Delay:      3.716ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y168.A4    net (fanout=819)      2.386   RESET_IBUF
    SLICE_X106Y168.A     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o1
    SLICE_X107Y166.CLK   net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (0.905ns logic, 2.811ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.616ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X105Y167.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.384ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.616ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y168.A1    net (fanout=819)      4.215   RESET_IBUF
    SLICE_X104Y168.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o1
    SLICE_X105Y167.SR    net (fanout=2)        0.550   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o
    SLICE_X105Y167.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.616ns (1.851ns logic, 4.765ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y168.A2    net (fanout=136)      3.081   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y168.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o1
    SLICE_X105Y167.SR    net (fanout=2)        0.550   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o
    SLICE_X105Y167.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (0.932ns logic, 3.631ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_30 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_30 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.CQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_30
    SLICE_X104Y168.A4    net (fanout=2)        1.122   SREG_CONTROL_INST/SPI_DATA_BUFFER<30>
    SLICE_X104Y168.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o1
    SLICE_X105Y167.SR    net (fanout=2)        0.550   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o
    SLICE_X105Y167.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.604ns (0.932ns logic, 1.672ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X105Y167.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.959ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.041ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y168.A1    net (fanout=819)      4.215   RESET_IBUF
    SLICE_X104Y168.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o1
    SLICE_X105Y167.CLK   net (fanout=2)        0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o
    -------------------------------------------------  ---------------------------
    Total                                      6.041ns (1.513ns logic, 4.528ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.012ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.988ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y168.A2    net (fanout=136)      3.081   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y168.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o1
    SLICE_X105Y167.CLK   net (fanout=2)        0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o
    -------------------------------------------------  ---------------------------
    Total                                      3.988ns (0.594ns logic, 3.394ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.971ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_30 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.029ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_30 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.CQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_30
    SLICE_X104Y168.A4    net (fanout=2)        1.122   SREG_CONTROL_INST/SPI_DATA_BUFFER<30>
    SLICE_X104Y168.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o1
    SLICE_X105Y167.CLK   net (fanout=2)        0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o
    -------------------------------------------------  ---------------------------
    Total                                      2.029ns (0.594ns logic, 1.435ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X105Y167.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_30 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.483ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_30 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.CQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_30
    SLICE_X104Y168.A4    net (fanout=2)        0.616   SREG_CONTROL_INST/SPI_DATA_BUFFER<30>
    SLICE_X104Y168.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o1
    SLICE_X105Y167.SR    net (fanout=2)        0.323   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o
    SLICE_X105Y167.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.544ns logic, 0.939ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.791ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y168.A2    net (fanout=136)      1.924   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y168.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o1
    SLICE_X105Y167.SR    net (fanout=2)        0.323   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o
    SLICE_X105Y167.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.791ns (0.544ns logic, 2.247ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.098ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      4.098ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y168.A1    net (fanout=819)      2.666   RESET_IBUF
    SLICE_X104Y168.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o1
    SLICE_X105Y167.SR    net (fanout=2)        0.323   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o
    SLICE_X105Y167.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (1.109ns logic, 2.989ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X105Y167.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.111ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_30 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      1.111ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_30 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.CQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_30
    SLICE_X104Y168.A4    net (fanout=2)        0.616   SREG_CONTROL_INST/SPI_DATA_BUFFER<30>
    SLICE_X104Y168.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o1
    SLICE_X105Y167.CLK   net (fanout=2)        0.141   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.354ns logic, 0.757ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X105Y167.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.419ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      2.419ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y168.A2    net (fanout=136)      1.924   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X104Y168.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o1
    SLICE_X105Y167.CLK   net (fanout=2)        0.141   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o
    -------------------------------------------------  ---------------------------
    Total                                      2.419ns (0.354ns logic, 2.065ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X105Y167.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.726ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      3.726ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X104Y168.A1    net (fanout=819)      2.666   RESET_IBUF
    SLICE_X104Y168.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o1
    SLICE_X105Y167.CLK   net (fanout=2)        0.141   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (0.919ns logic, 2.807ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.765ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X107Y171.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.235ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y172.B4    net (fanout=819)      3.426   RESET_IBUF
    SLICE_X106Y172.BMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o1
    SLICE_X107Y171.SR    net (fanout=2)        0.498   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o
    SLICE_X107Y171.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (1.841ns logic, 3.924ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.891ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.B5    net (fanout=136)      3.471   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.BMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o1
    SLICE_X107Y171.SR    net (fanout=2)        0.498   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o
    SLICE_X107Y171.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.891ns (0.922ns logic, 3.969ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_29 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_29 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.BQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_29
    SLICE_X106Y172.B3    net (fanout=2)        0.902   SREG_CONTROL_INST/SPI_DATA_BUFFER<29>
    SLICE_X106Y172.BMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o1
    SLICE_X107Y171.SR    net (fanout=2)        0.498   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o
    SLICE_X107Y171.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (0.922ns logic, 1.400ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X107Y171.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.589ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.411ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y172.B4    net (fanout=819)      3.426   RESET_IBUF
    SLICE_X106Y172.B     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o1
    SLICE_X107Y171.CLK   net (fanout=2)        0.470   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
    -------------------------------------------------  ---------------------------
    Total                                      5.411ns (1.515ns logic, 3.896ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.463ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.537ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.B5    net (fanout=136)      3.471   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.B     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o1
    SLICE_X107Y171.CLK   net (fanout=2)        0.470   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
    -------------------------------------------------  ---------------------------
    Total                                      4.537ns (0.596ns logic, 3.941ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.032ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_29 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.968ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_29 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.BQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_29
    SLICE_X106Y172.B3    net (fanout=2)        0.902   SREG_CONTROL_INST/SPI_DATA_BUFFER<29>
    SLICE_X106Y172.B     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o1
    SLICE_X107Y171.CLK   net (fanout=2)        0.470   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
    -------------------------------------------------  ---------------------------
    Total                                      1.968ns (0.596ns logic, 1.372ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X107Y171.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_29 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.308ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_29 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.BQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_29
    SLICE_X106Y172.B3    net (fanout=2)        0.501   SREG_CONTROL_INST/SPI_DATA_BUFFER<29>
    SLICE_X106Y172.BMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o1
    SLICE_X107Y171.SR    net (fanout=2)        0.271   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o
    SLICE_X107Y171.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.308ns (0.536ns logic, 0.772ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.946ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.B5    net (fanout=136)      2.139   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.BMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o1
    SLICE_X107Y171.SR    net (fanout=2)        0.271   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o
    SLICE_X107Y171.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.536ns logic, 2.410ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.531ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      3.531ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y172.B4    net (fanout=819)      2.159   RESET_IBUF
    SLICE_X106Y172.BMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o1
    SLICE_X107Y171.SR    net (fanout=2)        0.271   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o
    SLICE_X107Y171.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (1.101ns logic, 2.430ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X107Y171.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.102ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_29 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      1.102ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_29 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.BQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_29
    SLICE_X106Y172.B3    net (fanout=2)        0.501   SREG_CONTROL_INST/SPI_DATA_BUFFER<29>
    SLICE_X106Y172.B     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o1
    SLICE_X107Y171.CLK   net (fanout=2)        0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.340ns logic, 0.762ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X107Y171.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.740ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      2.740ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.B5    net (fanout=136)      2.139   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y172.B     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o1
    SLICE_X107Y171.CLK   net (fanout=2)        0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.340ns logic, 2.400ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X107Y171.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.325ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      3.325ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y172.B4    net (fanout=819)      2.159   RESET_IBUF
    SLICE_X106Y172.B     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o1
    SLICE_X107Y171.CLK   net (fanout=2)        0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (0.905ns logic, 2.420ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.989ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X113Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.989ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.A1    net (fanout=136)      4.528   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o1
    SLICE_X113Y179.SR    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o
    SLICE_X113Y179.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (0.984ns logic, 5.005ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.552ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.448ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y179.A4    net (fanout=819)      3.068   RESET_IBUF
    SLICE_X113Y179.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o1
    SLICE_X113Y179.SR    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o
    SLICE_X113Y179.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.448ns (1.903ns logic, 3.545ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_28 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_28 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.AQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_28
    SLICE_X113Y179.A5    net (fanout=2)        0.641   SREG_CONTROL_INST/SPI_DATA_BUFFER<28>
    SLICE_X113Y179.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o1
    SLICE_X113Y179.SR    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o
    SLICE_X113Y179.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.102ns (0.984ns logic, 1.118ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X113Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.142ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.858ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.A1    net (fanout=136)      4.528   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o1
    SLICE_X113Y179.CLK   net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o
    -------------------------------------------------  ---------------------------
    Total                                      5.858ns (0.650ns logic, 5.208ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.683ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.317ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y179.A4    net (fanout=819)      3.068   RESET_IBUF
    SLICE_X113Y179.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o1
    SLICE_X113Y179.CLK   net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (1.569ns logic, 3.748ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.029ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_28 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.971ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_28 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.AQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_28
    SLICE_X113Y179.A5    net (fanout=2)        0.641   SREG_CONTROL_INST/SPI_DATA_BUFFER<28>
    SLICE_X113Y179.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o1
    SLICE_X113Y179.CLK   net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.650ns logic, 1.321ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X113Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_28 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.198ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_28 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.AQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_28
    SLICE_X113Y179.A5    net (fanout=2)        0.346   SREG_CONTROL_INST/SPI_DATA_BUFFER<28>
    SLICE_X113Y179.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o1
    SLICE_X113Y179.SR    net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o
    SLICE_X113Y179.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.556ns logic, 0.642ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.335ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      3.335ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y179.A4    net (fanout=819)      1.918   RESET_IBUF
    SLICE_X113Y179.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o1
    SLICE_X113Y179.SR    net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o
    SLICE_X113Y179.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.335ns (1.121ns logic, 2.214ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.712ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.A1    net (fanout=136)      2.860   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o1
    SLICE_X113Y179.SR    net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o
    SLICE_X113Y179.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.712ns (0.556ns logic, 3.156ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X113Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.053ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_28 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      1.053ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_28 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.AQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_28
    SLICE_X113Y179.A5    net (fanout=2)        0.346   SREG_CONTROL_INST/SPI_DATA_BUFFER<28>
    SLICE_X113Y179.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o1
    SLICE_X113Y179.CLK   net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o
    -------------------------------------------------  ---------------------------
    Total                                      1.053ns (0.354ns logic, 0.699ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X113Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.190ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      3.190ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y179.A4    net (fanout=819)      1.918   RESET_IBUF
    SLICE_X113Y179.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o1
    SLICE_X113Y179.CLK   net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (0.919ns logic, 2.271ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X113Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.567ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      3.567ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.A1    net (fanout=136)      2.860   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y179.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o1
    SLICE_X113Y179.CLK   net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o
    -------------------------------------------------  ---------------------------
    Total                                      3.567ns (0.354ns logic, 3.213ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.131ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X114Y181.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.A2    net (fanout=136)      4.730   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o1
    SLICE_X114Y181.SR    net (fanout=2)        0.519   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o
    SLICE_X114Y181.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (0.882ns logic, 5.249ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.834ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.166ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y181.A1    net (fanout=819)      2.846   RESET_IBUF
    SLICE_X112Y181.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o1
    SLICE_X114Y181.SR    net (fanout=2)        0.519   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o
    SLICE_X114Y181.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.166ns (1.801ns logic, 3.365ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_27 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_27 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.DQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_27
    SLICE_X112Y181.A4    net (fanout=2)        0.749   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
    SLICE_X112Y181.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o1
    SLICE_X114Y181.SR    net (fanout=2)        0.519   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o
    SLICE_X114Y181.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.167ns (0.899ns logic, 1.268ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X114Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.362ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.A2    net (fanout=136)      4.730   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o1
    SLICE_X114Y181.CLK   net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o
    -------------------------------------------------  ---------------------------
    Total                                      5.638ns (0.594ns logic, 5.044ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.327ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y181.A1    net (fanout=819)      2.846   RESET_IBUF
    SLICE_X112Y181.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o1
    SLICE_X114Y181.CLK   net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (1.513ns logic, 3.160ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.326ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_27 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.674ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_27 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.DQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_27
    SLICE_X112Y181.A4    net (fanout=2)        0.749   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
    SLICE_X112Y181.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o1
    SLICE_X114Y181.CLK   net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o
    -------------------------------------------------  ---------------------------
    Total                                      1.674ns (0.611ns logic, 1.063ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X114Y181.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_27 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.167ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_27 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.DQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_27
    SLICE_X112Y181.A4    net (fanout=2)        0.392   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
    SLICE_X112Y181.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o1
    SLICE_X114Y181.SR    net (fanout=2)        0.277   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o
    SLICE_X114Y181.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (0.498ns logic, 0.669ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.155ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      3.155ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y181.A1    net (fanout=819)      1.817   RESET_IBUF
    SLICE_X112Y181.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o1
    SLICE_X114Y181.SR    net (fanout=2)        0.277   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o
    SLICE_X114Y181.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.155ns (1.061ns logic, 2.094ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.A2    net (fanout=136)      2.982   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o1
    SLICE_X114Y181.SR    net (fanout=2)        0.277   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o
    SLICE_X114Y181.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.496ns logic, 3.259ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X114Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.875ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_27 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      0.875ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_27 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.DQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_27
    SLICE_X112Y181.A4    net (fanout=2)        0.392   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
    SLICE_X112Y181.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o1
    SLICE_X114Y181.CLK   net (fanout=2)        0.127   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.356ns logic, 0.519ns route)
                                                       (40.7% logic, 59.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X114Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.863ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      2.863ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y181.A1    net (fanout=819)      1.817   RESET_IBUF
    SLICE_X112Y181.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o1
    SLICE_X114Y181.CLK   net (fanout=2)        0.127   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (0.919ns logic, 1.944ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X114Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.463ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      3.463ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.A2    net (fanout=136)      2.982   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o1
    SLICE_X114Y181.CLK   net (fanout=2)        0.127   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (0.354ns logic, 3.109ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.991ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X116Y181.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.991ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.D4    net (fanout=136)      4.568   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o1
    SLICE_X116Y181.SR    net (fanout=2)        0.556   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o
    SLICE_X116Y181.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.991ns (0.867ns logic, 5.124ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.824ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.176ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y181.D2    net (fanout=819)      2.834   RESET_IBUF
    SLICE_X112Y181.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o1
    SLICE_X116Y181.SR    net (fanout=2)        0.556   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o
    SLICE_X116Y181.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (1.786ns logic, 3.390ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_26 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_26 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.CQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_26
    SLICE_X112Y181.D5    net (fanout=2)        0.669   SREG_CONTROL_INST/SPI_DATA_BUFFER<26>
    SLICE_X112Y181.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o1
    SLICE_X116Y181.SR    net (fanout=2)        0.556   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o
    SLICE_X116Y181.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (0.884ns logic, 1.225ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X116Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.343ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.657ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.D4    net (fanout=136)      4.568   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o1
    SLICE_X116Y181.CLK   net (fanout=2)        0.495   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
    -------------------------------------------------  ---------------------------
    Total                                      5.657ns (0.594ns logic, 5.063ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.158ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y181.D2    net (fanout=819)      2.834   RESET_IBUF
    SLICE_X112Y181.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o1
    SLICE_X116Y181.CLK   net (fanout=2)        0.495   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (1.513ns logic, 3.329ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.225ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_26 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_26 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.CQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_26
    SLICE_X112Y181.D5    net (fanout=2)        0.669   SREG_CONTROL_INST/SPI_DATA_BUFFER<26>
    SLICE_X112Y181.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o1
    SLICE_X116Y181.CLK   net (fanout=2)        0.495   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.611ns logic, 1.164ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X116Y181.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_26 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.144ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_26 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.CQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_26
    SLICE_X112Y181.D5    net (fanout=2)        0.360   SREG_CONTROL_INST/SPI_DATA_BUFFER<26>
    SLICE_X112Y181.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o1
    SLICE_X116Y181.SR    net (fanout=2)        0.308   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o
    SLICE_X116Y181.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.476ns logic, 0.668ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.166ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      3.166ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y181.D2    net (fanout=819)      1.819   RESET_IBUF
    SLICE_X112Y181.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o1
    SLICE_X116Y181.SR    net (fanout=2)        0.308   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o
    SLICE_X116Y181.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.166ns (1.039ns logic, 2.127ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.628ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.D4    net (fanout=136)      2.846   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o1
    SLICE_X116Y181.SR    net (fanout=2)        0.308   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o
    SLICE_X116Y181.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (0.474ns logic, 3.154ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X116Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.945ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_26 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      0.945ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_26 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.CQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_26
    SLICE_X112Y181.D5    net (fanout=2)        0.360   SREG_CONTROL_INST/SPI_DATA_BUFFER<26>
    SLICE_X112Y181.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o1
    SLICE_X116Y181.CLK   net (fanout=2)        0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.356ns logic, 0.589ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X116Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.967ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      2.967ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y181.D2    net (fanout=819)      1.819   RESET_IBUF
    SLICE_X112Y181.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o1
    SLICE_X116Y181.CLK   net (fanout=2)        0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (0.919ns logic, 2.048ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X116Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.429ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      3.429ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.D4    net (fanout=136)      2.846   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y181.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o1
    SLICE_X116Y181.CLK   net (fanout=2)        0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.354ns logic, 3.075ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.662ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X113Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.D4    net (fanout=136)      4.395   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o1
    SLICE_X113Y180.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o
    SLICE_X113Y180.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.662ns (0.932ns logic, 4.730ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.018ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.982ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y180.D5    net (fanout=819)      2.796   RESET_IBUF
    SLICE_X112Y180.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o1
    SLICE_X113Y180.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o
    SLICE_X113Y180.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.982ns (1.851ns logic, 3.131ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_25 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_25 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.BQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_25
    SLICE_X112Y180.D3    net (fanout=2)        0.748   SREG_CONTROL_INST/SPI_DATA_BUFFER<25>
    SLICE_X112Y180.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o1
    SLICE_X113Y180.SR    net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o
    SLICE_X113Y180.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.032ns (0.949ns logic, 1.083ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X113Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.537ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.463ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.D4    net (fanout=136)      4.395   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o1
    SLICE_X113Y180.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o
    -------------------------------------------------  ---------------------------
    Total                                      5.463ns (0.594ns logic, 4.869ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.217ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.783ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y180.D5    net (fanout=819)      2.796   RESET_IBUF
    SLICE_X112Y180.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o1
    SLICE_X113Y180.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o
    -------------------------------------------------  ---------------------------
    Total                                      4.783ns (1.513ns logic, 3.270ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.167ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_25 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.833ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_25 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.BQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_25
    SLICE_X112Y180.D3    net (fanout=2)        0.748   SREG_CONTROL_INST/SPI_DATA_BUFFER<25>
    SLICE_X112Y180.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o1
    SLICE_X113Y180.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o
    -------------------------------------------------  ---------------------------
    Total                                      1.833ns (0.611ns logic, 1.222ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X113Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_25 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.147ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_25 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.BQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_25
    SLICE_X112Y180.D3    net (fanout=2)        0.429   SREG_CONTROL_INST/SPI_DATA_BUFFER<25>
    SLICE_X112Y180.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o1
    SLICE_X113Y180.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o
    SLICE_X113Y180.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.546ns logic, 0.601ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.039ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      3.039ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y180.D5    net (fanout=819)      1.758   RESET_IBUF
    SLICE_X112Y180.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o1
    SLICE_X113Y180.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o
    SLICE_X113Y180.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (1.109ns logic, 1.930ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.D4    net (fanout=136)      2.737   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o1
    SLICE_X113Y180.SR    net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o
    SLICE_X113Y180.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (0.544ns logic, 2.909ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X113Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.076ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_25 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      1.076ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_25 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.BQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_25
    SLICE_X112Y180.D3    net (fanout=2)        0.429   SREG_CONTROL_INST/SPI_DATA_BUFFER<25>
    SLICE_X112Y180.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o1
    SLICE_X113Y180.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o
    -------------------------------------------------  ---------------------------
    Total                                      1.076ns (0.356ns logic, 0.720ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X113Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.968ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      2.968ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y180.D5    net (fanout=819)      1.758   RESET_IBUF
    SLICE_X112Y180.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o1
    SLICE_X113Y180.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (0.919ns logic, 2.049ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X113Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.382ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      3.382ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.D4    net (fanout=136)      2.737   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o1
    SLICE_X113Y180.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (0.354ns logic, 3.028ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.107ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X111Y178.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.107ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y178.C4    net (fanout=136)      4.241   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y178.CMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o1
    SLICE_X111Y178.SR    net (fanout=2)        0.944   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o
    SLICE_X111Y178.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.107ns (0.922ns logic, 5.185ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.488ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.512ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y178.C5    net (fanout=819)      2.727   RESET_IBUF
    SLICE_X110Y178.CMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o1
    SLICE_X111Y178.SR    net (fanout=2)        0.944   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o
    SLICE_X111Y178.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.512ns (1.841ns logic, 3.671ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_24 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_24 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.AQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_24
    SLICE_X110Y178.C3    net (fanout=2)        0.880   SREG_CONTROL_INST/SPI_DATA_BUFFER<24>
    SLICE_X110Y178.CMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o1
    SLICE_X111Y178.SR    net (fanout=2)        0.944   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o
    SLICE_X111Y178.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (0.939ns logic, 1.824ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X111Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.686ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.314ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y178.C4    net (fanout=136)      4.241   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y178.C     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o1
    SLICE_X111Y178.CLK   net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o
    -------------------------------------------------  ---------------------------
    Total                                      5.314ns (0.596ns logic, 4.718ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.281ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.719ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y178.C5    net (fanout=819)      2.727   RESET_IBUF
    SLICE_X110Y178.C     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o1
    SLICE_X111Y178.CLK   net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o
    -------------------------------------------------  ---------------------------
    Total                                      4.719ns (1.515ns logic, 3.204ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.030ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_24 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.970ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_24 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.AQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_24
    SLICE_X110Y178.C3    net (fanout=2)        0.880   SREG_CONTROL_INST/SPI_DATA_BUFFER<24>
    SLICE_X110Y178.C     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o1
    SLICE_X111Y178.CLK   net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (0.613ns logic, 1.357ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X111Y178.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_24 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.551ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_24 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.AQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_24
    SLICE_X110Y178.C3    net (fanout=2)        0.505   SREG_CONTROL_INST/SPI_DATA_BUFFER<24>
    SLICE_X110Y178.CMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o1
    SLICE_X111Y178.SR    net (fanout=2)        0.508   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o
    SLICE_X111Y178.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.551ns (0.538ns logic, 1.013ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.327ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      3.327ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y178.C5    net (fanout=819)      1.718   RESET_IBUF
    SLICE_X110Y178.CMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o1
    SLICE_X111Y178.SR    net (fanout=2)        0.508   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o
    SLICE_X111Y178.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (1.101ns logic, 2.226ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.617ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y178.C4    net (fanout=136)      2.573   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y178.CMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o1
    SLICE_X111Y178.SR    net (fanout=2)        0.508   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o
    SLICE_X111Y178.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (0.536ns logic, 3.081ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X111Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.141ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_24 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_24 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.AQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_24
    SLICE_X110Y178.C3    net (fanout=2)        0.505   SREG_CONTROL_INST/SPI_DATA_BUFFER<24>
    SLICE_X110Y178.C     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o1
    SLICE_X111Y178.CLK   net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.342ns logic, 0.799ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X111Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.917ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      2.917ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y178.C5    net (fanout=819)      1.718   RESET_IBUF
    SLICE_X110Y178.C     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o1
    SLICE_X111Y178.CLK   net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (0.905ns logic, 2.012ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X111Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.207ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      3.207ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y178.C4    net (fanout=136)      2.573   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y178.C     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o1
    SLICE_X111Y178.CLK   net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o
    -------------------------------------------------  ---------------------------
    Total                                      3.207ns (0.340ns logic, 2.867ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.999ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X111Y170.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.001ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.999ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y172.D4    net (fanout=819)      3.634   RESET_IBUF
    SLICE_X110Y172.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o1
    SLICE_X111Y170.SR    net (fanout=2)        0.524   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o
    SLICE_X111Y170.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.999ns (1.841ns logic, 4.158ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.D1    net (fanout=136)      3.927   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o1
    SLICE_X111Y170.SR    net (fanout=2)        0.524   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o
    SLICE_X111Y170.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (0.922ns logic, 4.451ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_23 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_23 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.DMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_23
    SLICE_X110Y172.D2    net (fanout=2)        1.083   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
    SLICE_X110Y172.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o1
    SLICE_X111Y170.SR    net (fanout=2)        0.524   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o
    SLICE_X111Y170.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (0.992ns logic, 1.607ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X111Y170.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.188ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.812ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y172.D4    net (fanout=819)      3.634   RESET_IBUF
    SLICE_X110Y172.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o1
    SLICE_X111Y170.CLK   net (fanout=2)        0.663   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (1.515ns logic, 4.297ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.814ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.186ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.D1    net (fanout=136)      3.927   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o1
    SLICE_X111Y170.CLK   net (fanout=2)        0.663   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
    -------------------------------------------------  ---------------------------
    Total                                      5.186ns (0.596ns logic, 4.590ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.588ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_23 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.412ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_23 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.DMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_23
    SLICE_X110Y172.D2    net (fanout=2)        1.083   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
    SLICE_X110Y172.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o1
    SLICE_X111Y170.CLK   net (fanout=2)        0.663   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (0.666ns logic, 1.746ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X111Y170.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_23 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.496ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_23 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.DMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_23
    SLICE_X110Y172.D2    net (fanout=2)        0.629   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
    SLICE_X110Y172.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o1
    SLICE_X111Y170.SR    net (fanout=2)        0.285   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o
    SLICE_X111Y170.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.496ns (0.582ns logic, 0.914ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.314ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.D1    net (fanout=136)      2.493   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o1
    SLICE_X111Y170.SR    net (fanout=2)        0.285   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o
    SLICE_X111Y170.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (0.536ns logic, 2.778ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.677ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      3.677ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y172.D4    net (fanout=819)      2.291   RESET_IBUF
    SLICE_X110Y172.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o1
    SLICE_X111Y170.SR    net (fanout=2)        0.285   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o
    SLICE_X111Y170.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.101ns logic, 2.576ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X111Y170.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.419ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_23 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      1.419ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_23 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.DMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_23
    SLICE_X110Y172.D2    net (fanout=2)        0.629   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
    SLICE_X110Y172.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o1
    SLICE_X111Y170.CLK   net (fanout=2)        0.404   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.386ns logic, 1.033ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X111Y170.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.237ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      3.237ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.D1    net (fanout=136)      2.493   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y172.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o1
    SLICE_X111Y170.CLK   net (fanout=2)        0.404   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (0.340ns logic, 2.897ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X111Y170.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.600ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      3.600ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y172.D4    net (fanout=819)      2.291   RESET_IBUF
    SLICE_X110Y172.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o1
    SLICE_X111Y170.CLK   net (fanout=2)        0.404   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o
    -------------------------------------------------  ---------------------------
    Total                                      3.600ns (0.905ns logic, 2.695ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.455ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X112Y169.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.545ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.455ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y170.B3    net (fanout=819)      3.904   RESET_IBUF
    SLICE_X108Y170.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o1
    SLICE_X112Y169.SR    net (fanout=2)        0.765   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o
    SLICE_X112Y169.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.455ns (1.786ns logic, 4.669ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.830ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y170.B5    net (fanout=136)      3.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y170.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o1
    SLICE_X112Y169.SR    net (fanout=2)        0.765   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o
    SLICE_X112Y169.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.867ns logic, 3.963ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_22 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.068ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_22 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.CMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_22
    SLICE_X108Y170.B2    net (fanout=2)        1.366   SREG_CONTROL_INST/SPI_DATA_BUFFER<22>
    SLICE_X108Y170.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o1
    SLICE_X112Y169.SR    net (fanout=2)        0.765   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o
    SLICE_X112Y169.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (0.937ns logic, 2.131ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X112Y169.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.827ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.173ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y170.B3    net (fanout=819)      3.904   RESET_IBUF
    SLICE_X108Y170.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o1
    SLICE_X112Y169.CLK   net (fanout=2)        0.756   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.513ns logic, 4.660ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.452ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.548ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y170.B5    net (fanout=136)      3.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y170.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o1
    SLICE_X112Y169.CLK   net (fanout=2)        0.756   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o
    -------------------------------------------------  ---------------------------
    Total                                      4.548ns (0.594ns logic, 3.954ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.214ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_22 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.786ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_22 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.CMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_22
    SLICE_X108Y170.B2    net (fanout=2)        1.366   SREG_CONTROL_INST/SPI_DATA_BUFFER<22>
    SLICE_X108Y170.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o1
    SLICE_X112Y169.CLK   net (fanout=2)        0.756   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (0.664ns logic, 2.122ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X112Y169.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_22 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.725ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_22 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.CMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_22
    SLICE_X108Y170.B2    net (fanout=2)        0.785   SREG_CONTROL_INST/SPI_DATA_BUFFER<22>
    SLICE_X108Y170.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o1
    SLICE_X112Y169.SR    net (fanout=2)        0.420   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o
    SLICE_X112Y169.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.725ns (0.520ns logic, 1.205ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.867ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y170.B5    net (fanout=136)      1.973   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y170.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o1
    SLICE_X112Y169.SR    net (fanout=2)        0.420   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o
    SLICE_X112Y169.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.867ns (0.474ns logic, 2.393ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.919ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      3.919ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y170.B3    net (fanout=819)      2.460   RESET_IBUF
    SLICE_X108Y170.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o1
    SLICE_X112Y169.SR    net (fanout=2)        0.420   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o
    SLICE_X112Y169.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.919ns (1.039ns logic, 2.880ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X112Y169.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.583ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_22 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      1.583ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_22 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.CMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_22
    SLICE_X108Y170.B2    net (fanout=2)        0.785   SREG_CONTROL_INST/SPI_DATA_BUFFER<22>
    SLICE_X108Y170.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o1
    SLICE_X112Y169.CLK   net (fanout=2)        0.398   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o
    -------------------------------------------------  ---------------------------
    Total                                      1.583ns (0.400ns logic, 1.183ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X112Y169.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.725ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      2.725ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y170.B5    net (fanout=136)      1.973   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y170.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o1
    SLICE_X112Y169.CLK   net (fanout=2)        0.398   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (0.354ns logic, 2.371ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X112Y169.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.777ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      3.777ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y170.B3    net (fanout=819)      2.460   RESET_IBUF
    SLICE_X108Y170.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o1
    SLICE_X112Y169.CLK   net (fanout=2)        0.398   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (0.919ns logic, 2.858ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.779ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X109Y174.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.221ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.779ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y173.A2    net (fanout=819)      3.615   RESET_IBUF
    SLICE_X108Y173.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o1
    SLICE_X109Y174.SR    net (fanout=2)        0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o
    SLICE_X109Y174.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (1.851ns logic, 3.928ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y173.A1    net (fanout=136)      4.134   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y173.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o1
    SLICE_X109Y174.SR    net (fanout=2)        0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o
    SLICE_X109Y174.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.379ns (0.932ns logic, 4.447ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_21 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.242ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_21 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.BMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_21
    SLICE_X108Y173.A4    net (fanout=2)        0.927   SREG_CONTROL_INST/SPI_DATA_BUFFER<21>
    SLICE_X108Y173.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o1
    SLICE_X109Y174.SR    net (fanout=2)        0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o
    SLICE_X109Y174.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (1.002ns logic, 1.240ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X109Y174.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.405ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.595ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y173.A2    net (fanout=819)      3.615   RESET_IBUF
    SLICE_X108Y173.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o1
    SLICE_X109Y174.CLK   net (fanout=2)        0.467   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (1.513ns logic, 4.082ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.805ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y173.A1    net (fanout=136)      4.134   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y173.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o1
    SLICE_X109Y174.CLK   net (fanout=2)        0.467   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (0.594ns logic, 4.601ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.942ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_21 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.058ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_21 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.BMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_21
    SLICE_X108Y173.A4    net (fanout=2)        0.927   SREG_CONTROL_INST/SPI_DATA_BUFFER<21>
    SLICE_X108Y173.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o1
    SLICE_X109Y174.CLK   net (fanout=2)        0.467   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o
    -------------------------------------------------  ---------------------------
    Total                                      2.058ns (0.664ns logic, 1.394ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X109Y174.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_21 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.214ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_21 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.BMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_21
    SLICE_X108Y173.A4    net (fanout=2)        0.501   SREG_CONTROL_INST/SPI_DATA_BUFFER<21>
    SLICE_X108Y173.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o1
    SLICE_X109Y174.SR    net (fanout=2)        0.123   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o
    SLICE_X109Y174.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.590ns logic, 0.624ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.267ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y173.A1    net (fanout=136)      2.600   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y173.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o1
    SLICE_X109Y174.SR    net (fanout=2)        0.123   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o
    SLICE_X109Y174.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (0.544ns logic, 2.723ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.517ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      3.517ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y173.A2    net (fanout=819)      2.285   RESET_IBUF
    SLICE_X108Y173.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o1
    SLICE_X109Y174.SR    net (fanout=2)        0.123   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o
    SLICE_X109Y174.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (1.109ns logic, 2.408ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X109Y174.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.159ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_21 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      1.159ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_21 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.BMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_21
    SLICE_X108Y173.A4    net (fanout=2)        0.501   SREG_CONTROL_INST/SPI_DATA_BUFFER<21>
    SLICE_X108Y173.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o1
    SLICE_X109Y174.CLK   net (fanout=2)        0.258   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o
    -------------------------------------------------  ---------------------------
    Total                                      1.159ns (0.400ns logic, 0.759ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X109Y174.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.212ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      3.212ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y173.A1    net (fanout=136)      2.600   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y173.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o1
    SLICE_X109Y174.CLK   net (fanout=2)        0.258   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o
    -------------------------------------------------  ---------------------------
    Total                                      3.212ns (0.354ns logic, 2.858ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X109Y174.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.462ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      3.462ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y173.A2    net (fanout=819)      2.285   RESET_IBUF
    SLICE_X108Y173.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o1
    SLICE_X109Y174.CLK   net (fanout=2)        0.258   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o
    -------------------------------------------------  ---------------------------
    Total                                      3.462ns (0.919ns logic, 2.543ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.478ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X106Y173.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.522ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.478ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y174.D2    net (fanout=819)      3.373   RESET_IBUF
    SLICE_X106Y174.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o1
    SLICE_X106Y173.SR    net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o
    SLICE_X106Y173.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.478ns (1.791ns logic, 3.687ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.893ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y174.D4    net (fanout=136)      3.707   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y174.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o1
    SLICE_X106Y173.SR    net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o
    SLICE_X106Y173.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.893ns (0.872ns logic, 4.021ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_20 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.868ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_20 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.AMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_20
    SLICE_X106Y174.D5    net (fanout=2)        0.612   SREG_CONTROL_INST/SPI_DATA_BUFFER<20>
    SLICE_X106Y174.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o1
    SLICE_X106Y173.SR    net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o
    SLICE_X106Y173.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.942ns logic, 0.926ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X106Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.650ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.350ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y174.D2    net (fanout=819)      3.373   RESET_IBUF
    SLICE_X106Y174.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o1
    SLICE_X106Y173.CLK   net (fanout=2)        0.462   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o
    -------------------------------------------------  ---------------------------
    Total                                      5.350ns (1.515ns logic, 3.835ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.235ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.765ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y174.D4    net (fanout=136)      3.707   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y174.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o1
    SLICE_X106Y173.CLK   net (fanout=2)        0.462   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (0.596ns logic, 4.169ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.260ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_20 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.740ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_20 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.AMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_20
    SLICE_X106Y174.D5    net (fanout=2)        0.612   SREG_CONTROL_INST/SPI_DATA_BUFFER<20>
    SLICE_X106Y174.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o1
    SLICE_X106Y173.CLK   net (fanout=2)        0.462   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o
    -------------------------------------------------  ---------------------------
    Total                                      1.740ns (0.666ns logic, 1.074ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X106Y173.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.957ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_20 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_20 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.AMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_20
    SLICE_X106Y174.D5    net (fanout=2)        0.299   SREG_CONTROL_INST/SPI_DATA_BUFFER<20>
    SLICE_X106Y174.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o1
    SLICE_X106Y173.SR    net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o
    SLICE_X106Y173.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.534ns logic, 0.423ns route)
                                                       (55.8% logic, 44.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.907ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y174.D4    net (fanout=136)      2.295   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y174.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o1
    SLICE_X106Y173.SR    net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o
    SLICE_X106Y173.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.488ns logic, 2.419ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.323ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      3.323ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y174.D2    net (fanout=819)      2.146   RESET_IBUF
    SLICE_X106Y174.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o1
    SLICE_X106Y173.SR    net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o
    SLICE_X106Y173.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.053ns logic, 2.270ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X106Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.938ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_20 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_20 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.AMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_20
    SLICE_X106Y174.D5    net (fanout=2)        0.299   SREG_CONTROL_INST/SPI_DATA_BUFFER<20>
    SLICE_X106Y174.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o1
    SLICE_X106Y173.CLK   net (fanout=2)        0.253   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.386ns logic, 0.552ns route)
                                                       (41.2% logic, 58.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X106Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.888ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      2.888ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y174.D4    net (fanout=136)      2.295   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X106Y174.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o1
    SLICE_X106Y173.CLK   net (fanout=2)        0.253   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o
    -------------------------------------------------  ---------------------------
    Total                                      2.888ns (0.340ns logic, 2.548ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X106Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.304ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      3.304ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X106Y174.D2    net (fanout=819)      2.146   RESET_IBUF
    SLICE_X106Y174.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o1
    SLICE_X106Y173.CLK   net (fanout=2)        0.253   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.905ns logic, 2.399ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.590ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X107Y175.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y175.A1    net (fanout=136)      4.074   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y175.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o1
    SLICE_X107Y175.SR    net (fanout=2)        0.532   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o
    SLICE_X107Y175.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.590ns (0.984ns logic, 4.606ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.628ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y175.A5    net (fanout=819)      2.937   RESET_IBUF
    SLICE_X107Y175.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o1
    SLICE_X107Y175.SR    net (fanout=2)        0.532   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o
    SLICE_X107Y175.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (1.903ns logic, 3.469ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_19 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_19 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.DMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_19
    SLICE_X107Y175.A3    net (fanout=2)        0.718   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
    SLICE_X107Y175.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o1
    SLICE_X107Y175.SR    net (fanout=2)        0.532   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o
    SLICE_X107Y175.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (1.048ns logic, 1.250ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X107Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.802ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.198ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y175.A1    net (fanout=136)      4.074   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y175.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o1
    SLICE_X107Y175.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o
    -------------------------------------------------  ---------------------------
    Total                                      5.198ns (0.650ns logic, 4.548ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.020ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.980ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y175.A5    net (fanout=819)      2.937   RESET_IBUF
    SLICE_X107Y175.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o1
    SLICE_X107Y175.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o
    -------------------------------------------------  ---------------------------
    Total                                      4.980ns (1.569ns logic, 3.411ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.094ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_19 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_19 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.DMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_19
    SLICE_X107Y175.A3    net (fanout=2)        0.718   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
    SLICE_X107Y175.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o1
    SLICE_X107Y175.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.714ns logic, 1.192ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X107Y175.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_19 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.247ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_19 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.DMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_19
    SLICE_X107Y175.A3    net (fanout=2)        0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
    SLICE_X107Y175.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o1
    SLICE_X107Y175.SR    net (fanout=2)        0.260   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o
    SLICE_X107Y175.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (0.596ns logic, 0.651ns route)
                                                       (47.8% logic, 52.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.234ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      3.234ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y175.A5    net (fanout=819)      1.853   RESET_IBUF
    SLICE_X107Y175.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o1
    SLICE_X107Y175.SR    net (fanout=2)        0.260   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o
    SLICE_X107Y175.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.234ns (1.121ns logic, 2.113ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.355ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y175.A1    net (fanout=136)      2.539   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y175.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o1
    SLICE_X107Y175.SR    net (fanout=2)        0.260   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o
    SLICE_X107Y175.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (0.556ns logic, 2.799ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X107Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.076ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_19 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      1.076ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_19 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.DMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_19
    SLICE_X107Y175.A3    net (fanout=2)        0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
    SLICE_X107Y175.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o1
    SLICE_X107Y175.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o
    -------------------------------------------------  ---------------------------
    Total                                      1.076ns (0.394ns logic, 0.682ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X107Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.063ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      3.063ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X107Y175.A5    net (fanout=819)      1.853   RESET_IBUF
    SLICE_X107Y175.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o1
    SLICE_X107Y175.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (0.919ns logic, 2.144ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X107Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.184ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y175.A1    net (fanout=136)      2.539   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X107Y175.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o1
    SLICE_X107Y175.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (0.354ns logic, 2.830ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.563ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X114Y175.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.437ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.563ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y175.D5    net (fanout=819)      3.392   RESET_IBUF
    SLICE_X113Y175.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o1
    SLICE_X114Y175.SR    net (fanout=2)        0.318   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o
    SLICE_X114Y175.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (1.853ns logic, 3.710ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.977ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.D4    net (fanout=136)      3.725   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o1
    SLICE_X114Y175.SR    net (fanout=2)        0.318   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o
    SLICE_X114Y175.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.977ns (0.934ns logic, 4.043ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_18 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.348ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_18 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.CMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_18
    SLICE_X113Y175.D3    net (fanout=2)        1.032   SREG_CONTROL_INST/SPI_DATA_BUFFER<18>
    SLICE_X113Y175.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o1
    SLICE_X114Y175.SR    net (fanout=2)        0.318   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o
    SLICE_X114Y175.CLK   Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.348ns (0.998ns logic, 1.350ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X114Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.546ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.454ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y175.D5    net (fanout=819)      3.392   RESET_IBUF
    SLICE_X113Y175.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o1
    SLICE_X114Y175.CLK   net (fanout=2)        0.493   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o
    -------------------------------------------------  ---------------------------
    Total                                      5.454ns (1.569ns logic, 3.885ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.132ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.868ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.D4    net (fanout=136)      3.725   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o1
    SLICE_X114Y175.CLK   net (fanout=2)        0.493   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (0.650ns logic, 4.218ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.761ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_18 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.239ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_18 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.CMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_18
    SLICE_X113Y175.D3    net (fanout=2)        1.032   SREG_CONTROL_INST/SPI_DATA_BUFFER<18>
    SLICE_X113Y175.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o1
    SLICE_X114Y175.CLK   net (fanout=2)        0.493   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (0.714ns logic, 1.525ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X114Y175.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_18 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.274ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_18 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.CMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_18
    SLICE_X113Y175.D3    net (fanout=2)        0.593   SREG_CONTROL_INST/SPI_DATA_BUFFER<18>
    SLICE_X113Y175.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o1
    SLICE_X114Y175.SR    net (fanout=2)        0.133   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o
    SLICE_X114Y175.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.548ns logic, 0.726ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.956ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.D4    net (fanout=136)      2.315   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o1
    SLICE_X114Y175.SR    net (fanout=2)        0.133   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o
    SLICE_X114Y175.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.508ns logic, 2.448ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.301ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      3.301ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y175.D5    net (fanout=819)      2.095   RESET_IBUF
    SLICE_X113Y175.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o1
    SLICE_X114Y175.SR    net (fanout=2)        0.133   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o
    SLICE_X114Y175.CLK   Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (1.073ns logic, 2.228ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X114Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.256ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_18 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      1.256ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_18 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.CMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_18
    SLICE_X113Y175.D3    net (fanout=2)        0.593   SREG_CONTROL_INST/SPI_DATA_BUFFER<18>
    SLICE_X113Y175.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o1
    SLICE_X114Y175.CLK   net (fanout=2)        0.269   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.394ns logic, 0.862ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X114Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.938ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      2.938ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.D4    net (fanout=136)      2.315   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y175.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o1
    SLICE_X114Y175.CLK   net (fanout=2)        0.269   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o
    -------------------------------------------------  ---------------------------
    Total                                      2.938ns (0.354ns logic, 2.584ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X114Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.283ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      3.283ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y175.D5    net (fanout=819)      2.095   RESET_IBUF
    SLICE_X113Y175.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o1
    SLICE_X114Y175.CLK   net (fanout=2)        0.269   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (0.919ns logic, 2.364ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.863ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X112Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.137ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.863ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.A1    net (fanout=819)      3.490   RESET_IBUF
    SLICE_X112Y176.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o1
    SLICE_X112Y176.SR    net (fanout=2)        0.587   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o
    SLICE_X112Y176.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (1.786ns logic, 4.077ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.A2    net (fanout=136)      4.114   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o1
    SLICE_X112Y176.SR    net (fanout=2)        0.587   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o
    SLICE_X112Y176.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (0.867ns logic, 4.701ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_17 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_17 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.BMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_17
    SLICE_X112Y176.A3    net (fanout=2)        1.164   SREG_CONTROL_INST/SPI_DATA_BUFFER<17>
    SLICE_X112Y176.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o1
    SLICE_X112Y176.SR    net (fanout=2)        0.587   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o
    SLICE_X112Y176.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (0.931ns logic, 1.751ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X112Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.523ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.477ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.A1    net (fanout=819)      3.490   RESET_IBUF
    SLICE_X112Y176.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o1
    SLICE_X112Y176.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o
    -------------------------------------------------  ---------------------------
    Total                                      5.477ns (1.513ns logic, 3.964ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.818ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.182ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.A2    net (fanout=136)      4.114   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o1
    SLICE_X112Y176.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o
    -------------------------------------------------  ---------------------------
    Total                                      5.182ns (0.594ns logic, 4.588ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.704ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_17 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_17 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.BMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_17
    SLICE_X112Y176.A3    net (fanout=2)        1.164   SREG_CONTROL_INST/SPI_DATA_BUFFER<17>
    SLICE_X112Y176.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o1
    SLICE_X112Y176.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (0.658ns logic, 1.638ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X112Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_17 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.383ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_17 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.BMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_17
    SLICE_X112Y176.A3    net (fanout=2)        0.655   SREG_CONTROL_INST/SPI_DATA_BUFFER<17>
    SLICE_X112Y176.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o1
    SLICE_X112Y176.SR    net (fanout=2)        0.214   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o
    SLICE_X112Y176.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (0.514ns logic, 0.869ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.270ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.A2    net (fanout=136)      2.582   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o1
    SLICE_X112Y176.SR    net (fanout=2)        0.214   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o
    SLICE_X112Y176.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (0.474ns logic, 2.796ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.454ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      3.454ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.A1    net (fanout=819)      2.201   RESET_IBUF
    SLICE_X112Y176.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o1
    SLICE_X112Y176.SR    net (fanout=2)        0.214   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o
    SLICE_X112Y176.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (1.039ns logic, 2.415ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X112Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.340ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_17 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      1.340ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_17 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.BMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_17
    SLICE_X112Y176.A3    net (fanout=2)        0.655   SREG_CONTROL_INST/SPI_DATA_BUFFER<17>
    SLICE_X112Y176.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o1
    SLICE_X112Y176.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.394ns logic, 0.946ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X112Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.227ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      3.227ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.A2    net (fanout=136)      2.582   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y176.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o1
    SLICE_X112Y176.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (0.354ns logic, 2.873ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X112Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.411ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      3.411ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y176.A1    net (fanout=819)      2.201   RESET_IBUF
    SLICE_X112Y176.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o1
    SLICE_X112Y176.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.919ns logic, 2.492ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.797ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X111Y174.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.203ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.797ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y174.A1    net (fanout=819)      3.407   RESET_IBUF
    SLICE_X109Y174.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o1
    SLICE_X111Y174.SR    net (fanout=2)        0.487   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o
    SLICE_X111Y174.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.797ns (1.903ns logic, 3.894ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.318ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y174.A5    net (fanout=136)      3.847   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y174.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o1
    SLICE_X111Y174.SR    net (fanout=2)        0.487   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o
    SLICE_X111Y174.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (0.984ns logic, 4.334ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_16 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_16 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.AMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_16
    SLICE_X109Y174.A3    net (fanout=2)        1.074   SREG_CONTROL_INST/SPI_DATA_BUFFER<16>
    SLICE_X109Y174.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o1
    SLICE_X111Y174.SR    net (fanout=2)        0.487   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o
    SLICE_X111Y174.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (1.048ns logic, 1.561ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X111Y174.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.713ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.287ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y174.A1    net (fanout=819)      3.407   RESET_IBUF
    SLICE_X109Y174.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o1
    SLICE_X111Y174.CLK   net (fanout=2)        0.311   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o
    -------------------------------------------------  ---------------------------
    Total                                      5.287ns (1.569ns logic, 3.718ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.192ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y174.A5    net (fanout=136)      3.847   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y174.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o1
    SLICE_X111Y174.CLK   net (fanout=2)        0.311   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (0.650ns logic, 4.158ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.901ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_16 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_16 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.AMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_16
    SLICE_X109Y174.A3    net (fanout=2)        1.074   SREG_CONTROL_INST/SPI_DATA_BUFFER<16>
    SLICE_X109Y174.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o1
    SLICE_X111Y174.CLK   net (fanout=2)        0.311   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (0.714ns logic, 1.385ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X111Y174.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_16 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.482ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_16 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.AMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_16
    SLICE_X109Y174.A3    net (fanout=2)        0.621   SREG_CONTROL_INST/SPI_DATA_BUFFER<16>
    SLICE_X109Y174.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o1
    SLICE_X111Y174.SR    net (fanout=2)        0.265   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o
    SLICE_X111Y174.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (0.596ns logic, 0.886ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.202ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y174.A5    net (fanout=136)      2.381   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y174.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o1
    SLICE_X111Y174.SR    net (fanout=2)        0.265   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o
    SLICE_X111Y174.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (0.556ns logic, 2.646ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.564ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      3.564ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y174.A1    net (fanout=819)      2.178   RESET_IBUF
    SLICE_X109Y174.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o1
    SLICE_X111Y174.SR    net (fanout=2)        0.265   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o
    SLICE_X111Y174.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (1.121ns logic, 2.443ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X111Y174.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.139ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_16 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_16 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.AMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_16
    SLICE_X109Y174.A3    net (fanout=2)        0.621   SREG_CONTROL_INST/SPI_DATA_BUFFER<16>
    SLICE_X109Y174.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o1
    SLICE_X111Y174.CLK   net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.394ns logic, 0.745ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X111Y174.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.859ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      2.859ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y174.A5    net (fanout=136)      2.381   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X109Y174.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o1
    SLICE_X111Y174.CLK   net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.354ns logic, 2.505ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X111Y174.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.221ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      3.221ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X109Y174.A1    net (fanout=819)      2.178   RESET_IBUF
    SLICE_X109Y174.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o1
    SLICE_X111Y174.CLK   net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.919ns logic, 2.302ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.682ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X108Y173.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.318ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.682ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y174.A2    net (fanout=819)      3.401   RESET_IBUF
    SLICE_X108Y174.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o1
    SLICE_X108Y173.SR    net (fanout=2)        0.495   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o
    SLICE_X108Y173.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.682ns (1.786ns logic, 3.896ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y174.A5    net (fanout=136)      3.882   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y174.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o1
    SLICE_X108Y173.SR    net (fanout=2)        0.495   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o
    SLICE_X108Y173.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.244ns (0.867ns logic, 4.377ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_15 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_15 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.DQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_15
    SLICE_X108Y174.A3    net (fanout=2)        0.977   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
    SLICE_X108Y174.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o1
    SLICE_X108Y173.SR    net (fanout=2)        0.495   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o
    SLICE_X108Y173.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (0.867ns logic, 1.472ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X108Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.801ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.199ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y174.A2    net (fanout=819)      3.401   RESET_IBUF
    SLICE_X108Y174.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o1
    SLICE_X108Y173.CLK   net (fanout=2)        0.285   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o
    -------------------------------------------------  ---------------------------
    Total                                      5.199ns (1.513ns logic, 3.686ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.239ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y174.A5    net (fanout=136)      3.882   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y174.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o1
    SLICE_X108Y173.CLK   net (fanout=2)        0.285   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (0.594ns logic, 4.167ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.144ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_15 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.856ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_15 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.DQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_15
    SLICE_X108Y174.A3    net (fanout=2)        0.977   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
    SLICE_X108Y174.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o1
    SLICE_X108Y173.CLK   net (fanout=2)        0.285   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o
    -------------------------------------------------  ---------------------------
    Total                                      1.856ns (0.594ns logic, 1.262ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X108Y173.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_15 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_15 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.DQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_15
    SLICE_X108Y174.A3    net (fanout=2)        0.560   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
    SLICE_X108Y174.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o1
    SLICE_X108Y173.SR    net (fanout=2)        0.268   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o
    SLICE_X108Y173.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.474ns logic, 0.828ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.120ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y174.A5    net (fanout=136)      2.378   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y174.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o1
    SLICE_X108Y173.SR    net (fanout=2)        0.268   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o
    SLICE_X108Y173.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.474ns logic, 2.646ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.475ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      3.475ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y174.A2    net (fanout=819)      2.168   RESET_IBUF
    SLICE_X108Y174.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o1
    SLICE_X108Y173.SR    net (fanout=2)        0.268   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o
    SLICE_X108Y173.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.475ns (1.039ns logic, 2.436ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X108Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.027ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_15 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      1.027ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_15 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.DQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_15
    SLICE_X108Y174.A3    net (fanout=2)        0.560   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
    SLICE_X108Y174.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o1
    SLICE_X108Y173.CLK   net (fanout=2)        0.113   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.354ns logic, 0.673ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X108Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.845ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      2.845ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y174.A5    net (fanout=136)      2.378   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y174.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o1
    SLICE_X108Y173.CLK   net (fanout=2)        0.113   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o
    -------------------------------------------------  ---------------------------
    Total                                      2.845ns (0.354ns logic, 2.491ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X108Y173.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.200ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      3.200ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y174.A2    net (fanout=819)      2.168   RESET_IBUF
    SLICE_X108Y174.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o1
    SLICE_X108Y173.CLK   net (fanout=2)        0.113   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (0.919ns logic, 2.281ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.563ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X111Y175.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.437ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.563ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X111Y177.D1    net (fanout=819)      3.211   RESET_IBUF
    SLICE_X111Y177.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o1
    SLICE_X111Y175.SR    net (fanout=2)        0.449   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o
    SLICE_X111Y175.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (1.903ns logic, 3.660ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.388ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y177.D4    net (fanout=136)      3.955   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y177.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o1
    SLICE_X111Y175.SR    net (fanout=2)        0.449   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o
    SLICE_X111Y175.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.388ns (0.984ns logic, 4.404ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_14 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.073ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_14 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.CQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_14
    SLICE_X111Y177.D5    net (fanout=2)        0.640   SREG_CONTROL_INST/SPI_DATA_BUFFER<14>
    SLICE_X111Y177.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o1
    SLICE_X111Y175.SR    net (fanout=2)        0.449   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o
    SLICE_X111Y175.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (0.984ns logic, 1.089ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X111Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.774ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.226ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X111Y177.D1    net (fanout=819)      3.211   RESET_IBUF
    SLICE_X111Y177.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o1
    SLICE_X111Y175.CLK   net (fanout=2)        0.446   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o
    -------------------------------------------------  ---------------------------
    Total                                      5.226ns (1.569ns logic, 3.657ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.949ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.051ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y177.D4    net (fanout=136)      3.955   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y177.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o1
    SLICE_X111Y175.CLK   net (fanout=2)        0.446   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (0.650ns logic, 4.401ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.264ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_14 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.736ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_14 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.CQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_14
    SLICE_X111Y177.D5    net (fanout=2)        0.640   SREG_CONTROL_INST/SPI_DATA_BUFFER<14>
    SLICE_X111Y177.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o1
    SLICE_X111Y175.CLK   net (fanout=2)        0.446   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o
    -------------------------------------------------  ---------------------------
    Total                                      1.736ns (0.650ns logic, 1.086ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X111Y175.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_14 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_14 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.CQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_14
    SLICE_X111Y177.D5    net (fanout=2)        0.315   SREG_CONTROL_INST/SPI_DATA_BUFFER<14>
    SLICE_X111Y177.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o1
    SLICE_X111Y175.SR    net (fanout=2)        0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o
    SLICE_X111Y175.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.556ns logic, 0.530ns route)
                                                       (51.2% logic, 48.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.226ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y177.D4    net (fanout=136)      2.455   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y177.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o1
    SLICE_X111Y175.SR    net (fanout=2)        0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o
    SLICE_X111Y175.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (0.556ns logic, 2.670ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.363ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      3.363ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X111Y177.D1    net (fanout=819)      2.027   RESET_IBUF
    SLICE_X111Y177.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o1
    SLICE_X111Y175.SR    net (fanout=2)        0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o
    SLICE_X111Y175.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.121ns logic, 2.242ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X111Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.879ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_14 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      0.879ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_14 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.CQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_14
    SLICE_X111Y177.D5    net (fanout=2)        0.315   SREG_CONTROL_INST/SPI_DATA_BUFFER<14>
    SLICE_X111Y177.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o1
    SLICE_X111Y175.CLK   net (fanout=2)        0.210   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (0.354ns logic, 0.525ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X111Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.019ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      3.019ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y177.D4    net (fanout=136)      2.455   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X111Y177.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o1
    SLICE_X111Y175.CLK   net (fanout=2)        0.210   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (0.354ns logic, 2.665ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X111Y175.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.156ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      3.156ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X111Y177.D1    net (fanout=819)      2.027   RESET_IBUF
    SLICE_X111Y177.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o1
    SLICE_X111Y175.CLK   net (fanout=2)        0.210   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (0.919ns logic, 2.237ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.900ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X108Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y179.A2    net (fanout=136)      4.531   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y179.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o1
    SLICE_X108Y179.SR    net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o
    SLICE_X108Y179.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.900ns (0.867ns logic, 5.033ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.139ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.861ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y179.A4    net (fanout=819)      2.573   RESET_IBUF
    SLICE_X108Y179.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o1
    SLICE_X108Y179.SR    net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o
    SLICE_X108Y179.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (1.786ns logic, 3.075ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_13 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.012ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_13 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.BQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_13
    SLICE_X108Y179.A5    net (fanout=2)        0.643   SREG_CONTROL_INST/SPI_DATA_BUFFER<13>
    SLICE_X108Y179.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o1
    SLICE_X108Y179.SR    net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o
    SLICE_X108Y179.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.867ns logic, 1.145ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X108Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.194ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.806ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y179.A2    net (fanout=136)      4.531   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y179.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o1
    SLICE_X108Y179.CLK   net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o
    -------------------------------------------------  ---------------------------
    Total                                      5.806ns (0.594ns logic, 5.212ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.233ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.767ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y179.A4    net (fanout=819)      2.573   RESET_IBUF
    SLICE_X108Y179.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o1
    SLICE_X108Y179.CLK   net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (1.513ns logic, 3.254ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.082ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_13 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.918ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_13 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.BQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_13
    SLICE_X108Y179.A5    net (fanout=2)        0.643   SREG_CONTROL_INST/SPI_DATA_BUFFER<13>
    SLICE_X108Y179.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o1
    SLICE_X108Y179.CLK   net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (0.594ns logic, 1.324ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X108Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_13 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_13 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.BQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_13
    SLICE_X108Y179.A5    net (fanout=2)        0.316   SREG_CONTROL_INST/SPI_DATA_BUFFER<13>
    SLICE_X108Y179.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o1
    SLICE_X108Y179.SR    net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o
    SLICE_X108Y179.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.474ns logic, 0.617ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.939ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      2.939ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y179.A4    net (fanout=819)      1.599   RESET_IBUF
    SLICE_X108Y179.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o1
    SLICE_X108Y179.SR    net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o
    SLICE_X108Y179.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.939ns (1.039ns logic, 1.900ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y179.A2    net (fanout=136)      2.833   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y179.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o1
    SLICE_X108Y179.SR    net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o
    SLICE_X108Y179.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (0.474ns logic, 3.134ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X108Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.024ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_13 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      1.024ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_13 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.BQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_13
    SLICE_X108Y179.A5    net (fanout=2)        0.316   SREG_CONTROL_INST/SPI_DATA_BUFFER<13>
    SLICE_X108Y179.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o1
    SLICE_X108Y179.CLK   net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o
    -------------------------------------------------  ---------------------------
    Total                                      1.024ns (0.354ns logic, 0.670ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X108Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.872ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      2.872ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y179.A4    net (fanout=819)      1.599   RESET_IBUF
    SLICE_X108Y179.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o1
    SLICE_X108Y179.CLK   net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (0.919ns logic, 1.953ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X108Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.541ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      3.541ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y179.A2    net (fanout=136)      2.833   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y179.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o1
    SLICE_X108Y179.CLK   net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o
    -------------------------------------------------  ---------------------------
    Total                                      3.541ns (0.354ns logic, 3.187ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.839ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X115Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.839ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.A5    net (fanout=136)      4.315   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o1
    SLICE_X115Y180.SR    net (fanout=2)        0.540   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o
    SLICE_X115Y180.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (0.984ns logic, 4.855ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.519ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.481ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y180.A2    net (fanout=819)      3.038   RESET_IBUF
    SLICE_X113Y180.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o1
    SLICE_X115Y180.SR    net (fanout=2)        0.540   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o
    SLICE_X115Y180.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.481ns (1.903ns logic, 3.578ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_12 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_12 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.AQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_12
    SLICE_X113Y180.A4    net (fanout=2)        0.893   SREG_CONTROL_INST/SPI_DATA_BUFFER<12>
    SLICE_X113Y180.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o1
    SLICE_X115Y180.SR    net (fanout=2)        0.540   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o
    SLICE_X115Y180.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (0.984ns logic, 1.433ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X115Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.724ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.276ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.A5    net (fanout=136)      4.315   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o1
    SLICE_X115Y180.CLK   net (fanout=2)        0.311   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o
    -------------------------------------------------  ---------------------------
    Total                                      5.276ns (0.650ns logic, 4.626ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.082ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.918ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y180.A2    net (fanout=819)      3.038   RESET_IBUF
    SLICE_X113Y180.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o1
    SLICE_X115Y180.CLK   net (fanout=2)        0.311   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (1.569ns logic, 3.349ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.146ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_12 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.854ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_12 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.AQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_12
    SLICE_X113Y180.A4    net (fanout=2)        0.893   SREG_CONTROL_INST/SPI_DATA_BUFFER<12>
    SLICE_X113Y180.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o1
    SLICE_X115Y180.CLK   net (fanout=2)        0.311   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o
    -------------------------------------------------  ---------------------------
    Total                                      1.854ns (0.650ns logic, 1.204ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X115Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_12 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.293ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_12 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.AQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_12
    SLICE_X113Y180.A4    net (fanout=2)        0.476   SREG_CONTROL_INST/SPI_DATA_BUFFER<12>
    SLICE_X113Y180.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o1
    SLICE_X115Y180.SR    net (fanout=2)        0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o
    SLICE_X115Y180.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.556ns logic, 0.737ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.328ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      3.328ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y180.A2    net (fanout=819)      1.946   RESET_IBUF
    SLICE_X113Y180.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o1
    SLICE_X115Y180.SR    net (fanout=2)        0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o
    SLICE_X115Y180.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (1.121ns logic, 2.207ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.521ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.A5    net (fanout=136)      2.704   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o1
    SLICE_X115Y180.SR    net (fanout=2)        0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o
    SLICE_X115Y180.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (0.556ns logic, 2.965ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X115Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.954ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_12 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      0.954ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_12 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.AQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_12
    SLICE_X113Y180.A4    net (fanout=2)        0.476   SREG_CONTROL_INST/SPI_DATA_BUFFER<12>
    SLICE_X113Y180.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o1
    SLICE_X115Y180.CLK   net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.354ns logic, 0.600ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X115Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.989ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      2.989ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y180.A2    net (fanout=819)      1.946   RESET_IBUF
    SLICE_X113Y180.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o1
    SLICE_X115Y180.CLK   net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.919ns logic, 2.070ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X115Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.182ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      3.182ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.A5    net (fanout=136)      2.704   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o1
    SLICE_X115Y180.CLK   net (fanout=2)        0.124   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (0.354ns logic, 2.828ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.158ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X120Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.D4    net (fanout=136)      4.363   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o1
    SLICE_X120Y180.SR    net (fanout=2)        0.876   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o
    SLICE_X120Y180.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.158ns (0.919ns logic, 5.239ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.476ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.524ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y180.D5    net (fanout=819)      2.810   RESET_IBUF
    SLICE_X113Y180.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o1
    SLICE_X120Y180.SR    net (fanout=2)        0.876   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o
    SLICE_X120Y180.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.524ns (1.838ns logic, 3.686ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_11 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_11 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.DQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_11
    SLICE_X113Y180.D3    net (fanout=2)        0.737   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
    SLICE_X113Y180.DMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o1
    SLICE_X120Y180.SR    net (fanout=2)        0.876   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o
    SLICE_X120Y180.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.919ns logic, 1.613ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X120Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.206ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.794ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.D4    net (fanout=136)      4.363   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o1
    SLICE_X120Y180.CLK   net (fanout=2)        0.781   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o
    -------------------------------------------------  ---------------------------
    Total                                      5.794ns (0.650ns logic, 5.144ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.840ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.160ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y180.D5    net (fanout=819)      2.810   RESET_IBUF
    SLICE_X113Y180.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o1
    SLICE_X120Y180.CLK   net (fanout=2)        0.781   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o
    -------------------------------------------------  ---------------------------
    Total                                      5.160ns (1.569ns logic, 3.591ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.832ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_11 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.168ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_11 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.DQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_11
    SLICE_X113Y180.D3    net (fanout=2)        0.737   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
    SLICE_X113Y180.D     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o1
    SLICE_X120Y180.CLK   net (fanout=2)        0.781   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (0.650ns logic, 1.518ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X120Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_11 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.377ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_11 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.DQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_11
    SLICE_X113Y180.D3    net (fanout=2)        0.428   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
    SLICE_X113Y180.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o1
    SLICE_X120Y180.SR    net (fanout=2)        0.463   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o
    SLICE_X120Y180.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.377ns (0.486ns logic, 0.891ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.254ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      3.254ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y180.D5    net (fanout=819)      1.740   RESET_IBUF
    SLICE_X113Y180.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o1
    SLICE_X120Y180.SR    net (fanout=2)        0.463   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o
    SLICE_X120Y180.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (1.051ns logic, 2.203ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.686ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.D4    net (fanout=136)      2.737   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.DMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o1
    SLICE_X120Y180.SR    net (fanout=2)        0.463   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o
    SLICE_X120Y180.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.686ns (0.486ns logic, 3.200ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X120Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.245ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_11 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      1.245ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_11 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.DQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_11
    SLICE_X113Y180.D3    net (fanout=2)        0.428   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
    SLICE_X113Y180.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o1
    SLICE_X120Y180.CLK   net (fanout=2)        0.463   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.354ns logic, 0.891ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X120Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.122ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      3.122ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y180.D5    net (fanout=819)      1.740   RESET_IBUF
    SLICE_X113Y180.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o1
    SLICE_X120Y180.CLK   net (fanout=2)        0.463   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (0.919ns logic, 2.203ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X120Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.554ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      3.554ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.D4    net (fanout=136)      2.737   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y180.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o1
    SLICE_X120Y180.CLK   net (fanout=2)        0.463   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (0.354ns logic, 3.200ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.315ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X120Y178.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.315ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.D4    net (fanout=136)      4.360   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o1
    SLICE_X120Y178.SR    net (fanout=2)        1.088   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o
    SLICE_X120Y178.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (0.867ns logic, 5.448ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.849ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.151ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y179.D1    net (fanout=819)      3.277   RESET_IBUF
    SLICE_X112Y179.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o1
    SLICE_X120Y178.SR    net (fanout=2)        1.088   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o
    SLICE_X120Y178.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.151ns (1.786ns logic, 4.365ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_10 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.636ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_10 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.CQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_10
    SLICE_X112Y179.D5    net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_DATA_BUFFER<10>
    SLICE_X112Y179.DMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o1
    SLICE_X120Y178.SR    net (fanout=2)        1.088   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o
    SLICE_X120Y178.CLK   Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.636ns (0.867ns logic, 1.769ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X120Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.015ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.985ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.D4    net (fanout=136)      4.360   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o1
    SLICE_X120Y178.CLK   net (fanout=2)        1.031   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (0.594ns logic, 5.391ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.179ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y179.D1    net (fanout=819)      3.277   RESET_IBUF
    SLICE_X112Y179.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o1
    SLICE_X120Y178.CLK   net (fanout=2)        1.031   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (1.513ns logic, 4.308ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.694ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_10 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.306ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_10 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.CQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_10
    SLICE_X112Y179.D5    net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_DATA_BUFFER<10>
    SLICE_X112Y179.D     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o1
    SLICE_X120Y178.CLK   net (fanout=2)        1.031   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (0.594ns logic, 1.712ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X120Y178.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_10 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.439ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_10 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.CQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_10
    SLICE_X112Y179.D5    net (fanout=2)        0.355   SREG_CONTROL_INST/SPI_DATA_BUFFER<10>
    SLICE_X112Y179.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o1
    SLICE_X120Y178.SR    net (fanout=2)        0.610   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o
    SLICE_X120Y178.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.439ns (0.474ns logic, 0.965ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.735ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      3.735ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y179.D1    net (fanout=819)      2.086   RESET_IBUF
    SLICE_X112Y179.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o1
    SLICE_X120Y178.SR    net (fanout=2)        0.610   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o
    SLICE_X120Y178.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.039ns logic, 2.696ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.D4    net (fanout=136)      2.714   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.DMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o1
    SLICE_X120Y178.SR    net (fanout=2)        0.610   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o
    SLICE_X120Y178.CLK   Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.474ns logic, 3.324ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X120Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.272ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_10 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      1.272ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_10 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.CQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_10
    SLICE_X112Y179.D5    net (fanout=2)        0.355   SREG_CONTROL_INST/SPI_DATA_BUFFER<10>
    SLICE_X112Y179.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o1
    SLICE_X120Y178.CLK   net (fanout=2)        0.563   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.354ns logic, 0.918ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X120Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.568ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      3.568ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y179.D1    net (fanout=819)      2.086   RESET_IBUF
    SLICE_X112Y179.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o1
    SLICE_X120Y178.CLK   net (fanout=2)        0.563   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (0.919ns logic, 2.649ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X120Y178.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.631ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      3.631ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.D4    net (fanout=136)      2.714   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y179.D     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o1
    SLICE_X120Y178.CLK   net (fanout=2)        0.563   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (0.354ns logic, 3.277ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.236ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X119Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.A2    net (fanout=136)      4.557   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o1
    SLICE_X119Y180.SR    net (fanout=2)        0.747   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o
    SLICE_X119Y180.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (0.932ns logic, 5.304ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.327ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.673ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y180.A1    net (fanout=819)      3.075   RESET_IBUF
    SLICE_X112Y180.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o1
    SLICE_X119Y180.SR    net (fanout=2)        0.747   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o
    SLICE_X119Y180.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.673ns (1.851ns logic, 3.822ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_9 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_9 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.BQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_9
    SLICE_X112Y180.A4    net (fanout=2)        0.694   SREG_CONTROL_INST/SPI_DATA_BUFFER<9>
    SLICE_X112Y180.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o1
    SLICE_X119Y180.SR    net (fanout=2)        0.747   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o
    SLICE_X119Y180.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.373ns (0.932ns logic, 1.441ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X119Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.276ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.724ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.A2    net (fanout=136)      4.557   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o1
    SLICE_X119Y180.CLK   net (fanout=2)        0.573   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o
    -------------------------------------------------  ---------------------------
    Total                                      5.724ns (0.594ns logic, 5.130ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.839ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.161ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y180.A1    net (fanout=819)      3.075   RESET_IBUF
    SLICE_X112Y180.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o1
    SLICE_X119Y180.CLK   net (fanout=2)        0.573   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o
    -------------------------------------------------  ---------------------------
    Total                                      5.161ns (1.513ns logic, 3.648ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.139ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_9 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.861ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_9 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.BQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_9
    SLICE_X112Y180.A4    net (fanout=2)        0.694   SREG_CONTROL_INST/SPI_DATA_BUFFER<9>
    SLICE_X112Y180.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o1
    SLICE_X119Y180.CLK   net (fanout=2)        0.573   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (0.594ns logic, 1.267ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X119Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_9 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_9 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.BQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_9
    SLICE_X112Y180.A4    net (fanout=2)        0.360   SREG_CONTROL_INST/SPI_DATA_BUFFER<9>
    SLICE_X112Y180.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o1
    SLICE_X119Y180.SR    net (fanout=2)        0.420   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o
    SLICE_X119Y180.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (0.544ns logic, 0.780ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.478ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      3.478ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y180.A1    net (fanout=819)      1.949   RESET_IBUF
    SLICE_X112Y180.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o1
    SLICE_X119Y180.SR    net (fanout=2)        0.420   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o
    SLICE_X119Y180.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (1.109ns logic, 2.369ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.A2    net (fanout=136)      2.873   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o1
    SLICE_X119Y180.SR    net (fanout=2)        0.420   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o
    SLICE_X119Y180.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (0.544ns logic, 3.293ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X119Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.000ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_9 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      1.000ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_9 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.BQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_9
    SLICE_X112Y180.A4    net (fanout=2)        0.360   SREG_CONTROL_INST/SPI_DATA_BUFFER<9>
    SLICE_X112Y180.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o1
    SLICE_X119Y180.CLK   net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o
    -------------------------------------------------  ---------------------------
    Total                                      1.000ns (0.354ns logic, 0.646ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X119Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.154ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      3.154ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y180.A1    net (fanout=819)      1.949   RESET_IBUF
    SLICE_X112Y180.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o1
    SLICE_X119Y180.CLK   net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (0.919ns logic, 2.235ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X119Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.513ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      3.513ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.A2    net (fanout=136)      2.873   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y180.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o1
    SLICE_X119Y180.CLK   net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (0.354ns logic, 3.159ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.936ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.936ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.A2    net (fanout=136)      4.944   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o1
    SLICE_X121Y183.SR    net (fanout=2)        1.060   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o
    SLICE_X121Y183.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.936ns (0.932ns logic, 6.004ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.236ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.764ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y183.A1    net (fanout=819)      2.853   RESET_IBUF
    SLICE_X112Y183.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o1
    SLICE_X121Y183.SR    net (fanout=2)        1.060   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o
    SLICE_X121Y183.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.764ns (1.851ns logic, 3.913ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_8 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_8 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.AQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_8
    SLICE_X112Y183.A3    net (fanout=2)        0.897   SREG_CONTROL_INST/SPI_DATA_BUFFER<8>
    SLICE_X112Y183.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o1
    SLICE_X121Y183.SR    net (fanout=2)        1.060   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o
    SLICE_X121Y183.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (0.932ns logic, 1.957ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.864ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.136ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.A2    net (fanout=136)      4.944   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o1
    SLICE_X121Y183.CLK   net (fanout=2)        0.598   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o
    -------------------------------------------------  ---------------------------
    Total                                      6.136ns (0.594ns logic, 5.542ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.036ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y183.A1    net (fanout=819)      2.853   RESET_IBUF
    SLICE_X112Y183.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o1
    SLICE_X121Y183.CLK   net (fanout=2)        0.598   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (1.513ns logic, 3.451ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.911ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_8 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.089ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_8 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.AQ    Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_8
    SLICE_X112Y183.A3    net (fanout=2)        0.897   SREG_CONTROL_INST/SPI_DATA_BUFFER<8>
    SLICE_X112Y183.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o1
    SLICE_X121Y183.CLK   net (fanout=2)        0.598   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o
    -------------------------------------------------  ---------------------------
    Total                                      2.089ns (0.594ns logic, 1.495ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.662ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_8 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_8 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.AQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_8
    SLICE_X112Y183.A3    net (fanout=2)        0.513   SREG_CONTROL_INST/SPI_DATA_BUFFER<8>
    SLICE_X112Y183.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o1
    SLICE_X121Y183.SR    net (fanout=2)        0.605   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o
    SLICE_X121Y183.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.544ns logic, 1.118ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.538ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      3.538ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y183.A1    net (fanout=819)      1.824   RESET_IBUF
    SLICE_X112Y183.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o1
    SLICE_X121Y183.SR    net (fanout=2)        0.605   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o
    SLICE_X121Y183.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.538ns (1.109ns logic, 2.429ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.A2    net (fanout=136)      3.120   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o1
    SLICE_X121Y183.SR    net (fanout=2)        0.605   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o
    SLICE_X121Y183.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (0.544ns logic, 3.725ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.184ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_8 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      1.184ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_8 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.AQ    Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_8
    SLICE_X112Y183.A3    net (fanout=2)        0.513   SREG_CONTROL_INST/SPI_DATA_BUFFER<8>
    SLICE_X112Y183.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o1
    SLICE_X121Y183.CLK   net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.354ns logic, 0.830ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.060ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      3.060ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y183.A1    net (fanout=819)      1.824   RESET_IBUF
    SLICE_X112Y183.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o1
    SLICE_X121Y183.CLK   net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (0.919ns logic, 2.141ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.791ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      3.791ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.A2    net (fanout=136)      3.120   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o1
    SLICE_X121Y183.CLK   net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.354ns logic, 3.437ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.198ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X117Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.B5    net (fanout=136)      4.701   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o1
    SLICE_X117Y183.SR    net (fanout=2)        0.565   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o
    SLICE_X117Y183.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.198ns (0.932ns logic, 5.266ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.936ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.064ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y183.B4    net (fanout=819)      2.648   RESET_IBUF
    SLICE_X112Y183.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o1
    SLICE_X117Y183.SR    net (fanout=2)        0.565   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o
    SLICE_X117Y183.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.064ns (1.851ns logic, 3.213ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_7 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_7 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.DMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_7
    SLICE_X112Y183.B2    net (fanout=1)        0.876   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
    SLICE_X112Y183.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o1
    SLICE_X117Y183.SR    net (fanout=2)        0.565   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o
    SLICE_X117Y183.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (1.002ns logic, 1.441ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X117Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.171ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.829ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.B5    net (fanout=136)      4.701   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o1
    SLICE_X117Y183.CLK   net (fanout=2)        0.534   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (0.594ns logic, 5.235ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.305ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y183.B4    net (fanout=819)      2.648   RESET_IBUF
    SLICE_X112Y183.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o1
    SLICE_X117Y183.CLK   net (fanout=2)        0.534   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.513ns logic, 3.182ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.926ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_7 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.074ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_7 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.DMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_7
    SLICE_X112Y183.B2    net (fanout=1)        0.876   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
    SLICE_X112Y183.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o1
    SLICE_X117Y183.CLK   net (fanout=2)        0.534   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.664ns logic, 1.410ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X117Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_7 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.388ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_7 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.DMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_7
    SLICE_X112Y183.B2    net (fanout=1)        0.481   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
    SLICE_X112Y183.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o1
    SLICE_X117Y183.SR    net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o
    SLICE_X117Y183.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (0.590ns logic, 0.798ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.097ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      3.097ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y183.B4    net (fanout=819)      1.671   RESET_IBUF
    SLICE_X112Y183.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o1
    SLICE_X117Y183.SR    net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o
    SLICE_X117Y183.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (1.109ns logic, 1.988ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.B5    net (fanout=136)      2.937   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o1
    SLICE_X117Y183.SR    net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o
    SLICE_X117Y183.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.544ns logic, 3.254ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X117Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.185ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_7 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      1.185ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_7 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.DMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_7
    SLICE_X112Y183.B2    net (fanout=1)        0.481   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
    SLICE_X112Y183.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o1
    SLICE_X117Y183.CLK   net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (0.400ns logic, 0.785ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X117Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.894ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      2.894ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y183.B4    net (fanout=819)      1.671   RESET_IBUF
    SLICE_X112Y183.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o1
    SLICE_X117Y183.CLK   net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.919ns logic, 1.975ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X117Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.595ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      3.595ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.B5    net (fanout=136)      2.937   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y183.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o1
    SLICE_X117Y183.CLK   net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (0.354ns logic, 3.241ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.842ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X117Y187.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y187.A1    net (fanout=136)      5.358   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y187.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o1
    SLICE_X117Y187.SR    net (fanout=2)        0.500   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o
    SLICE_X117Y187.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (0.984ns logic, 5.858ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.519ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.481ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y187.A5    net (fanout=819)      2.078   RESET_IBUF
    SLICE_X113Y187.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o1
    SLICE_X117Y187.SR    net (fanout=2)        0.500   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o
    SLICE_X117Y187.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.481ns (1.903ns logic, 2.578ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_6 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_6 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.CMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_6
    SLICE_X113Y187.A3    net (fanout=1)        0.935   SREG_CONTROL_INST/SPI_DATA_BUFFER<6>
    SLICE_X113Y187.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o1
    SLICE_X117Y187.SR    net (fanout=2)        0.500   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o
    SLICE_X117Y187.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.054ns logic, 1.435ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X117Y187.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.315ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.685ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y187.A1    net (fanout=136)      5.358   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y187.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o1
    SLICE_X117Y187.CLK   net (fanout=2)        0.677   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
    -------------------------------------------------  ---------------------------
    Total                                      6.685ns (0.650ns logic, 6.035ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.676ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y187.A5    net (fanout=819)      2.078   RESET_IBUF
    SLICE_X113Y187.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o1
    SLICE_X117Y187.CLK   net (fanout=2)        0.677   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (1.569ns logic, 2.755ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.668ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_6 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.332ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_6 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.CMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_6
    SLICE_X113Y187.A3    net (fanout=1)        0.935   SREG_CONTROL_INST/SPI_DATA_BUFFER<6>
    SLICE_X113Y187.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o1
    SLICE_X117Y187.CLK   net (fanout=2)        0.677   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
    -------------------------------------------------  ---------------------------
    Total                                      2.332ns (0.720ns logic, 1.612ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X117Y187.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_6 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.380ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_6 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.CMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_6
    SLICE_X113Y187.A3    net (fanout=1)        0.542   SREG_CONTROL_INST/SPI_DATA_BUFFER<6>
    SLICE_X113Y187.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o1
    SLICE_X117Y187.SR    net (fanout=2)        0.236   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o
    SLICE_X117Y187.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (0.602ns logic, 0.778ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.666ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      2.666ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y187.A5    net (fanout=819)      1.309   RESET_IBUF
    SLICE_X113Y187.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o1
    SLICE_X117Y187.SR    net (fanout=2)        0.236   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o
    SLICE_X117Y187.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (1.121ns logic, 1.545ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.178ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y187.A1    net (fanout=136)      3.386   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y187.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o1
    SLICE_X117Y187.SR    net (fanout=2)        0.236   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o
    SLICE_X117Y187.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.178ns (0.556ns logic, 3.622ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X117Y187.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.316ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_6 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      1.316ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_6 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.CMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_6
    SLICE_X113Y187.A3    net (fanout=1)        0.542   SREG_CONTROL_INST/SPI_DATA_BUFFER<6>
    SLICE_X113Y187.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o1
    SLICE_X117Y187.CLK   net (fanout=2)        0.374   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.400ns logic, 0.916ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X117Y187.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.602ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      2.602ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y187.A5    net (fanout=819)      1.309   RESET_IBUF
    SLICE_X113Y187.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o1
    SLICE_X117Y187.CLK   net (fanout=2)        0.374   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.919ns logic, 1.683ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X117Y187.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.114ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      4.114ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y187.A1    net (fanout=136)      3.386   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y187.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o1
    SLICE_X117Y187.CLK   net (fanout=2)        0.374   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (0.354ns logic, 3.760ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.036ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X117Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y188.A2    net (fanout=136)      5.383   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y188.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o1
    SLICE_X117Y188.SR    net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o
    SLICE_X117Y188.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (0.932ns logic, 6.104ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.393ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.607ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y188.A3    net (fanout=819)      2.035   RESET_IBUF
    SLICE_X112Y188.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o1
    SLICE_X117Y188.SR    net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o
    SLICE_X117Y188.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.607ns (1.851ns logic, 2.756ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_5 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.872ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_5 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.BMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_5
    SLICE_X112Y188.A4    net (fanout=1)        1.149   SREG_CONTROL_INST/SPI_DATA_BUFFER<5>
    SLICE_X112Y188.AMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o1
    SLICE_X117Y188.SR    net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o
    SLICE_X117Y188.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (1.002ns logic, 1.870ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X117Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.346ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.654ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y188.A2    net (fanout=136)      5.383   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y188.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o1
    SLICE_X117Y188.CLK   net (fanout=2)        0.677   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (0.594ns logic, 6.060ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.775ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.225ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y188.A3    net (fanout=819)      2.035   RESET_IBUF
    SLICE_X112Y188.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o1
    SLICE_X117Y188.CLK   net (fanout=2)        0.677   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
    -------------------------------------------------  ---------------------------
    Total                                      4.225ns (1.513ns logic, 2.712ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.510ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_5 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.490ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_5 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.BMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_5
    SLICE_X112Y188.A4    net (fanout=1)        1.149   SREG_CONTROL_INST/SPI_DATA_BUFFER<5>
    SLICE_X112Y188.A     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o1
    SLICE_X117Y188.CLK   net (fanout=2)        0.677   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.664ns logic, 1.826ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X117Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_5 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.584ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_5 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.BMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_5
    SLICE_X112Y188.A4    net (fanout=1)        0.629   SREG_CONTROL_INST/SPI_DATA_BUFFER<5>
    SLICE_X112Y188.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o1
    SLICE_X117Y188.SR    net (fanout=2)        0.365   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o
    SLICE_X117Y188.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.584ns (0.590ns logic, 0.994ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.763ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      2.763ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y188.A3    net (fanout=819)      1.289   RESET_IBUF
    SLICE_X112Y188.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o1
    SLICE_X117Y188.SR    net (fanout=2)        0.365   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o
    SLICE_X117Y188.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (1.109ns logic, 1.654ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.304ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y188.A2    net (fanout=136)      3.395   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y188.AMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o1
    SLICE_X117Y188.SR    net (fanout=2)        0.365   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o
    SLICE_X117Y188.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (0.544ns logic, 3.760ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X117Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.403ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_5 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      1.403ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_5 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.BMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_5
    SLICE_X112Y188.A4    net (fanout=1)        0.629   SREG_CONTROL_INST/SPI_DATA_BUFFER<5>
    SLICE_X112Y188.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o1
    SLICE_X117Y188.CLK   net (fanout=2)        0.374   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.400ns logic, 1.003ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X117Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.582ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      2.582ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y188.A3    net (fanout=819)      1.289   RESET_IBUF
    SLICE_X112Y188.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o1
    SLICE_X117Y188.CLK   net (fanout=2)        0.374   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (0.919ns logic, 1.663ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X117Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.123ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      4.123ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y188.A2    net (fanout=136)      3.395   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y188.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o1
    SLICE_X117Y188.CLK   net (fanout=2)        0.374   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (0.354ns logic, 3.769ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.420ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X115Y186.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y186.A5    net (fanout=136)      4.949   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y186.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o1
    SLICE_X115Y186.SR    net (fanout=2)        0.487   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o
    SLICE_X115Y186.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.420ns (0.984ns logic, 5.436ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.382ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.618ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y186.A3    net (fanout=819)      2.228   RESET_IBUF
    SLICE_X113Y186.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o1
    SLICE_X115Y186.SR    net (fanout=2)        0.487   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o
    SLICE_X115Y186.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.618ns (1.903ns logic, 2.715ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_4 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_4 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.AMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_4
    SLICE_X113Y186.A4    net (fanout=1)        0.958   SREG_CONTROL_INST/SPI_DATA_BUFFER<4>
    SLICE_X113Y186.AMUX  Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o1
    SLICE_X115Y186.SR    net (fanout=2)        0.487   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o
    SLICE_X115Y186.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.499ns (1.054ns logic, 1.445ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X115Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.091ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.909ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y186.A5    net (fanout=136)      4.949   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y186.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o1
    SLICE_X115Y186.CLK   net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
    -------------------------------------------------  ---------------------------
    Total                                      5.909ns (0.650ns logic, 5.259ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.893ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.107ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y186.A3    net (fanout=819)      2.228   RESET_IBUF
    SLICE_X113Y186.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o1
    SLICE_X115Y186.CLK   net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (1.569ns logic, 2.538ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.012ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_4 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.988ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_4 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.AMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_4
    SLICE_X113Y186.A4    net (fanout=1)        0.958   SREG_CONTROL_INST/SPI_DATA_BUFFER<4>
    SLICE_X113Y186.A     Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o1
    SLICE_X115Y186.CLK   net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (0.720ns logic, 1.268ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X115Y186.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_4 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.383ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_4 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.AMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_4
    SLICE_X113Y186.A4    net (fanout=1)        0.516   SREG_CONTROL_INST/SPI_DATA_BUFFER<4>
    SLICE_X113Y186.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o1
    SLICE_X115Y186.SR    net (fanout=2)        0.265   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o
    SLICE_X115Y186.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (0.602ns logic, 0.781ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.812ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      2.812ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y186.A3    net (fanout=819)      1.426   RESET_IBUF
    SLICE_X113Y186.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o1
    SLICE_X115Y186.SR    net (fanout=2)        0.265   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o
    SLICE_X115Y186.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (1.121ns logic, 1.691ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y186.A5    net (fanout=136)      3.110   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y186.AMUX  Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o1
    SLICE_X115Y186.SR    net (fanout=2)        0.265   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o
    SLICE_X115Y186.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (0.556ns logic, 3.375ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X115Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.039ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_4 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      1.039ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_4 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.AMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_4
    SLICE_X113Y186.A4    net (fanout=1)        0.516   SREG_CONTROL_INST/SPI_DATA_BUFFER<4>
    SLICE_X113Y186.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o1
    SLICE_X115Y186.CLK   net (fanout=2)        0.123   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
    -------------------------------------------------  ---------------------------
    Total                                      1.039ns (0.400ns logic, 0.639ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X115Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.468ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      2.468ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X113Y186.A3    net (fanout=819)      1.426   RESET_IBUF
    SLICE_X113Y186.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o1
    SLICE_X115Y186.CLK   net (fanout=2)        0.123   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
    -------------------------------------------------  ---------------------------
    Total                                      2.468ns (0.919ns logic, 1.549ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X115Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.587ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      3.587ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y186.A5    net (fanout=136)      3.110   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X113Y186.A     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o1
    SLICE_X115Y186.CLK   net (fanout=2)        0.123   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (0.354ns logic, 3.233ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.316ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X115Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.316ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.C5    net (fanout=136)      4.702   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.CMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o1
    SLICE_X115Y183.SR    net (fanout=2)        0.682   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o
    SLICE_X115Y183.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.316ns (0.932ns logic, 5.384ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.855ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y182.C4    net (fanout=819)      2.612   RESET_IBUF
    SLICE_X112Y182.CMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o1
    SLICE_X115Y183.SR    net (fanout=2)        0.682   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o
    SLICE_X115Y183.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (1.851ns logic, 3.294ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_3 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_3 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.DMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_3
    SLICE_X112Y182.C3    net (fanout=1)        0.730   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
    SLICE_X112Y182.CMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o1
    SLICE_X115Y183.SR    net (fanout=2)        0.682   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o
    SLICE_X115Y183.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.414ns (1.002ns logic, 1.412ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X115Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.186ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.814ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.C5    net (fanout=136)      4.702   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.C     Tilo                  0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o1
    SLICE_X115Y183.CLK   net (fanout=2)        0.517   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o
    -------------------------------------------------  ---------------------------
    Total                                      5.814ns (0.595ns logic, 5.219ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.357ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y182.C4    net (fanout=819)      2.612   RESET_IBUF
    SLICE_X112Y182.C     Tilo                  0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o1
    SLICE_X115Y183.CLK   net (fanout=2)        0.517   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (1.514ns logic, 3.129ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.088ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_3 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.912ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_3 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.DMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_3
    SLICE_X112Y182.C3    net (fanout=1)        0.730   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
    SLICE_X112Y182.C     Tilo                  0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o1
    SLICE_X115Y183.CLK   net (fanout=2)        0.517   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (0.665ns logic, 1.247ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X115Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_3 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_3 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.DMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_3
    SLICE_X112Y182.C3    net (fanout=1)        0.424   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
    SLICE_X112Y182.CMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o1
    SLICE_X115Y183.SR    net (fanout=2)        0.376   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o
    SLICE_X115Y183.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.590ns logic, 0.800ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.145ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      3.145ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y182.C4    net (fanout=819)      1.660   RESET_IBUF
    SLICE_X112Y182.CMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o1
    SLICE_X115Y183.SR    net (fanout=2)        0.376   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o
    SLICE_X115Y183.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (1.109ns logic, 2.036ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.885ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.C5    net (fanout=136)      2.965   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.CMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o1
    SLICE_X115Y183.SR    net (fanout=2)        0.376   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o
    SLICE_X115Y183.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (0.544ns logic, 3.341ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X115Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.120ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_3 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      1.120ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_3 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.DMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_3
    SLICE_X112Y182.C3    net (fanout=1)        0.424   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
    SLICE_X112Y182.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o1
    SLICE_X115Y183.CLK   net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (0.400ns logic, 0.720ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X115Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.875ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      2.875ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X112Y182.C4    net (fanout=819)      1.660   RESET_IBUF
    SLICE_X112Y182.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o1
    SLICE_X115Y183.CLK   net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (0.919ns logic, 1.956ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X115Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.615ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      3.615ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.C5    net (fanout=136)      2.965   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X112Y182.C     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o1
    SLICE_X115Y183.CLK   net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.354ns logic, 3.261ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.209ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X111Y177.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y177.D4    net (fanout=136)      3.949   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y177.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o1
    SLICE_X111Y177.SR    net (fanout=2)        0.338   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o
    SLICE_X111Y177.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.209ns (0.922ns logic, 4.287ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.868ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.132ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y177.D5    net (fanout=819)      2.953   RESET_IBUF
    SLICE_X110Y177.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o1
    SLICE_X111Y177.SR    net (fanout=2)        0.338   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o
    SLICE_X111Y177.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (1.841ns logic, 3.291ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_2 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.017ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_2 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.CMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_2
    SLICE_X110Y177.D3    net (fanout=1)        0.687   SREG_CONTROL_INST/SPI_DATA_BUFFER<2>
    SLICE_X110Y177.DMUX  Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o1
    SLICE_X111Y177.SR    net (fanout=2)        0.338   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o
    SLICE_X111Y177.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.017ns (0.992ns logic, 1.025ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X111Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.981ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.019ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y177.D4    net (fanout=136)      3.949   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y177.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o1
    SLICE_X111Y177.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (0.596ns logic, 4.423ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.058ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.942ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y177.D5    net (fanout=819)      2.953   RESET_IBUF
    SLICE_X110Y177.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o1
    SLICE_X111Y177.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (1.515ns logic, 3.427ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.173ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_2 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.827ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_2 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.CMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_2
    SLICE_X110Y177.D3    net (fanout=1)        0.687   SREG_CONTROL_INST/SPI_DATA_BUFFER<2>
    SLICE_X110Y177.D     Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o1
    SLICE_X111Y177.CLK   net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o
    -------------------------------------------------  ---------------------------
    Total                                      1.827ns (0.666ns logic, 1.161ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X111Y177.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_2 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.134ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_2 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.CMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_2
    SLICE_X110Y177.D3    net (fanout=1)        0.377   SREG_CONTROL_INST/SPI_DATA_BUFFER<2>
    SLICE_X110Y177.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o1
    SLICE_X111Y177.SR    net (fanout=2)        0.175   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o
    SLICE_X111Y177.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.134ns (0.582ns logic, 0.552ns route)
                                                       (51.3% logic, 48.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.109ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      3.109ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y177.D5    net (fanout=819)      1.833   RESET_IBUF
    SLICE_X110Y177.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o1
    SLICE_X111Y177.SR    net (fanout=2)        0.175   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o
    SLICE_X111Y177.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (1.101ns logic, 2.008ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.165ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y177.D4    net (fanout=136)      2.454   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y177.DMUX  Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o1
    SLICE_X111Y177.SR    net (fanout=2)        0.175   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o
    SLICE_X111Y177.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (0.536ns logic, 2.629ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X111Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.054ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_2 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      1.054ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_2 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.CMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_2
    SLICE_X110Y177.D3    net (fanout=1)        0.377   SREG_CONTROL_INST/SPI_DATA_BUFFER<2>
    SLICE_X110Y177.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o1
    SLICE_X111Y177.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (0.386ns logic, 0.668ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X111Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.029ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      3.029ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X110Y177.D5    net (fanout=819)      1.833   RESET_IBUF
    SLICE_X110Y177.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o1
    SLICE_X111Y177.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o
    -------------------------------------------------  ---------------------------
    Total                                      3.029ns (0.905ns logic, 2.124ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X111Y177.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.085ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      3.085ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y177.D4    net (fanout=136)      2.454   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X110Y177.D     Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o1
    SLICE_X111Y177.CLK   net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (0.340ns logic, 2.745ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.812ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y165.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.188ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.812ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y165.B1    net (fanout=819)      4.615   RESET_IBUF
    SLICE_X108Y165.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o1
    SLICE_X109Y165.CLK   net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o
    -------------------------------------------------  ---------------------------
    Total                                      6.812ns (1.513ns logic, 5.299ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.878ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.122ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y165.B2    net (fanout=136)      2.844   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y165.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o1
    SLICE_X109Y165.CLK   net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (0.594ns logic, 3.528ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.180ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_1 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.820ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_1 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.BMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_1
    SLICE_X108Y165.B3    net (fanout=1)        1.472   SREG_CONTROL_INST/SPI_DATA_BUFFER<1>
    SLICE_X108Y165.B     Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o1
    SLICE_X109Y165.CLK   net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o
    -------------------------------------------------  ---------------------------
    Total                                      2.820ns (0.664ns logic, 2.156ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y165.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.196ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.804ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y165.B1    net (fanout=819)      4.615   RESET_IBUF
    SLICE_X108Y165.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o1
    SLICE_X109Y165.SR    net (fanout=2)        0.338   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o
    SLICE_X109Y165.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.804ns (1.851ns logic, 4.953ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y165.B2    net (fanout=136)      2.844   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y165.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o1
    SLICE_X109Y165.SR    net (fanout=2)        0.338   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o
    SLICE_X109Y165.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (0.932ns logic, 3.182ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_1 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_1 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.BMUX  Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_1
    SLICE_X108Y165.B3    net (fanout=1)        1.472   SREG_CONTROL_INST/SPI_DATA_BUFFER<1>
    SLICE_X108Y165.BMUX  Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o1
    SLICE_X109Y165.SR    net (fanout=2)        0.338   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o
    SLICE_X109Y165.CLK   Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (1.002ns logic, 1.810ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y165.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_1 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_1 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.BMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_1
    SLICE_X108Y165.B3    net (fanout=1)        0.834   SREG_CONTROL_INST/SPI_DATA_BUFFER<1>
    SLICE_X108Y165.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o1
    SLICE_X109Y165.SR    net (fanout=2)        0.175   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o
    SLICE_X109Y165.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.590ns logic, 1.009ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.451ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y165.B2    net (fanout=136)      1.732   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y165.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o1
    SLICE_X109Y165.SR    net (fanout=2)        0.175   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o
    SLICE_X109Y165.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (0.544ns logic, 1.907ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.203ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      4.203ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y165.B1    net (fanout=819)      2.919   RESET_IBUF
    SLICE_X108Y165.BMUX  Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o1
    SLICE_X109Y165.SR    net (fanout=2)        0.175   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o
    SLICE_X109Y165.CLK   Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (1.109ns logic, 3.094ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y165.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.591ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_1 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      1.591ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_1 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.BMUX  Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_1
    SLICE_X108Y165.B3    net (fanout=1)        0.834   SREG_CONTROL_INST/SPI_DATA_BUFFER<1>
    SLICE_X108Y165.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o1
    SLICE_X109Y165.CLK   net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (0.400ns logic, 1.191ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y165.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.443ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      2.443ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y165.B2    net (fanout=136)      1.732   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X108Y165.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o1
    SLICE_X109Y165.CLK   net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (0.354ns logic, 2.089ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y165.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.195ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      4.195ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X108Y165.B1    net (fanout=819)      2.919   RESET_IBUF
    SLICE_X108Y165.B     Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o1
    SLICE_X109Y165.CLK   net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (0.919ns logic, 3.276ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.421ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X76Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.579ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.421ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X77Y176.A3     net (fanout=819)      5.114   RESET_IBUF
    SLICE_X77Y176.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o1
    SLICE_X76Y176.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o
    SLICE_X76Y176.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.421ns (1.838ns logic, 5.583ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y176.A5     net (fanout=136)      2.701   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y176.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o1
    SLICE_X76Y176.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o
    SLICE_X76Y176.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (0.919ns logic, 3.170ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_126 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_126 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y175.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<129>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_126
    SLICE_X77Y176.A4     net (fanout=2)        0.704   SREG_CONTROL_INST/SPI_DATA_BUFFER<126>
    SLICE_X77Y176.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o1
    SLICE_X76Y176.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o
    SLICE_X76Y176.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (0.936ns logic, 1.173ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X76Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.637ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.363ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X77Y176.A3     net (fanout=819)      5.114   RESET_IBUF
    SLICE_X77Y176.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o1
    SLICE_X76Y176.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      7.363ns (1.569ns logic, 5.794ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.969ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y176.A5     net (fanout=136)      2.701   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y176.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o1
    SLICE_X76Y176.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (0.650ns logic, 3.381ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.949ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_126 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_126 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y175.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<129>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_126
    SLICE_X77Y176.A4     net (fanout=2)        0.704   SREG_CONTROL_INST/SPI_DATA_BUFFER<126>
    SLICE_X77Y176.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o1
    SLICE_X76Y176.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.667ns logic, 1.384ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X76Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_126 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.149ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_126 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y175.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<129>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_126
    SLICE_X77Y176.A4     net (fanout=2)        0.373   SREG_CONTROL_INST/SPI_DATA_BUFFER<126>
    SLICE_X77Y176.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o1
    SLICE_X76Y176.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o
    SLICE_X76Y176.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.488ns logic, 0.661ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.412ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y176.A5     net (fanout=136)      1.638   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y176.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o1
    SLICE_X76Y176.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o
    SLICE_X76Y176.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (0.486ns logic, 1.926ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.570ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      4.570ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X77Y176.A3     net (fanout=819)      3.231   RESET_IBUF
    SLICE_X77Y176.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o1
    SLICE_X76Y176.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o
    SLICE_X76Y176.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.051ns logic, 3.519ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X76Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.082ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_126 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      1.082ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_126 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y175.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<129>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_126
    SLICE_X77Y176.A4     net (fanout=2)        0.373   SREG_CONTROL_INST/SPI_DATA_BUFFER<126>
    SLICE_X77Y176.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o1
    SLICE_X76Y176.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.356ns logic, 0.726ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X76Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.345ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      2.345ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y176.A5     net (fanout=136)      1.638   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y176.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o1
    SLICE_X76Y176.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.354ns logic, 1.991ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X76Y176.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.503ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      4.503ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X77Y176.A3     net (fanout=819)      3.231   RESET_IBUF
    SLICE_X77Y176.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o1
    SLICE_X76Y176.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (0.919ns logic, 3.584ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.894ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X78Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.106ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.894ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y179.D3     net (fanout=819)      3.366   RESET_IBUF
    SLICE_X98Y179.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o1
    SLICE_X78Y179.SR     net (fanout=2)        1.737   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o
    SLICE_X78Y179.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.894ns (1.791ns logic, 5.103ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y179.D4     net (fanout=136)      2.675   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y179.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o1
    SLICE_X78Y179.SR     net (fanout=2)        1.737   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o
    SLICE_X78Y179.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.284ns (0.872ns logic, 4.412ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_125 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_125 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.DMUX   Tshcko                0.488   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_125
    SLICE_X98Y179.D5     net (fanout=2)        1.407   SREG_CONTROL_INST/SPI_DATA_BUFFER<125>
    SLICE_X98Y179.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o1
    SLICE_X78Y179.SR     net (fanout=2)        1.737   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o
    SLICE_X78Y179.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (0.969ns logic, 3.144ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X78Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.159ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.841ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y179.D3     net (fanout=819)      3.366   RESET_IBUF
    SLICE_X98Y179.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o1
    SLICE_X78Y179.CLK    net (fanout=2)        1.960   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      6.841ns (1.515ns logic, 5.326ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.769ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.231ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y179.D4     net (fanout=136)      2.675   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y179.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o1
    SLICE_X78Y179.CLK    net (fanout=2)        1.960   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (0.596ns logic, 4.635ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.940ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_125 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.060ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_125 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.DMUX   Tshcko                0.488   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_125
    SLICE_X98Y179.D5     net (fanout=2)        1.407   SREG_CONTROL_INST/SPI_DATA_BUFFER<125>
    SLICE_X98Y179.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o1
    SLICE_X78Y179.CLK    net (fanout=2)        1.960   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (0.693ns logic, 3.367ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X78Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_125 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.381ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_125 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.DMUX   Tshcko                0.266   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_125
    SLICE_X98Y179.D5     net (fanout=2)        0.804   SREG_CONTROL_INST/SPI_DATA_BUFFER<125>
    SLICE_X98Y179.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o1
    SLICE_X78Y179.SR     net (fanout=2)        1.021   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o
    SLICE_X78Y179.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (0.556ns logic, 1.825ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.111ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y179.D4     net (fanout=136)      1.602   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y179.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o1
    SLICE_X78Y179.SR     net (fanout=2)        1.021   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o
    SLICE_X78Y179.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (0.488ns logic, 2.623ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.260ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      4.260ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y179.D3     net (fanout=819)      2.186   RESET_IBUF
    SLICE_X98Y179.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o1
    SLICE_X78Y179.SR     net (fanout=2)        1.021   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o
    SLICE_X78Y179.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (1.053ns logic, 3.207ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X78Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.405ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_125 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      2.405ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_125 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.DMUX   Tshcko                0.266   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_125
    SLICE_X98Y179.D5     net (fanout=2)        0.804   SREG_CONTROL_INST/SPI_DATA_BUFFER<125>
    SLICE_X98Y179.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o1
    SLICE_X78Y179.CLK    net (fanout=2)        1.193   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (0.408ns logic, 1.997ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X78Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.135ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      3.135ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y179.D4     net (fanout=136)      1.602   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y179.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o1
    SLICE_X78Y179.CLK    net (fanout=2)        1.193   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      3.135ns (0.340ns logic, 2.795ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X78Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.284ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      4.284ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y179.D3     net (fanout=819)      2.186   RESET_IBUF
    SLICE_X98Y179.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o1
    SLICE_X78Y179.CLK    net (fanout=2)        1.193   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.905ns logic, 3.379ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.340ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X81Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.A5     net (fanout=136)      4.570   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o1
    SLICE_X81Y182.SR     net (fanout=2)        2.848   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o
    SLICE_X81Y182.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.340ns (0.922ns logic, 7.418ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.300ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y182.A3     net (fanout=819)      3.011   RESET_IBUF
    SLICE_X98Y182.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o1
    SLICE_X81Y182.SR     net (fanout=2)        2.848   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o
    SLICE_X81Y182.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (1.841ns logic, 5.859ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_124 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_124 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.CMUX   Tshcko                0.488   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_124
    SLICE_X98Y182.A1     net (fanout=2)        1.760   SREG_CONTROL_INST/SPI_DATA_BUFFER<124>
    SLICE_X98Y182.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o1
    SLICE_X81Y182.SR     net (fanout=2)        2.848   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o
    SLICE_X81Y182.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.627ns (1.019ns logic, 4.608ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X81Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.691ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.309ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.A5     net (fanout=136)      4.570   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o1
    SLICE_X81Y182.CLK    net (fanout=2)        2.143   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      7.309ns (0.596ns logic, 6.713ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.331ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.669ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y182.A3     net (fanout=819)      3.011   RESET_IBUF
    SLICE_X98Y182.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o1
    SLICE_X81Y182.CLK    net (fanout=2)        2.143   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      6.669ns (1.515ns logic, 5.154ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.404ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_124 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_124 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.CMUX   Tshcko                0.488   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_124
    SLICE_X98Y182.A1     net (fanout=2)        1.760   SREG_CONTROL_INST/SPI_DATA_BUFFER<124>
    SLICE_X98Y182.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o1
    SLICE_X81Y182.CLK    net (fanout=2)        2.143   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.693ns logic, 3.903ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X81Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_124 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_124 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.CMUX   Tshcko                0.266   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_124
    SLICE_X98Y182.A1     net (fanout=2)        1.044   SREG_CONTROL_INST/SPI_DATA_BUFFER<124>
    SLICE_X98Y182.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o1
    SLICE_X81Y182.SR     net (fanout=2)        1.720   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o
    SLICE_X81Y182.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (0.604ns logic, 2.764ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.791ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      4.791ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y182.A3     net (fanout=819)      1.970   RESET_IBUF
    SLICE_X98Y182.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o1
    SLICE_X81Y182.SR     net (fanout=2)        1.720   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o
    SLICE_X81Y182.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (1.101ns logic, 3.690ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      5.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.A5     net (fanout=136)      2.811   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o1
    SLICE_X81Y182.SR     net (fanout=2)        1.720   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o
    SLICE_X81Y182.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (0.536ns logic, 4.531ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X81Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.754ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_124 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      2.754ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_124 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.CMUX   Tshcko                0.266   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_124
    SLICE_X98Y182.A1     net (fanout=2)        1.044   SREG_CONTROL_INST/SPI_DATA_BUFFER<124>
    SLICE_X98Y182.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o1
    SLICE_X81Y182.CLK    net (fanout=2)        1.302   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (0.408ns logic, 2.346ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X81Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.177ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      4.177ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y182.A3     net (fanout=819)      1.970   RESET_IBUF
    SLICE_X98Y182.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o1
    SLICE_X81Y182.CLK    net (fanout=2)        1.302   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      4.177ns (0.905ns logic, 3.272ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X81Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.453ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      4.453ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.A5     net (fanout=136)      2.811   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o1
    SLICE_X81Y182.CLK    net (fanout=2)        1.302   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (0.340ns logic, 4.113ns route)
                                                       (7.6% logic, 92.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.068ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X79Y185.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      9.068ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y185.A4     net (fanout=136)      4.627   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y185.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o1
    SLICE_X79Y185.SR     net (fanout=2)        3.457   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o
    SLICE_X79Y185.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.068ns (0.984ns logic, 8.084ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.728ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.272ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y185.A2     net (fanout=819)      2.912   RESET_IBUF
    SLICE_X99Y185.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o1
    SLICE_X79Y185.SR     net (fanout=2)        3.457   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o
    SLICE_X79Y185.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.272ns (1.903ns logic, 6.369ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_123 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_123 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.BMUX   Tshcko                0.488   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_123
    SLICE_X99Y185.A3     net (fanout=2)        1.684   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
    SLICE_X99Y185.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o1
    SLICE_X79Y185.SR     net (fanout=2)        3.457   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o
    SLICE_X79Y185.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (1.081ns logic, 5.141ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X79Y185.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.492ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.508ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y185.A4     net (fanout=136)      4.627   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y185.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o1
    SLICE_X79Y185.CLK    net (fanout=2)        3.231   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      8.508ns (0.650ns logic, 7.858ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.288ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.712ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y185.A2     net (fanout=819)      2.912   RESET_IBUF
    SLICE_X99Y185.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o1
    SLICE_X79Y185.CLK    net (fanout=2)        3.231   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (1.569ns logic, 6.143ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.338ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_123 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.662ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_123 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.BMUX   Tshcko                0.488   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_123
    SLICE_X99Y185.A3     net (fanout=2)        1.684   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
    SLICE_X99Y185.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o1
    SLICE_X79Y185.CLK    net (fanout=2)        3.231   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      5.662ns (0.747ns logic, 4.915ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X79Y185.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_123 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.737ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_123 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.BMUX   Tshcko                0.266   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_123
    SLICE_X99Y185.A3     net (fanout=2)        1.008   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
    SLICE_X99Y185.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o1
    SLICE_X79Y185.SR     net (fanout=2)        2.105   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o
    SLICE_X79Y185.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (0.624ns logic, 3.113ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.172ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      5.172ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y185.A2     net (fanout=819)      1.946   RESET_IBUF
    SLICE_X99Y185.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o1
    SLICE_X79Y185.SR     net (fanout=2)        2.105   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o
    SLICE_X79Y185.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.172ns (1.121ns logic, 4.051ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      5.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      5.498ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y185.A4     net (fanout=136)      2.837   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y185.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o1
    SLICE_X79Y185.SR     net (fanout=2)        2.105   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o
    SLICE_X79Y185.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.498ns (0.556ns logic, 4.942ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X79Y185.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.378ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_123 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      3.378ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_123 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.BMUX   Tshcko                0.266   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_123
    SLICE_X99Y185.A3     net (fanout=2)        1.008   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
    SLICE_X99Y185.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o1
    SLICE_X79Y185.CLK    net (fanout=2)        1.948   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (0.422ns logic, 2.956ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X79Y185.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.813ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      4.813ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y185.A2     net (fanout=819)      1.946   RESET_IBUF
    SLICE_X99Y185.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o1
    SLICE_X79Y185.CLK    net (fanout=2)        1.948   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (0.919ns logic, 3.894ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X79Y185.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.139ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      5.139ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y185.A4     net (fanout=136)      2.837   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y185.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o1
    SLICE_X79Y185.CLK    net (fanout=2)        1.948   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (0.354ns logic, 4.785ns route)
                                                       (6.9% logic, 93.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.783ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X76Y186.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y188.A2     net (fanout=136)      5.022   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y188.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o1
    SLICE_X76Y186.SR     net (fanout=2)        2.904   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o
    SLICE_X76Y186.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.783ns (0.857ns logic, 7.926ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.768ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.232ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y188.A1     net (fanout=819)      2.552   RESET_IBUF
    SLICE_X98Y188.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o1
    SLICE_X76Y186.SR     net (fanout=2)        2.904   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o
    SLICE_X76Y186.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.232ns (1.776ns logic, 5.456ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_122 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_122 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.AMUX   Tshcko                0.488   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_122
    SLICE_X98Y188.A4     net (fanout=2)        1.822   SREG_CONTROL_INST/SPI_DATA_BUFFER<122>
    SLICE_X98Y188.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o1
    SLICE_X76Y186.SR     net (fanout=2)        2.904   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o
    SLICE_X76Y186.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (0.954ns logic, 4.726ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X76Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.361ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.639ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y188.A2     net (fanout=136)      5.022   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y188.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o1
    SLICE_X76Y186.CLK    net (fanout=2)        3.021   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      8.639ns (0.596ns logic, 8.043ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.912ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.088ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y188.A1     net (fanout=819)      2.552   RESET_IBUF
    SLICE_X98Y188.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o1
    SLICE_X76Y186.CLK    net (fanout=2)        3.021   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      7.088ns (1.515ns logic, 5.573ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.464ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_122 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.536ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_122 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.AMUX   Tshcko                0.488   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_122
    SLICE_X98Y188.A4     net (fanout=2)        1.822   SREG_CONTROL_INST/SPI_DATA_BUFFER<122>
    SLICE_X98Y188.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o1
    SLICE_X76Y186.CLK    net (fanout=2)        3.021   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      5.536ns (0.693ns logic, 4.843ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X76Y186.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_122 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.322ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_122 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.AMUX   Tshcko                0.266   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_122
    SLICE_X98Y188.A4     net (fanout=2)        1.042   SREG_CONTROL_INST/SPI_DATA_BUFFER<122>
    SLICE_X98Y188.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o1
    SLICE_X76Y186.SR     net (fanout=2)        1.746   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o
    SLICE_X76Y186.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.322ns (0.534ns logic, 2.788ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.462ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      4.462ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y188.A1     net (fanout=819)      1.685   RESET_IBUF
    SLICE_X98Y188.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o1
    SLICE_X76Y186.SR     net (fanout=2)        1.746   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o
    SLICE_X76Y186.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (1.031ns logic, 3.431ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      5.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      5.340ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y188.A2     net (fanout=136)      3.128   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y188.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o1
    SLICE_X76Y186.SR     net (fanout=2)        1.746   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o
    SLICE_X76Y186.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.340ns (0.466ns logic, 4.874ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X76Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.234ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_122 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      3.234ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_122 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y175.AMUX   Tshcko                0.266   SREG_CONTROL_INST/SPI_DATA_BUFFER<133>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_122
    SLICE_X98Y188.A4     net (fanout=2)        1.042   SREG_CONTROL_INST/SPI_DATA_BUFFER<122>
    SLICE_X98Y188.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o1
    SLICE_X76Y186.CLK    net (fanout=2)        1.784   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      3.234ns (0.408ns logic, 2.826ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X76Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.374ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      4.374ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y188.A1     net (fanout=819)      1.685   RESET_IBUF
    SLICE_X98Y188.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o1
    SLICE_X76Y186.CLK    net (fanout=2)        1.784   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      4.374ns (0.905ns logic, 3.469ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X76Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.252ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      5.252ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y188.A2     net (fanout=136)      3.128   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y188.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o1
    SLICE_X76Y186.CLK    net (fanout=2)        1.784   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      5.252ns (0.340ns logic, 4.912ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.529ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X74Y187.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.471ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.529ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y187.D2     net (fanout=819)      2.741   RESET_IBUF
    SLICE_X98Y187.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o1
    SLICE_X74Y187.CLK    net (fanout=2)        4.273   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      8.529ns (1.515ns logic, 7.014ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.999ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.001ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.D4     net (fanout=136)      3.132   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o1
    SLICE_X74Y187.CLK    net (fanout=2)        4.273   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      8.001ns (0.596ns logic, 7.405ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.305ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_121 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.695ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_121 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_121
    SLICE_X98Y187.D3     net (fanout=2)        2.826   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
    SLICE_X98Y187.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o1
    SLICE_X74Y187.CLK    net (fanout=2)        4.273   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      7.695ns (0.596ns logic, 7.099ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X74Y187.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.174ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.826ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y187.D2     net (fanout=819)      2.741   RESET_IBUF
    SLICE_X98Y187.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o1
    SLICE_X74Y187.SR     net (fanout=2)        3.294   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o
    SLICE_X74Y187.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.826ns (1.791ns logic, 6.035ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.D4     net (fanout=136)      3.132   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o1
    SLICE_X74Y187.SR     net (fanout=2)        3.294   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o
    SLICE_X74Y187.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.298ns (0.872ns logic, 6.426ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_121 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.992ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_121 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_121
    SLICE_X98Y187.D3     net (fanout=2)        2.826   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
    SLICE_X98Y187.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o1
    SLICE_X74Y187.SR     net (fanout=2)        3.294   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o
    SLICE_X74Y187.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.992ns (0.872ns logic, 6.120ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X74Y187.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_121 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.184ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_121 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_121
    SLICE_X98Y187.D3     net (fanout=2)        1.713   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
    SLICE_X98Y187.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o1
    SLICE_X74Y187.SR     net (fanout=2)        1.983   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o
    SLICE_X74Y187.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.184ns (0.488ns logic, 3.696ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.D4     net (fanout=136)      1.868   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o1
    SLICE_X74Y187.SR     net (fanout=2)        1.983   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o
    SLICE_X74Y187.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.488ns logic, 3.851ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.853ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      4.853ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y187.D2     net (fanout=819)      1.817   RESET_IBUF
    SLICE_X98Y187.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o1
    SLICE_X74Y187.SR     net (fanout=2)        1.983   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o
    SLICE_X74Y187.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.053ns logic, 3.800ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X74Y187.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.662ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_121 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      4.662ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_121 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_121
    SLICE_X98Y187.D3     net (fanout=2)        1.713   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
    SLICE_X98Y187.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o1
    SLICE_X74Y187.CLK    net (fanout=2)        2.609   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      4.662ns (0.340ns logic, 4.322ns route)
                                                       (7.3% logic, 92.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X74Y187.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.817ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      4.817ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.D4     net (fanout=136)      1.868   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o1
    SLICE_X74Y187.CLK    net (fanout=2)        2.609   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      4.817ns (0.340ns logic, 4.477ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X74Y187.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.331ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      5.331ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y187.D2     net (fanout=819)      1.817   RESET_IBUF
    SLICE_X98Y187.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o1
    SLICE_X74Y187.CLK    net (fanout=2)        2.609   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (0.905ns logic, 4.426ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.945ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X73Y186.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.B5     net (fanout=136)      4.590   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.BMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o1
    SLICE_X73Y186.SR     net (fanout=2)        3.433   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o
    SLICE_X73Y186.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.945ns (0.922ns logic, 8.023ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.799ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.201ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y186.B1     net (fanout=819)      2.927   RESET_IBUF
    SLICE_X98Y186.BMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o1
    SLICE_X73Y186.SR     net (fanout=2)        3.433   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o
    SLICE_X73Y186.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.201ns (1.841ns logic, 6.360ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_120 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_120 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_120
    SLICE_X98Y186.B4     net (fanout=2)        2.815   SREG_CONTROL_INST/SPI_DATA_BUFFER<120>
    SLICE_X98Y186.BMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o1
    SLICE_X73Y186.SR     net (fanout=2)        3.433   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o
    SLICE_X73Y186.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.170ns (0.922ns logic, 6.248ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X73Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.601ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.399ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.B5     net (fanout=136)      4.590   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.B      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o1
    SLICE_X73Y186.CLK    net (fanout=2)        3.213   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      8.399ns (0.596ns logic, 7.803ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.345ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y186.B1     net (fanout=819)      2.927   RESET_IBUF
    SLICE_X98Y186.B      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o1
    SLICE_X73Y186.CLK    net (fanout=2)        3.213   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (1.515ns logic, 6.140ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.376ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_120 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.624ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_120 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_120
    SLICE_X98Y186.B4     net (fanout=2)        2.815   SREG_CONTROL_INST/SPI_DATA_BUFFER<120>
    SLICE_X98Y186.B      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o1
    SLICE_X73Y186.CLK    net (fanout=2)        3.213   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      6.624ns (0.596ns logic, 6.028ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X73Y186.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_120 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_120 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_120
    SLICE_X98Y186.B4     net (fanout=2)        1.675   SREG_CONTROL_INST/SPI_DATA_BUFFER<120>
    SLICE_X98Y186.BMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o1
    SLICE_X73Y186.SR     net (fanout=2)        2.077   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o
    SLICE_X73Y186.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (0.536ns logic, 3.752ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.112ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      5.112ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y186.B1     net (fanout=819)      1.934   RESET_IBUF
    SLICE_X98Y186.BMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o1
    SLICE_X73Y186.SR     net (fanout=2)        2.077   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o
    SLICE_X73Y186.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.112ns (1.101ns logic, 4.011ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      5.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      5.451ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.B5     net (fanout=136)      2.838   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.BMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o1
    SLICE_X73Y186.SR     net (fanout=2)        2.077   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o
    SLICE_X73Y186.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.451ns (0.536ns logic, 4.915ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X73Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.960ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_120 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      3.960ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_120 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_120
    SLICE_X98Y186.B4     net (fanout=2)        1.675   SREG_CONTROL_INST/SPI_DATA_BUFFER<120>
    SLICE_X98Y186.B      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o1
    SLICE_X73Y186.CLK    net (fanout=2)        1.945   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (0.340ns logic, 3.620ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X73Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.784ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      4.784ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y186.B1     net (fanout=819)      1.934   RESET_IBUF
    SLICE_X98Y186.B      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o1
    SLICE_X73Y186.CLK    net (fanout=2)        1.945   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (0.905ns logic, 3.879ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X73Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.123ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      5.123ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.B5     net (fanout=136)      2.838   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.B      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o1
    SLICE_X73Y186.CLK    net (fanout=2)        1.945   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (0.340ns logic, 4.783ns route)
                                                       (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.203ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X79Y190.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      9.203ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.D1     net (fanout=136)      5.022   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o1
    SLICE_X79Y190.SR     net (fanout=2)        3.197   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o
    SLICE_X79Y190.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.203ns (0.984ns logic, 8.219ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.395ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.605ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y187.D5     net (fanout=819)      2.505   RESET_IBUF
    SLICE_X99Y187.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o1
    SLICE_X79Y190.SR     net (fanout=2)        3.197   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o
    SLICE_X79Y190.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.605ns (1.903ns logic, 5.702ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_119 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_119 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_119
    SLICE_X99Y187.D3     net (fanout=2)        3.076   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
    SLICE_X99Y187.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o1
    SLICE_X79Y190.SR     net (fanout=2)        3.197   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o
    SLICE_X79Y190.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (0.984ns logic, 6.273ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X79Y190.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.063ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.937ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.D1     net (fanout=136)      5.022   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o1
    SLICE_X79Y190.CLK    net (fanout=2)        3.265   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      8.937ns (0.650ns logic, 8.287ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.661ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.339ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y187.D5     net (fanout=819)      2.505   RESET_IBUF
    SLICE_X99Y187.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o1
    SLICE_X79Y190.CLK    net (fanout=2)        3.265   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      7.339ns (1.569ns logic, 5.770ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.009ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_119 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.991ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_119 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_119
    SLICE_X99Y187.D3     net (fanout=2)        3.076   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
    SLICE_X99Y187.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o1
    SLICE_X79Y190.CLK    net (fanout=2)        3.265   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (0.650ns logic, 6.341ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X79Y190.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_119 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_119 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_119
    SLICE_X99Y187.D3     net (fanout=2)        1.877   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
    SLICE_X99Y187.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o1
    SLICE_X79Y190.SR     net (fanout=2)        1.898   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o
    SLICE_X79Y190.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (0.556ns logic, 3.775ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.641ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      4.641ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y187.D5     net (fanout=819)      1.622   RESET_IBUF
    SLICE_X99Y187.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o1
    SLICE_X79Y190.SR     net (fanout=2)        1.898   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o
    SLICE_X79Y190.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (1.121ns logic, 3.520ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      5.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      5.560ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.D1     net (fanout=136)      3.106   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o1
    SLICE_X79Y190.SR     net (fanout=2)        1.898   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o
    SLICE_X79Y190.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.560ns (0.556ns logic, 5.004ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X79Y190.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.231ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_119 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      4.231ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_119 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_119
    SLICE_X99Y187.D3     net (fanout=2)        1.877   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
    SLICE_X99Y187.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o1
    SLICE_X79Y190.CLK    net (fanout=2)        2.000   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (0.354ns logic, 3.877ns route)
                                                       (8.4% logic, 91.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X79Y190.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.541ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      4.541ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y187.D5     net (fanout=819)      1.622   RESET_IBUF
    SLICE_X99Y187.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o1
    SLICE_X79Y190.CLK    net (fanout=2)        2.000   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (0.919ns logic, 3.622ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X79Y190.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.460ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      5.460ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.D1     net (fanout=136)      3.106   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o1
    SLICE_X79Y190.CLK    net (fanout=2)        2.000   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (0.354ns logic, 5.106ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.105ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X70Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      9.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.A4     net (fanout=136)      4.833   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o1
    SLICE_X70Y189.SR     net (fanout=2)        3.338   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o
    SLICE_X70Y189.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.105ns (0.934ns logic, 8.171ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.222ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.778ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y187.A3     net (fanout=819)      2.587   RESET_IBUF
    SLICE_X99Y187.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o1
    SLICE_X70Y189.SR     net (fanout=2)        3.338   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o
    SLICE_X70Y189.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.778ns (1.853ns logic, 5.925ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_118 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.197ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_118 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_118
    SLICE_X99Y187.A5     net (fanout=2)        2.925   SREG_CONTROL_INST/SPI_DATA_BUFFER<118>
    SLICE_X99Y187.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o1
    SLICE_X70Y189.SR     net (fanout=2)        3.338   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o
    SLICE_X70Y189.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.197ns (0.934ns logic, 6.263ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X70Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.428ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.572ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.A4     net (fanout=136)      4.833   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o1
    SLICE_X70Y189.CLK    net (fanout=2)        3.089   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      8.572ns (0.650ns logic, 7.922ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.755ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.245ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y187.A3     net (fanout=819)      2.587   RESET_IBUF
    SLICE_X99Y187.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o1
    SLICE_X70Y189.CLK    net (fanout=2)        3.089   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      7.245ns (1.569ns logic, 5.676ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.336ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_118 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.664ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_118 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_118
    SLICE_X99Y187.A5     net (fanout=2)        2.925   SREG_CONTROL_INST/SPI_DATA_BUFFER<118>
    SLICE_X99Y187.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o1
    SLICE_X70Y189.CLK    net (fanout=2)        3.089   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      6.664ns (0.650ns logic, 6.014ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X70Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_118 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.345ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_118 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_118
    SLICE_X99Y187.A5     net (fanout=2)        1.796   SREG_CONTROL_INST/SPI_DATA_BUFFER<118>
    SLICE_X99Y187.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o1
    SLICE_X70Y189.SR     net (fanout=2)        2.041   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o
    SLICE_X70Y189.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.345ns (0.508ns logic, 3.837ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.835ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      4.835ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y187.A3     net (fanout=819)      1.721   RESET_IBUF
    SLICE_X99Y187.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o1
    SLICE_X70Y189.SR     net (fanout=2)        2.041   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o
    SLICE_X70Y189.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (1.073ns logic, 3.762ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      5.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      5.505ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.A4     net (fanout=136)      2.956   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o1
    SLICE_X70Y189.SR     net (fanout=2)        2.041   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o
    SLICE_X70Y189.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.505ns (0.508ns logic, 4.997ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X70Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.979ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_118 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      3.979ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_118 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_118
    SLICE_X99Y187.A5     net (fanout=2)        1.796   SREG_CONTROL_INST/SPI_DATA_BUFFER<118>
    SLICE_X99Y187.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o1
    SLICE_X70Y189.CLK    net (fanout=2)        1.829   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.354ns logic, 3.625ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X70Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.469ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      4.469ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y187.A3     net (fanout=819)      1.721   RESET_IBUF
    SLICE_X99Y187.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o1
    SLICE_X70Y189.CLK    net (fanout=2)        1.829   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      4.469ns (0.919ns logic, 3.550ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X70Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.139ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      5.139ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.A4     net (fanout=136)      2.956   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y187.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o1
    SLICE_X70Y189.CLK    net (fanout=2)        1.829   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (0.354ns logic, 4.785ns route)
                                                       (6.9% logic, 93.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.186ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X98Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.B5     net (fanout=136)      4.980   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.BMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o1
    SLICE_X98Y189.SR     net (fanout=2)        0.334   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o
    SLICE_X98Y189.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (0.872ns logic, 5.314ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.347ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.653ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y189.B2     net (fanout=819)      2.528   RESET_IBUF
    SLICE_X98Y189.BMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o1
    SLICE_X98Y189.SR     net (fanout=2)        0.334   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o
    SLICE_X98Y189.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.653ns (1.791ns logic, 2.862ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_117 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_117 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.DQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_117
    SLICE_X98Y189.B3     net (fanout=2)        0.756   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
    SLICE_X98Y189.BMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o1
    SLICE_X98Y189.SR     net (fanout=2)        0.334   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o
    SLICE_X98Y189.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.889ns logic, 1.090ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X98Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.950ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.050ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.B5     net (fanout=136)      4.980   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.B      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o1
    SLICE_X98Y189.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      6.050ns (0.596ns logic, 5.454ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.483ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y189.B2     net (fanout=819)      2.528   RESET_IBUF
    SLICE_X98Y189.B      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o1
    SLICE_X98Y189.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.515ns logic, 3.002ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.157ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_117 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_117 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.DQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_117
    SLICE_X98Y189.B3     net (fanout=2)        0.756   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
    SLICE_X98Y189.B      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o1
    SLICE_X98Y189.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (0.613ns logic, 1.230ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X98Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_117 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_117 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.DQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_117
    SLICE_X98Y189.B3     net (fanout=2)        0.419   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
    SLICE_X98Y189.BMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o1
    SLICE_X98Y189.SR     net (fanout=2)        0.171   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o
    SLICE_X98Y189.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.490ns logic, 0.590ns route)
                                                       (45.4% logic, 54.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.871ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      2.871ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y189.B2     net (fanout=819)      1.647   RESET_IBUF
    SLICE_X98Y189.BMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o1
    SLICE_X98Y189.SR     net (fanout=2)        0.171   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o
    SLICE_X98Y189.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (1.053ns logic, 1.818ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.721ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.B5     net (fanout=136)      3.062   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.BMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o1
    SLICE_X98Y189.SR     net (fanout=2)        0.171   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o
    SLICE_X98Y189.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.721ns (0.488ns logic, 3.233ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X98Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.052ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_117 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      1.052ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_117 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.DQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_117
    SLICE_X98Y189.B3     net (fanout=2)        0.419   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
    SLICE_X98Y189.B      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o1
    SLICE_X98Y189.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      1.052ns (0.342ns logic, 0.710ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X98Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.843ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      2.843ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y189.B2     net (fanout=819)      1.647   RESET_IBUF
    SLICE_X98Y189.B      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o1
    SLICE_X98Y189.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (0.905ns logic, 1.938ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X98Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.693ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      3.693ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.B5     net (fanout=136)      3.062   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.B      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o1
    SLICE_X98Y189.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (0.340ns logic, 3.353ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.663ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X98Y191.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.C4     net (fanout=136)      5.135   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.CMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o1
    SLICE_X98Y191.SR     net (fanout=2)        0.656   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o
    SLICE_X98Y191.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.663ns (0.872ns logic, 5.791ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.159ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.841ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y189.C3     net (fanout=819)      2.394   RESET_IBUF
    SLICE_X98Y189.CMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o1
    SLICE_X98Y191.SR     net (fanout=2)        0.656   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o
    SLICE_X98Y191.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.841ns (1.791ns logic, 3.050ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_116 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_116 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.CQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_116
    SLICE_X98Y189.C5     net (fanout=2)        0.619   SREG_CONTROL_INST/SPI_DATA_BUFFER<116>
    SLICE_X98Y189.CMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o1
    SLICE_X98Y191.SR     net (fanout=2)        0.656   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o
    SLICE_X98Y191.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (0.889ns logic, 1.275ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X98Y191.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.823ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.C4     net (fanout=136)      5.135   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.C      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o1
    SLICE_X98Y191.CLK    net (fanout=2)        0.446   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (0.596ns logic, 5.581ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.645ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y189.C3     net (fanout=819)      2.394   RESET_IBUF
    SLICE_X98Y189.C      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o1
    SLICE_X98Y191.CLK    net (fanout=2)        0.446   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (1.515ns logic, 2.840ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.322ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_116 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.678ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_116 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.CQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_116
    SLICE_X98Y189.C5     net (fanout=2)        0.619   SREG_CONTROL_INST/SPI_DATA_BUFFER<116>
    SLICE_X98Y189.C      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o1
    SLICE_X98Y191.CLK    net (fanout=2)        0.446   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      1.678ns (0.613ns logic, 1.065ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X98Y191.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_116 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.174ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_116 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.CQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_116
    SLICE_X98Y189.C5     net (fanout=2)        0.319   SREG_CONTROL_INST/SPI_DATA_BUFFER<116>
    SLICE_X98Y189.CMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o1
    SLICE_X98Y191.SR     net (fanout=2)        0.365   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o
    SLICE_X98Y191.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (0.490ns logic, 0.684ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.003ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      3.003ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y189.C3     net (fanout=819)      1.585   RESET_IBUF
    SLICE_X98Y189.CMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o1
    SLICE_X98Y191.SR     net (fanout=2)        0.365   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o
    SLICE_X98Y191.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (1.053ns logic, 1.950ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.957ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.957ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.C4     net (fanout=136)      3.104   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.CMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o1
    SLICE_X98Y191.SR     net (fanout=2)        0.365   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o
    SLICE_X98Y191.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (0.488ns logic, 3.469ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X98Y191.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.871ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_116 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      0.871ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_116 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.CQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_116
    SLICE_X98Y189.C5     net (fanout=2)        0.319   SREG_CONTROL_INST/SPI_DATA_BUFFER<116>
    SLICE_X98Y189.C      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o1
    SLICE_X98Y191.CLK    net (fanout=2)        0.210   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.342ns logic, 0.529ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X98Y191.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.700ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      2.700ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y189.C3     net (fanout=819)      1.585   RESET_IBUF
    SLICE_X98Y189.C      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o1
    SLICE_X98Y191.CLK    net (fanout=2)        0.210   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (0.905ns logic, 1.795ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X98Y191.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.654ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      3.654ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.C4     net (fanout=136)      3.104   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y189.C      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o1
    SLICE_X98Y191.CLK    net (fanout=2)        0.210   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (0.340ns logic, 3.314ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.300ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X99Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.C4     net (fanout=136)      4.694   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.CMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o1
    SLICE_X99Y188.SR     net (fanout=2)        0.622   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o
    SLICE_X99Y188.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (0.984ns logic, 5.316ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.581ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.419ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y186.C1     net (fanout=819)      2.894   RESET_IBUF
    SLICE_X99Y186.CMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o1
    SLICE_X99Y188.SR     net (fanout=2)        0.622   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o
    SLICE_X99Y188.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (1.903ns logic, 3.516ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_115 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_115 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.BQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_115
    SLICE_X99Y186.C5     net (fanout=2)        0.599   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
    SLICE_X99Y186.CMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o1
    SLICE_X99Y188.SR     net (fanout=2)        0.622   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o
    SLICE_X99Y188.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.222ns (1.001ns logic, 1.221ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X99Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.208ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.792ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.C4     net (fanout=136)      4.694   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.C      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o1
    SLICE_X99Y188.CLK    net (fanout=2)        0.448   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      5.792ns (0.650ns logic, 5.142ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.089ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.911ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y186.C1     net (fanout=819)      2.894   RESET_IBUF
    SLICE_X99Y186.C      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o1
    SLICE_X99Y188.CLK    net (fanout=2)        0.448   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (1.569ns logic, 3.342ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.286ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_115 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.714ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_115 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.BQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_115
    SLICE_X99Y186.C5     net (fanout=2)        0.599   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
    SLICE_X99Y186.C      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o1
    SLICE_X99Y188.CLK    net (fanout=2)        0.448   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.667ns logic, 1.047ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X99Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_115 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.224ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_115 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.BQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_115
    SLICE_X99Y186.C5     net (fanout=2)        0.315   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
    SLICE_X99Y186.CMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o1
    SLICE_X99Y188.SR     net (fanout=2)        0.351   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o
    SLICE_X99Y188.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.224ns (0.558ns logic, 0.666ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.396ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      3.396ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y186.C1     net (fanout=819)      1.924   RESET_IBUF
    SLICE_X99Y186.CMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o1
    SLICE_X99Y188.SR     net (fanout=2)        0.351   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o
    SLICE_X99Y188.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (1.121ns logic, 2.275ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.766ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.C4     net (fanout=136)      2.859   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.CMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o1
    SLICE_X99Y188.SR     net (fanout=2)        0.351   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o
    SLICE_X99Y188.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (0.556ns logic, 3.210ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X99Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.883ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_115 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      0.883ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_115 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.BQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_115
    SLICE_X99Y186.C5     net (fanout=2)        0.315   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
    SLICE_X99Y186.C      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o1
    SLICE_X99Y188.CLK    net (fanout=2)        0.212   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.356ns logic, 0.527ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X99Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.055ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      3.055ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y186.C1     net (fanout=819)      1.924   RESET_IBUF
    SLICE_X99Y186.C      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o1
    SLICE_X99Y188.CLK    net (fanout=2)        0.212   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (0.919ns logic, 2.136ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X99Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.425ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      3.425ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.C4     net (fanout=136)      2.859   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.C      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o1
    SLICE_X99Y188.CLK    net (fanout=2)        0.212   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (0.354ns logic, 3.071ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.026ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X98Y190.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.026ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.A1     net (fanout=136)      5.253   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o1
    SLICE_X98Y190.SR     net (fanout=2)        0.901   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o
    SLICE_X98Y190.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.026ns (0.872ns logic, 6.154ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.535ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.465ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y186.A3     net (fanout=819)      2.773   RESET_IBUF
    SLICE_X98Y186.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o1
    SLICE_X98Y190.SR     net (fanout=2)        0.901   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o
    SLICE_X98Y190.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.465ns (1.791ns logic, 3.674ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_114 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_114 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.AQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_114
    SLICE_X98Y186.A2     net (fanout=2)        0.781   SREG_CONTROL_INST/SPI_DATA_BUFFER<114>
    SLICE_X98Y186.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o1
    SLICE_X98Y190.SR     net (fanout=2)        0.901   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o
    SLICE_X98Y190.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.571ns (0.889ns logic, 1.682ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X98Y190.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.485ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.515ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.A1     net (fanout=136)      5.253   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o1
    SLICE_X98Y190.CLK    net (fanout=2)        0.666   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      6.515ns (0.596ns logic, 5.919ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.046ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.954ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y186.A3     net (fanout=819)      2.773   RESET_IBUF
    SLICE_X98Y186.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o1
    SLICE_X98Y190.CLK    net (fanout=2)        0.666   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      4.954ns (1.515ns logic, 3.439ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.940ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_114 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.060ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_114 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.AQ    Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_114
    SLICE_X98Y186.A2     net (fanout=2)        0.781   SREG_CONTROL_INST/SPI_DATA_BUFFER<114>
    SLICE_X98Y186.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o1
    SLICE_X98Y190.CLK    net (fanout=2)        0.666   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (0.613ns logic, 1.447ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X98Y190.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_114 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.431ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_114 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.AQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_114
    SLICE_X98Y186.A2     net (fanout=2)        0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<114>
    SLICE_X98Y186.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o1
    SLICE_X98Y190.SR     net (fanout=2)        0.480   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o
    SLICE_X98Y190.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (0.490ns logic, 0.941ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.360ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      3.360ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y186.A3     net (fanout=819)      1.827   RESET_IBUF
    SLICE_X98Y186.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o1
    SLICE_X98Y190.SR     net (fanout=2)        0.480   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o
    SLICE_X98Y190.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.053ns logic, 2.307ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.A1     net (fanout=136)      3.263   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o1
    SLICE_X98Y190.SR     net (fanout=2)        0.480   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o
    SLICE_X98Y190.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (0.488ns logic, 3.743ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X98Y190.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.198ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_114 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      1.198ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_114 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.AQ    Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_114
    SLICE_X98Y186.A2     net (fanout=2)        0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<114>
    SLICE_X98Y186.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o1
    SLICE_X98Y190.CLK    net (fanout=2)        0.395   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.342ns logic, 0.856ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X98Y190.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.127ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      3.127ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y186.A3     net (fanout=819)      1.827   RESET_IBUF
    SLICE_X98Y186.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o1
    SLICE_X98Y190.CLK    net (fanout=2)        0.395   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (0.905ns logic, 2.222ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X98Y190.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.998ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      3.998ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.A1     net (fanout=136)      3.263   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o1
    SLICE_X98Y190.CLK    net (fanout=2)        0.395   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (0.340ns logic, 3.658ns route)
                                                       (8.5% logic, 91.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.389ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X74Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      9.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.D4     net (fanout=136)      4.628   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o1
    SLICE_X74Y189.SR     net (fanout=2)        3.889   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o
    SLICE_X74Y189.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.389ns (0.872ns logic, 8.517ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.659ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.341ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y186.D5     net (fanout=819)      2.661   RESET_IBUF
    SLICE_X98Y186.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o1
    SLICE_X74Y189.SR     net (fanout=2)        3.889   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o
    SLICE_X74Y189.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.341ns (1.791ns logic, 6.550ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_113 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.733ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_113 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.DMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_113
    SLICE_X98Y186.D3     net (fanout=2)        2.902   SREG_CONTROL_INST/SPI_DATA_BUFFER<113>
    SLICE_X98Y186.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o1
    SLICE_X74Y189.SR     net (fanout=2)        3.889   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o
    SLICE_X74Y189.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.733ns (0.942ns logic, 6.791ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X74Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.495ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.505ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.D4     net (fanout=136)      4.628   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o1
    SLICE_X74Y189.CLK    net (fanout=2)        3.281   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      8.505ns (0.596ns logic, 7.909ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.543ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.457ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y186.D5     net (fanout=819)      2.661   RESET_IBUF
    SLICE_X98Y186.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o1
    SLICE_X74Y189.CLK    net (fanout=2)        3.281   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (1.515ns logic, 5.942ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.151ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_113 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.849ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_113 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.DMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_113
    SLICE_X98Y186.D3     net (fanout=2)        2.902   SREG_CONTROL_INST/SPI_DATA_BUFFER<113>
    SLICE_X98Y186.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o1
    SLICE_X74Y189.CLK    net (fanout=2)        3.281   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      6.849ns (0.666ns logic, 6.183ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X74Y189.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.613ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_113 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_113 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.DMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_113
    SLICE_X98Y186.D3     net (fanout=2)        1.765   SREG_CONTROL_INST/SPI_DATA_BUFFER<113>
    SLICE_X98Y186.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o1
    SLICE_X74Y189.SR     net (fanout=2)        2.314   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o
    SLICE_X74Y189.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (0.534ns logic, 4.079ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.092ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      5.092ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y186.D5     net (fanout=819)      1.725   RESET_IBUF
    SLICE_X98Y186.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o1
    SLICE_X74Y189.SR     net (fanout=2)        2.314   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o
    SLICE_X74Y189.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (1.053ns logic, 4.039ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      5.674ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      5.674ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.D4     net (fanout=136)      2.872   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o1
    SLICE_X74Y189.SR     net (fanout=2)        2.314   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o
    SLICE_X74Y189.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.674ns (0.488ns logic, 5.186ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X74Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.122ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_113 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      4.122ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_113 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.DMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_113
    SLICE_X98Y186.D3     net (fanout=2)        1.765   SREG_CONTROL_INST/SPI_DATA_BUFFER<113>
    SLICE_X98Y186.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o1
    SLICE_X74Y189.CLK    net (fanout=2)        1.971   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (0.386ns logic, 3.736ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X74Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.601ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      4.601ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y186.D5     net (fanout=819)      1.725   RESET_IBUF
    SLICE_X98Y186.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o1
    SLICE_X74Y189.CLK    net (fanout=2)        1.971   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (0.905ns logic, 3.696ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X74Y189.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.183ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      5.183ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.D4     net (fanout=136)      2.872   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y186.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o1
    SLICE_X74Y189.CLK    net (fanout=2)        1.971   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      5.183ns (0.340ns logic, 4.843ns route)
                                                       (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.953ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X76Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.047ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.953ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X76Y187.A1     net (fanout=819)      6.853   RESET_IBUF
    SLICE_X76Y187.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o1
    SLICE_X76Y188.SR     net (fanout=2)        0.314   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o
    SLICE_X76Y188.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.953ns (1.786ns logic, 7.167ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y187.A2     net (fanout=136)      3.606   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y187.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o1
    SLICE_X76Y188.SR     net (fanout=2)        0.314   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o
    SLICE_X76Y188.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (0.867ns logic, 3.920ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_112 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_112 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.CMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_112
    SLICE_X76Y187.A3     net (fanout=2)        0.817   SREG_CONTROL_INST/SPI_DATA_BUFFER<112>
    SLICE_X76Y187.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o1
    SLICE_X76Y188.SR     net (fanout=2)        0.314   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o
    SLICE_X76Y188.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (0.937ns logic, 1.131ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X76Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.167ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.833ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X76Y187.A1     net (fanout=819)      6.853   RESET_IBUF
    SLICE_X76Y187.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o1
    SLICE_X76Y188.CLK    net (fanout=2)        0.467   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      8.833ns (1.513ns logic, 7.320ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.333ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.667ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y187.A2     net (fanout=136)      3.606   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y187.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o1
    SLICE_X76Y188.CLK    net (fanout=2)        0.467   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      4.667ns (0.594ns logic, 4.073ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.052ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_112 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.948ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_112 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.CMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_112
    SLICE_X76Y187.A3     net (fanout=2)        0.817   SREG_CONTROL_INST/SPI_DATA_BUFFER<112>
    SLICE_X76Y187.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o1
    SLICE_X76Y188.CLK    net (fanout=2)        0.467   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      1.948ns (0.664ns logic, 1.284ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X76Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_112 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.093ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_112 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.CMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_112
    SLICE_X76Y187.A3     net (fanout=2)        0.449   SREG_CONTROL_INST/SPI_DATA_BUFFER<112>
    SLICE_X76Y187.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o1
    SLICE_X76Y188.SR     net (fanout=2)        0.124   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o
    SLICE_X76Y188.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (0.520ns logic, 0.573ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.806ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y187.A2     net (fanout=136)      2.208   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y187.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o1
    SLICE_X76Y188.SR     net (fanout=2)        0.124   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o
    SLICE_X76Y188.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (0.474ns logic, 2.332ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.455ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      5.455ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X76Y187.A1     net (fanout=819)      4.292   RESET_IBUF
    SLICE_X76Y187.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o1
    SLICE_X76Y188.SR     net (fanout=2)        0.124   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o
    SLICE_X76Y188.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (1.039ns logic, 4.416ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X76Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.107ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_112 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      1.107ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_112 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.CMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_112
    SLICE_X76Y187.A3     net (fanout=2)        0.449   SREG_CONTROL_INST/SPI_DATA_BUFFER<112>
    SLICE_X76Y187.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o1
    SLICE_X76Y188.CLK    net (fanout=2)        0.258   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      1.107ns (0.400ns logic, 0.707ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X76Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.820ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      2.820ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y187.A2     net (fanout=136)      2.208   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y187.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o1
    SLICE_X76Y188.CLK    net (fanout=2)        0.258   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      2.820ns (0.354ns logic, 2.466ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X76Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.469ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      5.469ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X76Y187.A1     net (fanout=819)      4.292   RESET_IBUF
    SLICE_X76Y187.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o1
    SLICE_X76Y188.CLK    net (fanout=2)        0.258   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      5.469ns (0.919ns logic, 4.550ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.834ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X78Y191.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      9.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y185.A4     net (fanout=136)      4.881   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y185.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o1
    SLICE_X78Y191.SR     net (fanout=2)        4.081   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o
    SLICE_X78Y191.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.834ns (0.872ns logic, 8.962ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.420ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.580ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y185.A2     net (fanout=819)      2.708   RESET_IBUF
    SLICE_X98Y185.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o1
    SLICE_X78Y191.SR     net (fanout=2)        4.081   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o
    SLICE_X78Y191.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.580ns (1.791ns logic, 6.789ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_111 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.832ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_111 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.BMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_111
    SLICE_X98Y185.A3     net (fanout=2)        2.809   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
    SLICE_X98Y185.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o1
    SLICE_X78Y191.SR     net (fanout=2)        4.081   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o
    SLICE_X78Y191.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.832ns (0.942ns logic, 6.890ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X78Y191.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.660ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.340ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y185.A4     net (fanout=136)      4.881   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y185.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o1
    SLICE_X78Y191.CLK    net (fanout=2)        2.863   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      8.340ns (0.596ns logic, 7.744ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.914ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.086ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y185.A2     net (fanout=819)      2.708   RESET_IBUF
    SLICE_X98Y185.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o1
    SLICE_X78Y191.CLK    net (fanout=2)        2.863   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      7.086ns (1.515ns logic, 5.571ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.662ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_111 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.338ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_111 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.BMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_111
    SLICE_X98Y185.A3     net (fanout=2)        2.809   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
    SLICE_X98Y185.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o1
    SLICE_X78Y191.CLK    net (fanout=2)        2.863   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      6.338ns (0.666ns logic, 5.672ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X78Y191.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_111 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.645ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_111 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.BMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_111
    SLICE_X98Y185.A3     net (fanout=2)        1.683   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
    SLICE_X98Y185.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o1
    SLICE_X78Y191.SR     net (fanout=2)        2.428   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o
    SLICE_X78Y191.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (0.534ns logic, 4.111ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.275ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      5.275ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y185.A2     net (fanout=819)      1.794   RESET_IBUF
    SLICE_X98Y185.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o1
    SLICE_X78Y191.SR     net (fanout=2)        2.428   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o
    SLICE_X78Y191.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.275ns (1.053ns logic, 4.222ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      5.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      5.931ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y185.A4     net (fanout=136)      3.015   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y185.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o1
    SLICE_X78Y191.SR     net (fanout=2)        2.428   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o
    SLICE_X78Y191.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.931ns (0.488ns logic, 5.443ns route)
                                                       (8.2% logic, 91.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X78Y191.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.766ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_111 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      3.766ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_111 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.BMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_111
    SLICE_X98Y185.A3     net (fanout=2)        1.683   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
    SLICE_X98Y185.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o1
    SLICE_X78Y191.CLK    net (fanout=2)        1.697   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (0.386ns logic, 3.380ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X78Y191.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.396ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      4.396ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y185.A2     net (fanout=819)      1.794   RESET_IBUF
    SLICE_X98Y185.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o1
    SLICE_X78Y191.CLK    net (fanout=2)        1.697   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      4.396ns (0.905ns logic, 3.491ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X78Y191.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.052ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      5.052ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y185.A4     net (fanout=136)      3.015   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y185.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o1
    SLICE_X78Y191.CLK    net (fanout=2)        1.697   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (0.340ns logic, 4.712ns route)
                                                       (6.7% logic, 93.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.156ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X77Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.844ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.156ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y187.B3     net (fanout=819)      2.621   RESET_IBUF
    SLICE_X98Y187.B      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o1
    SLICE_X77Y186.CLK    net (fanout=2)        4.020   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      8.156ns (1.515ns logic, 6.641ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.126ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_110 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.874ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_110 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.AMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_110
    SLICE_X98Y187.B1     net (fanout=2)        3.188   SREG_CONTROL_INST/SPI_DATA_BUFFER<110>
    SLICE_X98Y187.B      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o1
    SLICE_X77Y186.CLK    net (fanout=2)        4.020   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      7.874ns (0.666ns logic, 7.208ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.290ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.710ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.B5     net (fanout=136)      3.094   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.B      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o1
    SLICE_X77Y186.CLK    net (fanout=2)        4.020   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      7.710ns (0.596ns logic, 7.114ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X77Y186.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.868ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.132ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y187.B3     net (fanout=819)      2.621   RESET_IBUF
    SLICE_X98Y187.BMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o1
    SLICE_X77Y186.SR     net (fanout=2)        3.670   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o
    SLICE_X77Y186.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.132ns (1.841ns logic, 6.291ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_110 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.850ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_110 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.AMUX   Tshcko                0.461   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_110
    SLICE_X98Y187.B1     net (fanout=2)        3.188   SREG_CONTROL_INST/SPI_DATA_BUFFER<110>
    SLICE_X98Y187.BMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o1
    SLICE_X77Y186.SR     net (fanout=2)        3.670   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o
    SLICE_X77Y186.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.850ns (0.992ns logic, 6.858ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.B5     net (fanout=136)      3.094   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.BMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o1
    SLICE_X77Y186.SR     net (fanout=2)        3.670   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o
    SLICE_X77Y186.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.686ns (0.922ns logic, 6.764ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X77Y186.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.560ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.B5     net (fanout=136)      1.834   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.BMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o1
    SLICE_X77Y186.SR     net (fanout=2)        2.190   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o
    SLICE_X77Y186.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.560ns (0.536ns logic, 4.024ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_110 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_110 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.AMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_110
    SLICE_X98Y187.B1     net (fanout=2)        1.931   SREG_CONTROL_INST/SPI_DATA_BUFFER<110>
    SLICE_X98Y187.BMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o1
    SLICE_X77Y186.SR     net (fanout=2)        2.190   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o
    SLICE_X77Y186.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (0.582ns logic, 4.121ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.017ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      5.017ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y187.B3     net (fanout=819)      1.726   RESET_IBUF
    SLICE_X98Y187.BMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o1
    SLICE_X77Y186.SR     net (fanout=2)        2.190   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o
    SLICE_X77Y186.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.017ns (1.101ns logic, 3.916ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X77Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.559ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      4.559ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.B5     net (fanout=136)      1.834   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.B      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o1
    SLICE_X77Y186.CLK    net (fanout=2)        2.385   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      4.559ns (0.340ns logic, 4.219ns route)
                                                       (7.5% logic, 92.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X77Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.702ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_110 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      4.702ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_110 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y186.AMUX   Tshcko                0.244   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_110
    SLICE_X98Y187.B1     net (fanout=2)        1.931   SREG_CONTROL_INST/SPI_DATA_BUFFER<110>
    SLICE_X98Y187.B      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o1
    SLICE_X77Y186.CLK    net (fanout=2)        2.385   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      4.702ns (0.386ns logic, 4.316ns route)
                                                       (8.2% logic, 91.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X77Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.016ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      5.016ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y187.B3     net (fanout=819)      1.726   RESET_IBUF
    SLICE_X98Y187.B      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o1
    SLICE_X77Y186.CLK    net (fanout=2)        2.385   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (0.905ns logic, 4.111ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.898ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X78Y184.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.102ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.898ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y184.A5     net (fanout=136)      4.786   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y184.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o1
    SLICE_X78Y184.CLK    net (fanout=2)        3.516   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      8.898ns (0.596ns logic, 8.302ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.191ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.809ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y184.A1     net (fanout=819)      2.778   RESET_IBUF
    SLICE_X98Y184.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o1
    SLICE_X78Y184.CLK    net (fanout=2)        3.516   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      7.809ns (1.515ns logic, 6.294ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.164ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_109 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.836ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_109 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.DMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_109
    SLICE_X98Y184.A4     net (fanout=2)        0.660   SREG_CONTROL_INST/SPI_DATA_BUFFER<109>
    SLICE_X98Y184.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o1
    SLICE_X78Y184.CLK    net (fanout=2)        3.516   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (0.660ns logic, 4.176ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X78Y184.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y184.A5     net (fanout=136)      4.786   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y184.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o1
    SLICE_X78Y184.SR     net (fanout=2)        2.436   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o
    SLICE_X78Y184.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.094ns (0.872ns logic, 7.222ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.995ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y184.A1     net (fanout=819)      2.778   RESET_IBUF
    SLICE_X98Y184.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o1
    SLICE_X78Y184.SR     net (fanout=2)        2.436   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o
    SLICE_X78Y184.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (1.791ns logic, 5.214ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_109 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_109 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.DMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_109
    SLICE_X98Y184.A4     net (fanout=2)        0.660   SREG_CONTROL_INST/SPI_DATA_BUFFER<109>
    SLICE_X98Y184.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o1
    SLICE_X78Y184.SR     net (fanout=2)        2.436   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o
    SLICE_X78Y184.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (0.936ns logic, 3.096ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X78Y184.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_109 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.327ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_109 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.DMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_109
    SLICE_X98Y184.A4     net (fanout=2)        0.345   SREG_CONTROL_INST/SPI_DATA_BUFFER<109>
    SLICE_X98Y184.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o1
    SLICE_X78Y184.SR     net (fanout=2)        1.454   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o
    SLICE_X78Y184.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.528ns logic, 1.799ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.323ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      4.323ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y184.A1     net (fanout=819)      1.816   RESET_IBUF
    SLICE_X98Y184.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o1
    SLICE_X78Y184.SR     net (fanout=2)        1.454   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o
    SLICE_X78Y184.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (1.053ns logic, 3.270ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.893ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y184.A5     net (fanout=136)      2.951   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y184.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o1
    SLICE_X78Y184.SR     net (fanout=2)        1.454   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o
    SLICE_X78Y184.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.893ns (0.488ns logic, 4.405ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X78Y184.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.804ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_109 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      2.804ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_109 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.DMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_109
    SLICE_X98Y184.A4     net (fanout=2)        0.345   SREG_CONTROL_INST/SPI_DATA_BUFFER<109>
    SLICE_X98Y184.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o1
    SLICE_X78Y184.CLK    net (fanout=2)        2.079   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (0.380ns logic, 2.424ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X78Y184.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.800ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      4.800ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y184.A1     net (fanout=819)      1.816   RESET_IBUF
    SLICE_X98Y184.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o1
    SLICE_X78Y184.CLK    net (fanout=2)        2.079   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (0.905ns logic, 3.895ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X78Y184.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.370ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      5.370ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y184.A5     net (fanout=136)      2.951   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y184.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o1
    SLICE_X78Y184.CLK    net (fanout=2)        2.079   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      5.370ns (0.340ns logic, 5.030ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.704ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X78Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y182.B5     net (fanout=136)      4.592   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y182.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o1
    SLICE_X78Y182.SR     net (fanout=2)        3.178   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o
    SLICE_X78Y182.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.704ns (0.934ns logic, 7.770ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.957ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.043ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y182.B3     net (fanout=819)      3.012   RESET_IBUF
    SLICE_X99Y182.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o1
    SLICE_X78Y182.SR     net (fanout=2)        3.178   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o
    SLICE_X78Y182.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.043ns (1.853ns logic, 6.190ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_108 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_108 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.CMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_108
    SLICE_X99Y182.B1     net (fanout=2)        0.860   SREG_CONTROL_INST/SPI_DATA_BUFFER<108>
    SLICE_X99Y182.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o1
    SLICE_X78Y182.SR     net (fanout=2)        3.178   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o
    SLICE_X78Y182.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.998ns logic, 4.038ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X78Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.595ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.405ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y182.B5     net (fanout=136)      4.592   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y182.B      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o1
    SLICE_X78Y182.CLK    net (fanout=2)        2.163   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      7.405ns (0.650ns logic, 6.755ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.256ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.744ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y182.B3     net (fanout=819)      3.012   RESET_IBUF
    SLICE_X99Y182.B      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o1
    SLICE_X78Y182.CLK    net (fanout=2)        2.163   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      6.744ns (1.569ns logic, 5.175ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.263ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_108 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.737ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_108 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.CMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_108
    SLICE_X99Y182.B1     net (fanout=2)        0.860   SREG_CONTROL_INST/SPI_DATA_BUFFER<108>
    SLICE_X99Y182.B      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o1
    SLICE_X78Y182.CLK    net (fanout=2)        2.163   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (0.714ns logic, 3.023ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X78Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.969ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_108 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.969ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_108 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.CMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_108
    SLICE_X99Y182.B1     net (fanout=2)        0.506   SREG_CONTROL_INST/SPI_DATA_BUFFER<108>
    SLICE_X99Y182.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o1
    SLICE_X78Y182.SR     net (fanout=2)        1.915   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o
    SLICE_X78Y182.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.969ns (0.548ns logic, 2.421ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.967ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      4.967ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y182.B3     net (fanout=819)      1.979   RESET_IBUF
    SLICE_X99Y182.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o1
    SLICE_X78Y182.SR     net (fanout=2)        1.915   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o
    SLICE_X78Y182.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (1.073ns logic, 3.894ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      5.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      5.254ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y182.B5     net (fanout=136)      2.831   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y182.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o1
    SLICE_X78Y182.SR     net (fanout=2)        1.915   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o
    SLICE_X78Y182.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.254ns (0.508ns logic, 4.746ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X78Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.188ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_108 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      2.188ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_108 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.CMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_108
    SLICE_X99Y182.B1     net (fanout=2)        0.506   SREG_CONTROL_INST/SPI_DATA_BUFFER<108>
    SLICE_X99Y182.B      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o1
    SLICE_X78Y182.CLK    net (fanout=2)        1.288   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      2.188ns (0.394ns logic, 1.794ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X78Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.186ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      4.186ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y182.B3     net (fanout=819)      1.979   RESET_IBUF
    SLICE_X99Y182.B      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o1
    SLICE_X78Y182.CLK    net (fanout=2)        1.288   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (0.919ns logic, 3.267ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X78Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.473ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      4.473ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y182.B5     net (fanout=136)      2.831   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y182.B      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o1
    SLICE_X78Y182.CLK    net (fanout=2)        1.288   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (0.354ns logic, 4.119ns route)
                                                       (7.9% logic, 92.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.485ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X81Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.515ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.485ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y181.D2     net (fanout=819)      3.184   RESET_IBUF
    SLICE_X98Y181.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o1
    SLICE_X81Y179.SR     net (fanout=2)        2.460   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o
    SLICE_X81Y179.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.485ns (1.841ns logic, 5.644ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.D4     net (fanout=136)      2.868   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o1
    SLICE_X81Y179.SR     net (fanout=2)        2.460   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o
    SLICE_X81Y179.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.250ns (0.922ns logic, 5.328ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_107 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.350ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_107 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.BMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_107
    SLICE_X98Y181.D3     net (fanout=2)        0.904   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
    SLICE_X98Y181.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o1
    SLICE_X81Y179.SR     net (fanout=2)        2.460   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o
    SLICE_X81Y179.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.350ns (0.986ns logic, 3.364ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X81Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.089ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.911ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y181.D2     net (fanout=819)      3.184   RESET_IBUF
    SLICE_X98Y181.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o1
    SLICE_X81Y179.CLK    net (fanout=2)        2.212   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      6.911ns (1.515ns logic, 5.396ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.324ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.676ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.D4     net (fanout=136)      2.868   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o1
    SLICE_X81Y179.CLK    net (fanout=2)        2.212   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      5.676ns (0.596ns logic, 5.080ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.224ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_107 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_107 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.BMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_107
    SLICE_X98Y181.D3     net (fanout=2)        0.904   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
    SLICE_X98Y181.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o1
    SLICE_X81Y179.CLK    net (fanout=2)        2.212   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (0.660ns logic, 3.116ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X81Y179.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_107 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.552ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_107 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.BMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_107
    SLICE_X98Y181.D3     net (fanout=2)        0.498   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
    SLICE_X98Y181.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o1
    SLICE_X81Y179.SR     net (fanout=2)        1.478   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o
    SLICE_X81Y179.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (0.576ns logic, 1.976ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.733ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.D4     net (fanout=136)      1.719   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o1
    SLICE_X81Y179.SR     net (fanout=2)        1.478   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o
    SLICE_X81Y179.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.733ns (0.536ns logic, 3.197ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.668ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      4.668ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y181.D2     net (fanout=819)      2.089   RESET_IBUF
    SLICE_X98Y181.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o1
    SLICE_X81Y179.SR     net (fanout=2)        1.478   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o
    SLICE_X81Y179.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (1.101ns logic, 3.567ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X81Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.201ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_107 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      2.201ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_107 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.BMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_107
    SLICE_X98Y181.D3     net (fanout=2)        0.498   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
    SLICE_X98Y181.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o1
    SLICE_X81Y179.CLK    net (fanout=2)        1.323   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (0.380ns logic, 1.821ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X81Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.382ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      3.382ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.D4     net (fanout=136)      1.719   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o1
    SLICE_X81Y179.CLK    net (fanout=2)        1.323   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (0.340ns logic, 3.042ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X81Y179.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.317ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      4.317ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y181.D2     net (fanout=819)      2.089   RESET_IBUF
    SLICE_X98Y181.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o1
    SLICE_X81Y179.CLK    net (fanout=2)        1.323   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (0.905ns logic, 3.412ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.813ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X80Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.187ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.813ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.D1     net (fanout=136)      4.844   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o1
    SLICE_X80Y182.CLK    net (fanout=2)        2.373   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      7.813ns (0.596ns logic, 7.217ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.787ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.213ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y182.D2     net (fanout=819)      3.325   RESET_IBUF
    SLICE_X98Y182.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o1
    SLICE_X80Y182.CLK    net (fanout=2)        2.373   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      7.213ns (1.515ns logic, 5.698ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.322ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_106 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.678ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_106 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.AMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_106
    SLICE_X98Y182.D5     net (fanout=2)        0.645   SREG_CONTROL_INST/SPI_DATA_BUFFER<106>
    SLICE_X98Y182.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o1
    SLICE_X80Y182.CLK    net (fanout=2)        2.373   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (0.660ns logic, 3.018ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X80Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.693ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.D1     net (fanout=136)      4.844   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o1
    SLICE_X80Y182.SR     net (fanout=2)        1.992   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o
    SLICE_X80Y182.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (0.857ns logic, 6.836ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.907ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.093ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y182.D2     net (fanout=819)      3.325   RESET_IBUF
    SLICE_X98Y182.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o1
    SLICE_X80Y182.SR     net (fanout=2)        1.992   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o
    SLICE_X80Y182.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (1.776ns logic, 5.317ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_106 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_106 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.AMUX  Tshcko                0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_106
    SLICE_X98Y182.D5     net (fanout=2)        0.645   SREG_CONTROL_INST/SPI_DATA_BUFFER<106>
    SLICE_X98Y182.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o1
    SLICE_X80Y182.SR     net (fanout=2)        1.992   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o
    SLICE_X80Y182.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.921ns logic, 2.637ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X80Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.982ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_106 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.982ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_106 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.AMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_106
    SLICE_X98Y182.D5     net (fanout=2)        0.312   SREG_CONTROL_INST/SPI_DATA_BUFFER<106>
    SLICE_X98Y182.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o1
    SLICE_X80Y182.SR     net (fanout=2)        1.164   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o
    SLICE_X80Y182.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.982ns (0.506ns logic, 1.476ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.399ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      4.399ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y182.D2     net (fanout=819)      2.204   RESET_IBUF
    SLICE_X98Y182.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o1
    SLICE_X80Y182.SR     net (fanout=2)        1.164   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o
    SLICE_X80Y182.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (1.031ns logic, 3.368ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.645ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.D1     net (fanout=136)      3.015   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o1
    SLICE_X80Y182.SR     net (fanout=2)        1.164   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o
    SLICE_X80Y182.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (0.466ns logic, 4.179ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X80Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.098ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_106 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      2.098ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_106 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.AMUX  Tshcko                0.238   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_106
    SLICE_X98Y182.D5     net (fanout=2)        0.312   SREG_CONTROL_INST/SPI_DATA_BUFFER<106>
    SLICE_X98Y182.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o1
    SLICE_X80Y182.CLK    net (fanout=2)        1.406   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.380ns logic, 1.718ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X80Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.515ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      4.515ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y182.D2     net (fanout=819)      2.204   RESET_IBUF
    SLICE_X98Y182.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o1
    SLICE_X80Y182.CLK    net (fanout=2)        1.406   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (0.905ns logic, 3.610ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X80Y182.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.761ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      4.761ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.D1     net (fanout=136)      3.015   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y182.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o1
    SLICE_X80Y182.CLK    net (fanout=2)        1.406   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (0.340ns logic, 4.421ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.252ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X79Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      9.252ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.B2     net (fanout=136)      5.004   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o1
    SLICE_X79Y188.SR     net (fanout=2)        3.264   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o
    SLICE_X79Y188.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.252ns (0.984ns logic, 8.268ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.059ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.941ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y186.B3     net (fanout=819)      2.774   RESET_IBUF
    SLICE_X99Y186.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o1
    SLICE_X79Y188.SR     net (fanout=2)        3.264   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o
    SLICE_X79Y188.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.941ns (1.903ns logic, 6.038ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_105 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_105 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_105
    SLICE_X99Y186.B4     net (fanout=2)        3.100   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
    SLICE_X99Y186.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o1
    SLICE_X79Y188.SR     net (fanout=2)        3.264   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o
    SLICE_X79Y188.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (1.001ns logic, 6.364ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X79Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.145ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.855ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.B2     net (fanout=136)      5.004   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.B      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o1
    SLICE_X79Y188.CLK    net (fanout=2)        3.201   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      8.855ns (0.650ns logic, 8.205ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.456ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.544ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y186.B3     net (fanout=819)      2.774   RESET_IBUF
    SLICE_X99Y186.B      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o1
    SLICE_X79Y188.CLK    net (fanout=2)        3.201   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (1.569ns logic, 5.975ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.032ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_105 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.968ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_105 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_105
    SLICE_X99Y186.B4     net (fanout=2)        3.100   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
    SLICE_X99Y186.B      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o1
    SLICE_X79Y188.CLK    net (fanout=2)        3.201   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      6.968ns (0.667ns logic, 6.301ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X79Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_105 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_105 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_105
    SLICE_X99Y186.B4     net (fanout=2)        1.830   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
    SLICE_X99Y186.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o1
    SLICE_X79Y188.SR     net (fanout=2)        1.984   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o
    SLICE_X79Y188.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (0.558ns logic, 3.814ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.941ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      4.941ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y186.B3     net (fanout=819)      1.836   RESET_IBUF
    SLICE_X99Y186.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o1
    SLICE_X79Y188.SR     net (fanout=2)        1.984   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o
    SLICE_X79Y188.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (1.121ns logic, 3.820ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      5.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      5.697ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.B2     net (fanout=136)      3.157   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o1
    SLICE_X79Y188.SR     net (fanout=2)        1.984   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o
    SLICE_X79Y188.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.697ns (0.556ns logic, 5.141ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X79Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.131ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_105 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      4.131ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_105 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_105
    SLICE_X99Y186.B4     net (fanout=2)        1.830   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
    SLICE_X99Y186.B      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o1
    SLICE_X79Y188.CLK    net (fanout=2)        1.945   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.356ns logic, 3.775ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X79Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.700ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      4.700ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y186.B3     net (fanout=819)      1.836   RESET_IBUF
    SLICE_X99Y186.B      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o1
    SLICE_X79Y188.CLK    net (fanout=2)        1.945   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (0.919ns logic, 3.781ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X79Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.456ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      5.456ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.B2     net (fanout=136)      3.157   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y186.B      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o1
    SLICE_X79Y188.CLK    net (fanout=2)        1.945   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      5.456ns (0.354ns logic, 5.102ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.091ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X70Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.909ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      9.091ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.A5     net (fanout=136)      4.729   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o1
    SLICE_X70Y188.CLK    net (fanout=2)        3.766   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      9.091ns (0.596ns logic, 8.495ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.184ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.816ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y187.A4     net (fanout=819)      2.535   RESET_IBUF
    SLICE_X98Y187.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o1
    SLICE_X70Y188.CLK    net (fanout=2)        3.766   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      7.816ns (1.515ns logic, 6.301ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.812ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_104 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.188ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_104 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_104
    SLICE_X98Y187.A1     net (fanout=2)        2.809   SREG_CONTROL_INST/SPI_DATA_BUFFER<104>
    SLICE_X98Y187.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o1
    SLICE_X70Y188.CLK    net (fanout=2)        3.766   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      7.188ns (0.613ns logic, 6.575ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X70Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.872ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.A5     net (fanout=136)      4.729   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o1
    SLICE_X70Y188.SR     net (fanout=2)        3.271   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o
    SLICE_X70Y188.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.872ns (0.872ns logic, 8.000ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.403ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.597ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y187.A4     net (fanout=819)      2.535   RESET_IBUF
    SLICE_X98Y187.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o1
    SLICE_X70Y188.SR     net (fanout=2)        3.271   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o
    SLICE_X70Y188.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (1.791ns logic, 5.806ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_104 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.969ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_104 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_104
    SLICE_X98Y187.A1     net (fanout=2)        2.809   SREG_CONTROL_INST/SPI_DATA_BUFFER<104>
    SLICE_X98Y187.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o1
    SLICE_X70Y188.SR     net (fanout=2)        3.271   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o
    SLICE_X70Y188.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.969ns (0.889ns logic, 6.080ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X70Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_104 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_104 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_104
    SLICE_X98Y187.A1     net (fanout=2)        1.721   SREG_CONTROL_INST/SPI_DATA_BUFFER<104>
    SLICE_X98Y187.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o1
    SLICE_X70Y188.SR     net (fanout=2)        1.979   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o
    SLICE_X70Y188.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (0.490ns logic, 3.700ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.696ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      4.696ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y187.A4     net (fanout=819)      1.664   RESET_IBUF
    SLICE_X98Y187.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o1
    SLICE_X70Y188.SR     net (fanout=2)        1.979   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o
    SLICE_X70Y188.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (1.053ns logic, 3.643ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      5.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      5.364ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.A5     net (fanout=136)      2.897   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o1
    SLICE_X70Y188.SR     net (fanout=2)        1.979   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o
    SLICE_X70Y188.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.364ns (0.488ns logic, 4.876ns route)
                                                       (9.1% logic, 90.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X70Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.295ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_104 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      4.295ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_104 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_104
    SLICE_X98Y187.A1     net (fanout=2)        1.721   SREG_CONTROL_INST/SPI_DATA_BUFFER<104>
    SLICE_X98Y187.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o1
    SLICE_X70Y188.CLK    net (fanout=2)        2.232   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (0.342ns logic, 3.953ns route)
                                                       (8.0% logic, 92.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X70Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.801ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      4.801ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y187.A4     net (fanout=819)      1.664   RESET_IBUF
    SLICE_X98Y187.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o1
    SLICE_X70Y188.CLK    net (fanout=2)        2.232   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      4.801ns (0.905ns logic, 3.896ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X70Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.469ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      5.469ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.A5     net (fanout=136)      2.897   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y187.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o1
    SLICE_X70Y188.CLK    net (fanout=2)        2.232   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      5.469ns (0.340ns logic, 5.129ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.162ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X77Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.838ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      9.162ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X77Y188.A5     net (fanout=819)      6.727   RESET_IBUF
    SLICE_X77Y188.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o1
    SLICE_X77Y188.SR     net (fanout=2)        0.532   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o
    SLICE_X77Y188.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.162ns (1.903ns logic, 7.259ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y188.A1     net (fanout=136)      3.638   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y188.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o1
    SLICE_X77Y188.SR     net (fanout=2)        0.532   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o
    SLICE_X77Y188.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.154ns (0.984ns logic, 4.170ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_103 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.203ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_103 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_103
    SLICE_X77Y188.A4     net (fanout=3)        0.670   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
    SLICE_X77Y188.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o1
    SLICE_X77Y188.SR     net (fanout=2)        0.532   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o
    SLICE_X77Y188.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (1.001ns logic, 1.202ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X77Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.134ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.866ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X77Y188.A5     net (fanout=819)      6.727   RESET_IBUF
    SLICE_X77Y188.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o1
    SLICE_X77Y188.CLK    net (fanout=2)        0.570   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      8.866ns (1.569ns logic, 7.297ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.142ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.858ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y188.A1     net (fanout=136)      3.638   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y188.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o1
    SLICE_X77Y188.CLK    net (fanout=2)        0.570   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (0.650ns logic, 4.208ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.093ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_103 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_103 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_103
    SLICE_X77Y188.A4     net (fanout=3)        0.670   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
    SLICE_X77Y188.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o1
    SLICE_X77Y188.CLK    net (fanout=2)        0.570   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.667ns logic, 1.240ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X77Y188.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_103 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_103 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_103
    SLICE_X77Y188.A4     net (fanout=3)        0.388   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
    SLICE_X77Y188.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o1
    SLICE_X77Y188.SR     net (fanout=2)        0.260   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o
    SLICE_X77Y188.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.558ns logic, 0.648ns route)
                                                       (46.3% logic, 53.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.048ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y188.A1     net (fanout=136)      2.232   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y188.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o1
    SLICE_X77Y188.SR     net (fanout=2)        0.260   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o
    SLICE_X77Y188.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.048ns (0.556ns logic, 2.492ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.577ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      5.577ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X77Y188.A5     net (fanout=819)      4.196   RESET_IBUF
    SLICE_X77Y188.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o1
    SLICE_X77Y188.SR     net (fanout=2)        0.260   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o
    SLICE_X77Y188.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (1.121ns logic, 4.456ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X77Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.027ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_103 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      1.027ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_103 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_103
    SLICE_X77Y188.A4     net (fanout=3)        0.388   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
    SLICE_X77Y188.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o1
    SLICE_X77Y188.CLK    net (fanout=2)        0.283   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.356ns logic, 0.671ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X77Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.869ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      2.869ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y188.A1     net (fanout=136)      2.232   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X77Y188.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o1
    SLICE_X77Y188.CLK    net (fanout=2)        0.283   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (0.354ns logic, 2.515ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X77Y188.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.398ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      5.398ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X77Y188.A5     net (fanout=819)      4.196   RESET_IBUF
    SLICE_X77Y188.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o1
    SLICE_X77Y188.CLK    net (fanout=2)        0.283   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (0.919ns logic, 4.479ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.896ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X75Y186.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.104ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.896ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X76Y186.A3     net (fanout=819)      6.521   RESET_IBUF
    SLICE_X76Y186.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o1
    SLICE_X75Y186.SR     net (fanout=2)        0.524   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o
    SLICE_X75Y186.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.896ns (1.851ns logic, 7.045ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y186.A2     net (fanout=136)      3.445   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y186.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o1
    SLICE_X75Y186.SR     net (fanout=2)        0.524   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o
    SLICE_X75Y186.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (0.932ns logic, 3.969ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_102 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_102 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_102
    SLICE_X76Y186.A4     net (fanout=3)        0.909   SREG_CONTROL_INST/SPI_DATA_BUFFER<102>
    SLICE_X76Y186.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o1
    SLICE_X75Y186.SR     net (fanout=2)        0.524   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o
    SLICE_X75Y186.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.949ns logic, 1.433ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X75Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.473ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.527ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X76Y186.A3     net (fanout=819)      6.521   RESET_IBUF
    SLICE_X76Y186.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o1
    SLICE_X75Y186.CLK    net (fanout=2)        0.493   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      8.527ns (1.513ns logic, 7.014ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.468ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.532ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y186.A2     net (fanout=136)      3.445   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y186.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o1
    SLICE_X75Y186.CLK    net (fanout=2)        0.493   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      4.532ns (0.594ns logic, 3.938ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.987ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_102 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.013ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_102 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_102
    SLICE_X76Y186.A4     net (fanout=3)        0.909   SREG_CONTROL_INST/SPI_DATA_BUFFER<102>
    SLICE_X76Y186.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o1
    SLICE_X75Y186.CLK    net (fanout=2)        0.493   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      2.013ns (0.611ns logic, 1.402ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X75Y186.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_102 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.306ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_102 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_102
    SLICE_X76Y186.A4     net (fanout=3)        0.478   SREG_CONTROL_INST/SPI_DATA_BUFFER<102>
    SLICE_X76Y186.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o1
    SLICE_X75Y186.SR     net (fanout=2)        0.282   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o
    SLICE_X75Y186.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.546ns logic, 0.760ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.937ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y186.A2     net (fanout=136)      2.111   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y186.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o1
    SLICE_X75Y186.SR     net (fanout=2)        0.282   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o
    SLICE_X75Y186.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (0.544ns logic, 2.393ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.446ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      5.446ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X76Y186.A3     net (fanout=819)      4.055   RESET_IBUF
    SLICE_X76Y186.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o1
    SLICE_X75Y186.SR     net (fanout=2)        0.282   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o
    SLICE_X75Y186.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (1.109ns logic, 4.337ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X75Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.103ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_102 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      1.103ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_102 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y187.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_102
    SLICE_X76Y186.A4     net (fanout=3)        0.478   SREG_CONTROL_INST/SPI_DATA_BUFFER<102>
    SLICE_X76Y186.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o1
    SLICE_X75Y186.CLK    net (fanout=2)        0.269   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      1.103ns (0.356ns logic, 0.747ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X75Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.734ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      2.734ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y186.A2     net (fanout=136)      2.111   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X76Y186.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o1
    SLICE_X75Y186.CLK    net (fanout=2)        0.269   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      2.734ns (0.354ns logic, 2.380ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X75Y186.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.243ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      5.243ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X76Y186.A3     net (fanout=819)      4.055   RESET_IBUF
    SLICE_X76Y186.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o1
    SLICE_X75Y186.CLK    net (fanout=2)        0.269   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (0.919ns logic, 4.324ns route)
                                                       (17.5% logic, 82.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.109ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X80Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.891ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.109ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.B1     net (fanout=136)      4.881   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.B      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o1
    SLICE_X80Y183.CLK    net (fanout=2)        2.632   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      8.109ns (0.596ns logic, 7.513ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.993ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.007ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y183.B3     net (fanout=819)      2.860   RESET_IBUF
    SLICE_X98Y183.B      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o1
    SLICE_X80Y183.CLK    net (fanout=2)        2.632   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      7.007ns (1.515ns logic, 5.492ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.113ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_101 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.887ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_101 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_101
    SLICE_X98Y183.B2     net (fanout=2)        0.642   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
    SLICE_X98Y183.B      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o1
    SLICE_X80Y183.CLK    net (fanout=2)        2.632   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      3.887ns (0.613ns logic, 3.274ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X80Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.107ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.B1     net (fanout=136)      4.881   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.BMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o1
    SLICE_X80Y183.SR     net (fanout=2)        2.369   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o
    SLICE_X80Y183.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.107ns (0.857ns logic, 7.250ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.995ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y183.B3     net (fanout=819)      2.860   RESET_IBUF
    SLICE_X98Y183.BMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o1
    SLICE_X80Y183.SR     net (fanout=2)        2.369   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o
    SLICE_X80Y183.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (1.776ns logic, 5.229ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_101 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_101 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_101
    SLICE_X98Y183.B2     net (fanout=2)        0.642   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
    SLICE_X98Y183.BMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o1
    SLICE_X80Y183.SR     net (fanout=2)        2.369   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o
    SLICE_X80Y183.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (0.874ns logic, 3.011ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X80Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_101 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.239ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_101 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_101
    SLICE_X98Y183.B2     net (fanout=2)        0.365   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
    SLICE_X98Y183.BMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o1
    SLICE_X80Y183.SR     net (fanout=2)        1.406   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o
    SLICE_X80Y183.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (0.468ns logic, 1.771ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.307ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      4.307ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y183.B3     net (fanout=819)      1.870   RESET_IBUF
    SLICE_X98Y183.BMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o1
    SLICE_X80Y183.SR     net (fanout=2)        1.406   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o
    SLICE_X80Y183.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (1.031ns logic, 3.276ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.B1     net (fanout=136)      3.033   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.BMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o1
    SLICE_X80Y183.SR     net (fanout=2)        1.406   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o
    SLICE_X80Y183.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (0.466ns logic, 4.439ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X80Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.309ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_101 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      2.309ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_101 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_101
    SLICE_X98Y183.B2     net (fanout=2)        0.365   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
    SLICE_X98Y183.B      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o1
    SLICE_X80Y183.CLK    net (fanout=2)        1.602   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.342ns logic, 1.967ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X80Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.377ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      4.377ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y183.B3     net (fanout=819)      1.870   RESET_IBUF
    SLICE_X98Y183.B      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o1
    SLICE_X80Y183.CLK    net (fanout=2)        1.602   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      4.377ns (0.905ns logic, 3.472ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X80Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.975ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      4.975ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.B1     net (fanout=136)      3.033   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.B      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o1
    SLICE_X80Y183.CLK    net (fanout=2)        1.602   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      4.975ns (0.340ns logic, 4.635ns route)
                                                       (6.8% logic, 93.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.585ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X74Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.A4     net (fanout=136)      4.468   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o1
    SLICE_X74Y180.SR     net (fanout=2)        2.245   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o
    SLICE_X74Y180.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.585ns (0.872ns logic, 6.713ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.792ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.208ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y181.A3     net (fanout=819)      3.172   RESET_IBUF
    SLICE_X98Y181.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o1
    SLICE_X74Y180.SR     net (fanout=2)        2.245   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o
    SLICE_X74Y180.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.208ns (1.791ns logic, 5.417ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_100 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_100 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_100
    SLICE_X98Y181.A5     net (fanout=2)        0.746   SREG_CONTROL_INST/SPI_DATA_BUFFER<100>
    SLICE_X98Y181.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o1
    SLICE_X74Y180.SR     net (fanout=2)        2.245   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o
    SLICE_X74Y180.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.880ns (0.889ns logic, 2.991ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X74Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.802ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.198ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.A4     net (fanout=136)      4.468   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o1
    SLICE_X74Y180.CLK    net (fanout=2)        2.134   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      7.198ns (0.596ns logic, 6.602ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.179ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.821ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y181.A3     net (fanout=819)      3.172   RESET_IBUF
    SLICE_X98Y181.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o1
    SLICE_X74Y180.CLK    net (fanout=2)        2.134   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (1.515ns logic, 5.306ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.507ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_100 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.493ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_100 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_100
    SLICE_X98Y181.A5     net (fanout=2)        0.746   SREG_CONTROL_INST/SPI_DATA_BUFFER<100>
    SLICE_X98Y181.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o1
    SLICE_X74Y180.CLK    net (fanout=2)        2.134   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      3.493ns (0.613ns logic, 2.880ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X74Y180.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_100 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_100 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_100
    SLICE_X98Y181.A5     net (fanout=2)        0.445   SREG_CONTROL_INST/SPI_DATA_BUFFER<100>
    SLICE_X98Y181.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o1
    SLICE_X74Y180.SR     net (fanout=2)        1.361   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o
    SLICE_X74Y180.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (0.490ns logic, 1.806ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.481ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      4.481ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y181.A3     net (fanout=819)      2.067   RESET_IBUF
    SLICE_X98Y181.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o1
    SLICE_X74Y180.SR     net (fanout=2)        1.361   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o
    SLICE_X74Y180.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.481ns (1.053ns logic, 3.428ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.603ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.A4     net (fanout=136)      2.754   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o1
    SLICE_X74Y180.SR     net (fanout=2)        1.361   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o
    SLICE_X74Y180.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.603ns (0.488ns logic, 4.115ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X74Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.048ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_100 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      2.048ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_100 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_100
    SLICE_X98Y181.A5     net (fanout=2)        0.445   SREG_CONTROL_INST/SPI_DATA_BUFFER<100>
    SLICE_X98Y181.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o1
    SLICE_X74Y180.CLK    net (fanout=2)        1.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.342ns logic, 1.706ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X74Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.233ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      4.233ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y181.A3     net (fanout=819)      2.067   RESET_IBUF
    SLICE_X98Y181.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o1
    SLICE_X74Y180.CLK    net (fanout=2)        1.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (0.905ns logic, 3.328ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X74Y180.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.355ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      4.355ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.A4     net (fanout=136)      2.754   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y181.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o1
    SLICE_X74Y180.CLK    net (fanout=2)        1.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (0.340ns logic, 4.015ns route)
                                                       (7.8% logic, 92.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.448ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X76Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.552ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.448ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y183.D2     net (fanout=819)      2.980   RESET_IBUF
    SLICE_X98Y183.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o1
    SLICE_X76Y183.CLK    net (fanout=2)        2.953   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      7.448ns (1.515ns logic, 5.933ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.555ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.445ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.D4     net (fanout=136)      2.896   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o1
    SLICE_X76Y183.CLK    net (fanout=2)        2.953   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      6.445ns (0.596ns logic, 5.849ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.797ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_99 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.203ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_99 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_99
    SLICE_X98Y183.D1     net (fanout=2)        0.637   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
    SLICE_X98Y183.D      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o1
    SLICE_X76Y183.CLK    net (fanout=2)        2.953   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (0.613ns logic, 3.590ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X76Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.649ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.351ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y183.D2     net (fanout=819)      2.980   RESET_IBUF
    SLICE_X98Y183.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o1
    SLICE_X76Y183.SR     net (fanout=2)        2.595   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o
    SLICE_X76Y183.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.351ns (1.776ns logic, 5.575ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.348ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.D4     net (fanout=136)      2.896   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o1
    SLICE_X76Y183.SR     net (fanout=2)        2.595   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o
    SLICE_X76Y183.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.348ns (0.857ns logic, 5.491ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_99 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_99 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_99
    SLICE_X98Y183.D1     net (fanout=2)        0.637   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
    SLICE_X98Y183.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o1
    SLICE_X76Y183.SR     net (fanout=2)        2.595   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o
    SLICE_X76Y183.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (0.874ns logic, 3.232ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X76Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_99 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.419ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_99 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_99
    SLICE_X98Y183.D1     net (fanout=2)        0.380   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
    SLICE_X98Y183.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o1
    SLICE_X76Y183.SR     net (fanout=2)        1.571   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o
    SLICE_X76Y183.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.419ns (0.468ns logic, 1.951ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.771ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.D4     net (fanout=136)      1.734   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o1
    SLICE_X76Y183.SR     net (fanout=2)        1.571   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o
    SLICE_X76Y183.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (0.466ns logic, 3.305ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.563ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      4.563ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y183.D2     net (fanout=819)      1.961   RESET_IBUF
    SLICE_X98Y183.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o1
    SLICE_X76Y183.SR     net (fanout=2)        1.571   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o
    SLICE_X76Y183.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.031ns logic, 3.532ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X76Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.485ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_99 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      2.485ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_99 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_99
    SLICE_X98Y183.D1     net (fanout=2)        0.380   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
    SLICE_X98Y183.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o1
    SLICE_X76Y183.CLK    net (fanout=2)        1.763   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.342ns logic, 2.143ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X76Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.837ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      3.837ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.D4     net (fanout=136)      1.734   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X98Y183.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o1
    SLICE_X76Y183.CLK    net (fanout=2)        1.763   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (0.340ns logic, 3.497ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X76Y183.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.629ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      4.629ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X98Y183.D2     net (fanout=819)      1.961   RESET_IBUF
    SLICE_X98Y183.D      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o1
    SLICE_X76Y183.CLK    net (fanout=2)        1.763   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      4.629ns (0.905ns logic, 3.724ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.935ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X98Y181.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.935ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.A3     net (fanout=136)      4.520   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o1
    SLICE_X98Y181.SR     net (fanout=2)        0.481   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o
    SLICE_X98Y181.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.935ns (0.934ns logic, 5.001ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.654ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y181.A4     net (fanout=819)      3.012   RESET_IBUF
    SLICE_X99Y181.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o1
    SLICE_X98Y181.SR     net (fanout=2)        0.481   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o
    SLICE_X98Y181.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (1.853ns logic, 3.493ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_98 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.003ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_98 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_98
    SLICE_X99Y181.A5     net (fanout=2)        0.571   SREG_CONTROL_INST/SPI_DATA_BUFFER<98>
    SLICE_X99Y181.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o1
    SLICE_X98Y181.SR     net (fanout=2)        0.481   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o
    SLICE_X98Y181.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.951ns logic, 1.052ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X98Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.147ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.853ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.A3     net (fanout=136)      4.520   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o1
    SLICE_X98Y181.CLK    net (fanout=2)        0.683   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      5.853ns (0.650ns logic, 5.203ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.736ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.264ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y181.A4     net (fanout=819)      3.012   RESET_IBUF
    SLICE_X99Y181.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o1
    SLICE_X98Y181.CLK    net (fanout=2)        0.683   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      5.264ns (1.569ns logic, 3.695ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.079ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_98 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.921ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_98 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_98
    SLICE_X99Y181.A5     net (fanout=2)        0.571   SREG_CONTROL_INST/SPI_DATA_BUFFER<98>
    SLICE_X99Y181.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o1
    SLICE_X98Y181.CLK    net (fanout=2)        0.683   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (0.667ns logic, 1.254ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X98Y181.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_98 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.125ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_98 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_98
    SLICE_X99Y181.A5     net (fanout=2)        0.315   SREG_CONTROL_INST/SPI_DATA_BUFFER<98>
    SLICE_X99Y181.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o1
    SLICE_X98Y181.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o
    SLICE_X98Y181.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.510ns logic, 0.615ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.317ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      3.317ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y181.A4     net (fanout=819)      1.944   RESET_IBUF
    SLICE_X99Y181.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o1
    SLICE_X98Y181.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o
    SLICE_X98Y181.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (1.073ns logic, 2.244ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.A3     net (fanout=136)      2.811   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o1
    SLICE_X98Y181.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o
    SLICE_X98Y181.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.508ns logic, 3.111ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X98Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.027ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_98 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      1.027ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_98 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_98
    SLICE_X99Y181.A5     net (fanout=2)        0.315   SREG_CONTROL_INST/SPI_DATA_BUFFER<98>
    SLICE_X99Y181.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o1
    SLICE_X98Y181.CLK    net (fanout=2)        0.356   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.356ns logic, 0.671ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X98Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.219ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      3.219ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y181.A4     net (fanout=819)      1.944   RESET_IBUF
    SLICE_X99Y181.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o1
    SLICE_X98Y181.CLK    net (fanout=2)        0.356   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (0.919ns logic, 2.300ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X98Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.521ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      3.521ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.A3     net (fanout=136)      2.811   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o1
    SLICE_X98Y181.CLK    net (fanout=2)        0.356   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (0.354ns logic, 3.167ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC"         
TS_PLL_250_INST_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.580ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X99Y181.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.420ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y181.D5     net (fanout=819)      2.948   RESET_IBUF
    SLICE_X99Y181.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o1
    SLICE_X99Y181.SR     net (fanout=2)        0.729   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o
    SLICE_X99Y181.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (1.903ns logic, 3.677ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.D4     net (fanout=136)      2.874   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o1
    SLICE_X99Y181.SR     net (fanout=2)        0.729   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o
    SLICE_X99Y181.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.587ns (0.984ns logic, 3.603ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_97 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_97 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_97
    SLICE_X99Y181.D3     net (fanout=2)        0.693   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
    SLICE_X99Y181.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o1
    SLICE_X99Y181.SR     net (fanout=2)        0.729   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o
    SLICE_X99Y181.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (0.984ns logic, 1.422ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X99Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.009ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.991ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y181.D5     net (fanout=819)      2.948   RESET_IBUF
    SLICE_X99Y181.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o1
    SLICE_X99Y181.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      4.991ns (1.569ns logic, 3.422ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.002ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.D4     net (fanout=136)      2.874   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o1
    SLICE_X99Y181.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (0.650ns logic, 3.348ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.183ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_97 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.817ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_97 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_97
    SLICE_X99Y181.D3     net (fanout=2)        0.693   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
    SLICE_X99Y181.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o1
    SLICE_X99Y181.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.650ns logic, 1.167ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC"         TS_PLL_250_INST_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X99Y181.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_97 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.335ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_97 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_97
    SLICE_X99Y181.D3     net (fanout=2)        0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
    SLICE_X99Y181.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o1
    SLICE_X99Y181.SR     net (fanout=2)        0.371   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o
    SLICE_X99Y181.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.335ns (0.556ns logic, 0.779ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.647ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.D4     net (fanout=136)      1.720   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o1
    SLICE_X99Y181.SR     net (fanout=2)        0.371   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o
    SLICE_X99Y181.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (0.556ns logic, 2.091ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.386ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      3.386ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y181.D5     net (fanout=819)      1.894   RESET_IBUF
    SLICE_X99Y181.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o1
    SLICE_X99Y181.SR     net (fanout=2)        0.371   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o
    SLICE_X99Y181.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (1.121ns logic, 2.265ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X99Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.053ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_97 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      1.053ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_97 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_97
    SLICE_X99Y181.D3     net (fanout=2)        0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
    SLICE_X99Y181.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o1
    SLICE_X99Y181.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      1.053ns (0.354ns logic, 0.699ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X99Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.365ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DAC_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      2.365ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DAC_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DAC_FLUSH
                                                       SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.D4     net (fanout=136)      1.720   SREG_CONTROL_INST/SPI_DAC_FLUSH
    SLICE_X99Y181.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o1
    SLICE_X99Y181.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.354ns logic, 2.011ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X99Y181.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.104ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      3.104ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp192.IMUX.5
    SLICE_X99Y181.D5     net (fanout=819)      1.894   RESET_IBUF
    SLICE_X99Y181.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o1
    SLICE_X99Y181.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      3.104ns (0.919ns logic, 2.185ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK                       |     10.000ns|      3.334ns|      9.893ns|            0|            0|            0|        73544|
| TS_PLL_250_INST_clkout3       |     20.000ns|     17.536ns|          N/A|            0|            0|          828|            0|
| TS_PLL_250_INST_clkout1       |      4.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_PLL_250_INST_clkout0       |     10.000ns|      9.893ns|      9.834ns|            0|            0|        57224|          744|
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      7.627ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_94_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.768ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_93_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.148ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_92_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.119ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_91_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.027ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_90_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.629ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_89_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.410ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_88_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.191ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_87_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.884ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_86_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.669ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_85_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.470ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_84_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.532ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_83_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.960ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_82_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.976ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_81_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.941ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_80_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.914ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_79_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.956ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_78_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.565ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_77_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.684ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_76_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      7.013ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_75_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.908ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_74_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      7.283ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_73_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.775ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_72_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.886ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_71_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      7.209ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_70_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.517ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_69_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.438ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_68_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.425ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_67_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.861ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_66_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.354ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_65_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.053ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_64_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.152ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_63_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.837ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_62_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      7.122ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_61_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.909ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_60_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.764ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_59_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.625ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_58_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.736ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_57_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.044ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_56_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.502ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_55_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.325ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_54_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.530ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_53_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.846ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_52_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.683ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_51_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.958ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_50_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.102ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_49_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.160ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_48_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.836ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_47_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.274ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_46_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.928ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_45_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.377ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_44_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.034ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_43_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.929ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_42_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.745ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_41_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.784ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_40_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.056ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_39_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.186ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_38_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.258ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_37_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.509ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_36_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.284ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_35_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.452ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_34_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.864ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_33_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.718ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_32_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.174ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_31_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.616ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_30_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.765ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_29_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.989ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_28_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.131ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_27_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.991ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_26_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.662ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_25_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.107ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_24_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.999ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_23_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.455ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_22_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.779ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_21_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.478ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_20_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.590ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_19_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.563ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_18_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.863ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_17_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.797ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_16_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.682ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_15_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.563ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_14_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.900ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_13_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.839ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_12_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.158ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_11_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.315ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_10_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.236ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_9_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.936ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_8_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.198ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_7_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.842ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_6_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      7.036ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_5_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.420ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_4_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.316ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_3_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.209ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_2_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.812ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_1_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      7.421ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_30_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      6.894ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_29_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.340ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_28_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.068ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_27_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.783ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_26_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.529ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_25_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.945ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_24_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.203ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_23_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.105ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_22_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      6.186ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_21_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      6.663ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_20_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      6.300ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_19_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      7.026ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_18_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.389ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_17_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.953ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_16_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.834ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_15_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.156ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_14_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.898ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_13_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.704ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_12_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      7.485ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_11_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      7.813ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_10_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.252ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_9_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.091ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_8_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.162ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_7_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.896ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_6_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.109ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_5_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      7.585ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_4_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      7.448ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_3_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      5.935ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_2_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      5.580ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_1_LDC     |             |             |             |             |             |             |             |
| TS_PLL_DESER_INST_clkout1     |     60.000ns|     47.619ns|          N/A|            0|            0|        14748|            0|
| TS_CLOCK_DESER_1BIT           |     10.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   11.983|    6.656|    6.415|    6.003|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    9.834|         |
RESET          |         |         |    1.981|    1.981|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 73544 paths, 0 nets, and 21318 connections

Design statistics:
   Minimum period:  47.619ns{1}   (Maximum frequency:  21.000MHz)
   Maximum path delay from/to any node:   9.834ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 12 16:24:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 684 MB



