Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/guoj/Documents/Year-3/CPEN-391/repo/cpen391_group5_qsys.qsys --block-symbol-file --output-directory=/home/guoj/Documents/Year-3/CPEN-391/repo/cpen391_group5_qsys --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading repo/cpen391_group5_qsys.qsys
Progress: Reading input file
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_out_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module led_out_pio
Progress: Adding nios2 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding switch_in_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module switch_in_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: cpen391_group5_qsys.nios2: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: cpen391_group5_qsys.switch_in_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/guoj/Documents/Year-3/CPEN-391/repo/cpen391_group5_qsys.qsys --synthesis=VERILOG --output-directory=/home/guoj/Documents/Year-3/CPEN-391/repo/cpen391_group5_qsys/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading repo/cpen391_group5_qsys.qsys
Progress: Reading input file
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_out_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module led_out_pio
Progress: Adding nios2 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding switch_in_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module switch_in_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: cpen391_group5_qsys.nios2: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: cpen391_group5_qsys.switch_in_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpen391_group5_qsys: Generating cpen391_group5_qsys "cpen391_group5_qsys" for QUARTUS_SYNTH
Info: clocks: "cpen391_group5_qsys" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: jtag_uart_0: Starting RTL generation for module 'cpen391_group5_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/guoj/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guoj/altera/15.0/quartus/linux64/perl/lib -I /home/guoj/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guoj/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guoj/altera/15.0/quartus/sopc_builder/bin -I /home/guoj/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guoj/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/guoj/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpen391_group5_qsys_jtag_uart_0 --dir=/tmp/alt7548_7480401331483954290.dir/0001_jtag_uart_0_gen/ --quartus_dir=/home/guoj/altera/15.0/quartus --verilog --config=/tmp/alt7548_7480401331483954290.dir/0001_jtag_uart_0_gen//cpen391_group5_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'cpen391_group5_qsys_jtag_uart_0'
Info: jtag_uart_0: "cpen391_group5_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: led_out_pio: Starting RTL generation for module 'cpen391_group5_qsys_led_out_pio'
Info: led_out_pio:   Generation command is [exec /home/guoj/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guoj/altera/15.0/quartus/linux64/perl/lib -I /home/guoj/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guoj/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guoj/altera/15.0/quartus/sopc_builder/bin -I /home/guoj/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guoj/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guoj/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpen391_group5_qsys_led_out_pio --dir=/tmp/alt7548_7480401331483954290.dir/0002_led_out_pio_gen/ --quartus_dir=/home/guoj/altera/15.0/quartus --verilog --config=/tmp/alt7548_7480401331483954290.dir/0002_led_out_pio_gen//cpen391_group5_qsys_led_out_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_out_pio: Done RTL generation for module 'cpen391_group5_qsys_led_out_pio'
Info: led_out_pio: "cpen391_group5_qsys" instantiated altera_avalon_pio "led_out_pio"
Info: nios2: Starting RTL generation for module 'cpen391_group5_qsys_nios2'
Info: nios2:   Generation command is [exec /home/guoj/altera/15.0/quartus/linux64/eperlcmd -I /home/guoj/altera/15.0/quartus/linux64/perl/lib -I /home/guoj/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guoj/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guoj/altera/15.0/quartus/sopc_builder/bin -I /home/guoj/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/guoj/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/guoj/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/guoj/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/guoj/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=cpen391_group5_qsys_nios2 --dir=/tmp/alt7548_7480401331483954290.dir/0003_nios2_gen/ --quartus_bindir=/home/guoj/altera/15.0/quartus/linux64 --verilog --config=/tmp/alt7548_7480401331483954290.dir/0003_nios2_gen//cpen391_group5_qsys_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2: # 2018.01.17 14:23:44 (*) Starting Nios II generation
Info: nios2: # 2018.01.17 14:23:44 (*)   Checking for plaintext license.
Info: nios2: # 2018.01.17 14:23:47 (*)   Plaintext license not found.
Info: nios2: # 2018.01.17 14:23:47 (*)   No license required to generate encrypted Nios II/e.
Info: nios2: # 2018.01.17 14:23:47 (*)   Elaborating CPU configuration settings
Info: nios2: # 2018.01.17 14:23:47 (*)   Creating all objects for CPU
Info: nios2: # 2018.01.17 14:23:48 (*)   Generating RTL from CPU objects
Info: nios2: # 2018.01.17 14:23:48 (*)   Creating plain-text RTL
Info: nios2: # 2018.01.17 14:23:50 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'cpen391_group5_qsys_nios2'
Info: nios2: "cpen391_group5_qsys" instantiated altera_nios2_qsys "nios2"
Info: sdram: Starting RTL generation for module 'cpen391_group5_qsys_sdram'
Info: sdram:   Generation command is [exec /home/guoj/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guoj/altera/15.0/quartus/linux64/perl/lib -I /home/guoj/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guoj/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guoj/altera/15.0/quartus/sopc_builder/bin -I /home/guoj/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guoj/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/guoj/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpen391_group5_qsys_sdram --dir=/tmp/alt7548_7480401331483954290.dir/0004_sdram_gen/ --quartus_dir=/home/guoj/altera/15.0/quartus --verilog --config=/tmp/alt7548_7480401331483954290.dir/0004_sdram_gen//cpen391_group5_qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'cpen391_group5_qsys_sdram'
Info: sdram: "cpen391_group5_qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switch_in_pio: Starting RTL generation for module 'cpen391_group5_qsys_switch_in_pio'
Info: switch_in_pio:   Generation command is [exec /home/guoj/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guoj/altera/15.0/quartus/linux64/perl/lib -I /home/guoj/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guoj/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guoj/altera/15.0/quartus/sopc_builder/bin -I /home/guoj/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guoj/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guoj/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpen391_group5_qsys_switch_in_pio --dir=/tmp/alt7548_7480401331483954290.dir/0005_switch_in_pio_gen/ --quartus_dir=/home/guoj/altera/15.0/quartus --verilog --config=/tmp/alt7548_7480401331483954290.dir/0005_switch_in_pio_gen//cpen391_group5_qsys_switch_in_pio_component_configuration.pl  --do_build_sim=0  ]
Info: switch_in_pio: Done RTL generation for module 'cpen391_group5_qsys_switch_in_pio'
Info: switch_in_pio: "cpen391_group5_qsys" instantiated altera_avalon_pio "switch_in_pio"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpen391_group5_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpen391_group5_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpen391_group5_qsys" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/guoj/Documents/Year-3/CPEN-391/repo/cpen391_group5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/guoj/Documents/Year-3/CPEN-391/repo/cpen391_group5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/guoj/Documents/Year-3/CPEN-391/repo/cpen391_group5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file /home/guoj/Documents/Year-3/CPEN-391/repo/cpen391_group5_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/guoj/Documents/Year-3/CPEN-391/repo/cpen391_group5_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: cpen391_group5_qsys: Done "cpen391_group5_qsys" with 35 modules, 58 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
