Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Save project successfully
Save project successfully
Save project successfully

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value to 6 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\data\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding PARAMETER C_SUB_FAMILY value to spartan6 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b\data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_SYS_RST_PRESENT value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Digilent_Usb_Epp_IFCLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
INFO:For axi_quad_spi v2.00.b... 
Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.
 
INFO:EDK - 
INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer value)/C_SCK_RATIO.
 
INFO:EDK - 
INFO: Core name                   : QSPI_FLASH
 
INFO:EDK - 
INFO: Instance name               : QSPI_FLASH
 
INFO:EDK - 
INFO: The core is instantiated in the Legacy Mode.
 
INFO:EDK - 
INFO: The AXI interface is AXI4 Lite interface.
 
INFO:EDK - 
INFO: In this mode, the core is backward compatible with the axi_quad_spi_v1_00_a core in register mapping.
 
INFO:EDK - 
INFO: This is Legacy mode of the core and 0 will not affect the core configuration.
 
INFO:EDK - 
INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.
 
INFO:EDK - 
INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is connected to net_vcc. 
INFO:EDK - 
INFO: To make the core operating in the master mode, make sure that the mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
INFO: The STARTUP primitive is not used in the AXI Quad SPI core configuration.
 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7bc00000-0x7bc0ffff) Digilent_Usb_Epp	axi4lite_0
  (0x7d000000-0x7d00ffff) Digilent_AC97_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x2000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in - No driver found. Port will be driven to GND - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\data\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\data\axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100101 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\data\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\data\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\data\axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 14 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 14 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_INTERRUPT value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_MEMCLK_PERIOD value to 3333 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
INFO:EDK - 
INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to : 16. 
INFO:EDK - 
INFO: The EXT_SPI_CLK period is : 10000 ps.
 
INFO:EDK - 
INFO: User can connect the same AXI clock connected to the core to EXT_SPI_CLK port with proper C_SCK_RATIO value.
 
INFO:EDK - 
INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz clock source and C_SCK_RATIO is 16.
 
INFO:EDK - 
INFO:Though other C_SCK_RATIO's are allowed in legacy mode, it is good to use C_SCK_RATIO = 2 to get the highest SPI clock at SPI interface.
 
Done!
Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\Wembly\Development\System86\src\hardware\digilent\etc\atlys.filters
Done writing Tab View settings to:
	C:\Users\Wembly\Development\System86\src\hardware\digilent\etc\atlys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Wembly\Development\System86\src\hardware\digilent\atlys\etc\atlys.filters
Done writing Tab View settings to:
	C:\Users\Wembly\Development\System86\src\hardware\digilent\atlys\etc\atlys.gui
Save project successfully
Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\Wembly\Development\System86\src\hardware\digilent\atlys\etc\atlys.filters
Done writing Tab View settings to:
	C:\Users\Wembly\Development\System86\src\hardware\digilent\atlys\etc\atlys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

The project file (XMP) has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
Writing filter settings....
Done writing filter settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.filters
Done writing Tab View settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.gui
The project file (XMP) has changed on disk.
Writing filter settings....
Done writing filter settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.filters
Done writing Tab View settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.gui
ERROR:EDK:398 - Cannot find PAO file ttl_mem_bus_v1_00_a/data/ttl_mem_bus_v2_1_0.pao for IP ttl_mem_bus, Version 1.00.a referred to in another PAO file  (PAO file of the core axi_lite_ram_v1_00_a) 
ERROR:EDK:4161 - No BUS_INTERFACE M_RAM found as specified for PORT chip_enable - /home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/../../xilinx/MyProcessorIPLib/pcores/axi_lite_ram_v1_00_a/data/axi_lite_ram_v2_1_0.mpd line 43 
ERROR:EDK:4161 - No BUS_INTERFACE M_RAM found as specified for PORT write_enable - /home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/../../xilinx/MyProcessorIPLib/pcores/axi_lite_ram_v1_00_a/data/axi_lite_ram_v2_1_0.mpd line 44 
ERROR:EDK:4161 - No BUS_INTERFACE M_RAM found as specified for PORT output_enable - /home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/../../xilinx/MyProcessorIPLib/pcores/axi_lite_ram_v1_00_a/data/axi_lite_ram_v2_1_0.mpd line 45 
ERROR:EDK:4161 - No BUS_INTERFACE M_RAM found as specified for PORT addr - /home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/../../xilinx/MyProcessorIPLib/pcores/axi_lite_ram_v1_00_a/data/axi_lite_ram_v2_1_0.mpd line 46 
ERROR:EDK:4161 - No BUS_INTERFACE M_RAM found as specified for PORT data - /home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/../../xilinx/MyProcessorIPLib/pcores/axi_lite_ram_v1_00_a/data/axi_lite_ram_v2_1_0.mpd line 47 
ERROR:EDK:1848 - Mpd : Error in AssignDefaults/Check
Assigned Driver generic 1.00.a for instance axi_lite_ram_0
axi_lite_ram_0 has been added to the project
Writing filter settings....
Done writing filter settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.filters
Done writing Tab View settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ERROR:EDK:3694 - Could not connect bus interface S_RAM to New Connection.
axi_lite_ram_0 has been deleted from the project
Assigned Driver generic 1.00.a for instance axi_lite_ram_0
axi_lite_ram_0 has been added to the project
ERROR:EDK:3694 - Could not connect bus interface S_RAM to New Connection.
Writing filter settings....
Done writing filter settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.filters
Done writing Tab View settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.gui
Writing filter settings....
Done writing filter settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.filters
Done writing Tab View settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.filters
Done writing Tab View settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ERROR:EDK:3694 - Could not connect bus interface S_RAM to New Connection.
Writing filter settings....
Done writing filter settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.filters
Done writing Tab View settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.gui
Writing filter settings....
Done writing filter settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.filters
Done writing Tab View settings to:
	/home/administrator/Development/fpga/system86/src/hardware/digilent/atlys/etc/atlys.gui
