# Semi-Edge-RISC-V

Welcome to the official **Semi Edge RISC-V** repository!  
This repo contains all the **helping documents, notes, codes, and resources** used in my RISC-V tutorials and YouTube videos.  
If youâ€™re learning RISC-V step by step from my channel, this is the right place to follow along.  

---

## ğŸ“‚ Repository Contents
- ğŸ“˜ Documentation & Notes  
- ğŸ“ RISC-V Instruction References  
- ğŸ’» Verilog/SystemVerilog Codes  
- ğŸ”§ Testbenches & Examples  
- ğŸ–¥ï¸ Diagrams & Slides  

---

## â–¶ï¸ YouTube Playlist
Watch the complete **RISC-V Tutorial Series** on the [Semi Edge YouTube Channel](https://www.youtube.com/@semiedge1).  

---

<p align="center">
  <img src="https://github.com/majidale/Semi-Edge-RISC-V/blob/main/Instruction%20Format.png" alt="Instruction Format" width="600">
</p>
