0.6
2018.2
Jun 14 2018
20:41:02
E:/MicroVerilog/Micro_Project/Micro_Project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/AC.v,1714888382,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/ALU.v,,AC,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/ALU.v,1714974615,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/AR.v,,ALU,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/AR.v,1714652647,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Common_Bus.v,,AR,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Common_Bus.v,1714652647,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Contol_Unit.v,,Common_Bus,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Contol_Unit.v,1714654178,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Control_Source.v,,Control_Unit,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Contorl_Destination.v,1714648089,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/DR.v,,Contorl_Destination,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Control_Source.v,1714970952,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/DR.v,,Control_Source,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/DR.v,1714637797,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Decoder.v,,DR,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Decoder.v,1714665354,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/E_Flag.v,,Decoder,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/E_Flag.v,1714972010,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/IR.v,,E_Flag,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/IR.v,1714637797,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Memory.v,,IR,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v,1714974211,verilog,,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/AC.v;E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Sequence_counter.v;E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Decoder.v;E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/AR.v;E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/DR.v;E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/PC.v;E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Memory.v;E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/ALU.v;E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/IR.v;E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Common_Bus.v;E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/E_Flag.v,Main,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Memory.v,1714895792,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/PC.v,,Memory,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/PC.v,1714653957,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Sequence_counter.v,,PC,,,,,,,,
E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Sequence_counter.v,1714637797,verilog,,E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v,,SC,,,,,,,,
