Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 25 16:44:25 2024
| Host         : DESKTOP-GMN6PCK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           20 |
| No           | No                    | Yes                    |              14 |            8 |
| No           | Yes                   | No                     |              41 |           17 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              11 |            5 |
| Yes          | Yes                   | No                     |              44 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------+--------------------------+------------------+----------------+--------------+
|   Clock Signal   |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG   |                          | rst_IBUF                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG   | b/previous_state_i_1_n_0 |                          |                1 |              1 |         1.00 |
|  a/clk           |                          |                          |                1 |              1 |         1.00 |
|  a/clk           |                          | rst_IBUF                 |                1 |              1 |         1.00 |
|  a/clk25MHz_BUFG |                          |                          |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG   |                          |                          |                2 |              4 |         2.00 |
|  clockfall_BUFG  |                          | sameHor[0]               |                8 |              9 |         1.12 |
|  a/clk25MHz_BUFG | TCH_reg_n_0              | rst_IBUF                 |                5 |             11 |         2.20 |
|  a/clk25MHz_BUFG |                          | rst_IBUF                 |                6 |             12 |         2.00 |
|  a/clk25MHz_BUFG | B                        | R[3]_i_1_n_0             |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG   |                          | a/clock1hz               |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG   | b/counter_reg[0]_i_1_n_0 | b/previous_state_i_1_n_0 |                8 |             32 |         4.00 |
|  clockfall_BUFG  |                          |                          |               15 |             37 |         2.47 |
+------------------+--------------------------+--------------------------+------------------+----------------+--------------+


