<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p103" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_103{left:632px;bottom:933px;letter-spacing:0.1px;word-spacing:-1.65px;}
#t2_103{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_103{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_103{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_103{left:160px;bottom:879px;}
#t6_103{left:197px;bottom:879px;letter-spacing:-0.1px;word-spacing:-0.96px;}
#t7_103{left:349px;bottom:881px;letter-spacing:-0.01px;}
#t8_103{left:450px;bottom:881px;letter-spacing:-0.06px;}
#t9_103{left:499px;bottom:879px;letter-spacing:-0.11px;word-spacing:-0.95px;}
#ta_103{left:197px;bottom:863px;letter-spacing:-0.13px;word-spacing:-0.19px;}
#tb_103{left:197px;bottom:846px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tc_103{left:197px;bottom:829px;letter-spacing:-0.11px;}
#td_103{left:246px;bottom:830px;letter-spacing:-0.27px;}
#te_103{left:267px;bottom:829px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tf_103{left:685px;bottom:830px;letter-spacing:-0.22px;}
#tg_103{left:197px;bottom:812px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#th_103{left:197px;bottom:795px;letter-spacing:-0.13px;word-spacing:0.03px;}
#ti_103{left:630px;bottom:797px;letter-spacing:-0.01px;}
#tj_103{left:197px;bottom:780px;letter-spacing:-0.05px;}
#tk_103{left:244px;bottom:779px;}
#tl_103{left:197px;bottom:756px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#tm_103{left:197px;bottom:739px;letter-spacing:-0.1px;word-spacing:0.03px;}
#tn_103{left:287px;bottom:740px;letter-spacing:-0.01px;}
#to_103{left:389px;bottom:740px;letter-spacing:-0.06px;}
#tp_103{left:439px;bottom:739px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tq_103{left:197px;bottom:722px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tr_103{left:407px;bottom:723px;letter-spacing:-0.27px;}
#ts_103{left:428px;bottom:722px;letter-spacing:-0.09px;}
#tt_103{left:568px;bottom:723px;letter-spacing:-0.22px;}
#tu_103{left:583px;bottom:722px;letter-spacing:-0.11px;word-spacing:0.06px;}
#tv_103{left:197px;bottom:706px;letter-spacing:-0.01px;}
#tw_103{left:305px;bottom:706px;letter-spacing:-0.06px;}
#tx_103{left:355px;bottom:705px;letter-spacing:-0.1px;}
#ty_103{left:160px;bottom:678px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#tz_103{left:160px;bottom:661px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t10_103{left:160px;bottom:644px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t11_103{left:160px;bottom:627px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#t12_103{left:160px;bottom:610px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t13_103{left:160px;bottom:594px;letter-spacing:-0.14px;word-spacing:0.09px;}
#t14_103{left:208px;bottom:560px;letter-spacing:0.13px;}
#t15_103{left:160px;bottom:540px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t16_103{left:160px;bottom:523px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t17_103{left:160px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t18_103{left:160px;bottom:490px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t19_103{left:160px;bottom:462px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1a_103{left:160px;bottom:445px;letter-spacing:-0.11px;}
#t1b_103{left:160px;bottom:429px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_103{left:160px;bottom:401px;letter-spacing:-0.13px;word-spacing:-0.24px;}
#t1d_103{left:160px;bottom:384px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1e_103{left:160px;bottom:368px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1f_103{left:160px;bottom:323px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_103{left:160px;bottom:306px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1h_103{left:160px;bottom:277px;}
#t1i_103{left:197px;bottom:277px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_103{left:197px;bottom:260px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#t1k_103{left:377px;bottom:261px;letter-spacing:-0.22px;}
#t1l_103{left:398px;bottom:260px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t1m_103{left:641px;bottom:261px;letter-spacing:-0.22px;}
#t1n_103{left:657px;bottom:260px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t1o_103{left:197px;bottom:244px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1p_103{left:197px;bottom:227px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1q_103{left:160px;bottom:198px;}
#t1r_103{left:197px;bottom:198px;letter-spacing:-0.13px;word-spacing:-0.54px;}
#t1s_103{left:197px;bottom:181px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1t_103{left:197px;bottom:164px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1u_103{left:197px;bottom:147px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t1v_103{left:197px;bottom:131px;letter-spacing:-0.13px;word-spacing:0.03px;}

.s1_103{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_103{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_103{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_103{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s5_103{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_103{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.t.v0_103{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts103" type="text/css" >

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg103Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg103" style="-webkit-user-select: none;"><object width="825" height="990" data="103/103.svg" type="image/svg+xml" id="pdf103" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_103" class="t s1_103">Programmers’ Model </span>
<span id="t2_103" class="t s2_103">ARM DDI 0100I </span><span id="t3_103" class="t s1_103">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_103" class="t s2_103">A2-65 </span>
<span id="t5_103" class="t s3_103">• </span><span id="t6_103" class="t s3_103">If CV == 0, then in all of the </span><span id="t7_103" class="t s4_103">IMPLEMENTATION </span><span id="t8_103" class="t s4_103">DEFINED </span><span id="t9_103" class="t s3_103">circumstances in which the Jazelle Extension </span>
<span id="ta_103" class="t s3_103">hardware would have entered Jazelle state if CV had been 1, it instead enters a configuration invalid </span>
<span id="tb_103" class="t s3_103">handler and sets CV to 1. A configuration invalid handler is a sequence of ARM instructions that </span>
<span id="tc_103" class="t s3_103">includes </span><span id="td_103" class="t v0_103 s5_103">MCR </span><span id="te_103" class="t s3_103">instructions to write the configuration required by the EJVM, ending with a </span><span id="tf_103" class="t v0_103 s5_103">BXJ </span>
<span id="tg_103" class="t s3_103">instruction to re-attempt execution of the opcode concerned. The method by which the configuration </span>
<span id="th_103" class="t s3_103">invalid handler’s address is determined and its entry and exit conditions are all </span><span id="ti_103" class="t s4_103">SUBARCHITECTURE </span>
<span id="tj_103" class="t s4_103">DEFINED</span><span id="tk_103" class="t s3_103">. </span>
<span id="tl_103" class="t s3_103">In circumstances in which the Jazelle Extension hardware would not have entered Jazelle state if CV </span>
<span id="tm_103" class="t s3_103">had been 1, it is </span><span id="tn_103" class="t s4_103">IMPLEMENTATION </span><span id="to_103" class="t s4_103">DEFINED </span><span id="tp_103" class="t s3_103">whether the configuration invalid handler is entered as </span>
<span id="tq_103" class="t s3_103">described in the last paragraph, or the </span><span id="tr_103" class="t v0_103 s5_103">BXJ </span><span id="ts_103" class="t s3_103">instruction is treated as a </span><span id="tt_103" class="t v0_103 s5_103">BX </span><span id="tu_103" class="t s3_103">instruction with possible </span>
<span id="tv_103" class="t s4_103">SUBARCHITECTURE </span><span id="tw_103" class="t s4_103">DEFINED </span><span id="tx_103" class="t s3_103">restrictions. </span>
<span id="ty_103" class="t s3_103">The intended use of the CV bit is that when a process swap occurs, the operating system sets CV to 0. The </span>
<span id="tz_103" class="t s3_103">result is that before the new process can execute an opcode in the Jazelle Extension hardware, it must </span>
<span id="t10_103" class="t s3_103">execute its configuration invalid handler. This ensures that the Jazelle Extension hardware’s configuration </span>
<span id="t11_103" class="t s3_103">registers are correctly for the EJVM concerned. The CV bit is set to 1 on entry to the configuration invalid </span>
<span id="t12_103" class="t s3_103">handler, allowing the opcode to be executed in hardware when the invalid configuration handler re-attempts </span>
<span id="t13_103" class="t s3_103">its execution. </span>
<span id="t14_103" class="t s6_103">Note </span>
<span id="t15_103" class="t s3_103">It may seem counterintuitive that the CV bit is set to 1 on entry to the configuration invalid handler, rather </span>
<span id="t16_103" class="t s3_103">than after it has completed writing the configuration registers. This is correct, otherwise, the configuration </span>
<span id="t17_103" class="t s3_103">invalid handler may partially configure the hardware before a process swap occurs, causing another </span>
<span id="t18_103" class="t s3_103">EJVM-using process to write its configuration to the hardware. </span>
<span id="t19_103" class="t s3_103">When the original process is resumed, CV will have been cleared (CV == 0) by the operating system. If the </span>
<span id="t1a_103" class="t s3_103">handler writes its configuration to the hardware and then sets CV to 1 in this example, the opcode will be </span>
<span id="t1b_103" class="t s3_103">executed with the hardware configured for a hybrid of the two configurations. </span>
<span id="t1c_103" class="t s3_103">By setting CV to 1 on entry to the configuration invalid handler, this means that CV is 0 when execution of </span>
<span id="t1d_103" class="t s3_103">the opcode is re-attempted, and the configuration invalid handler will execute again (and if necessary, </span>
<span id="t1e_103" class="t s3_103">recursively) until it finally completes execution without a process swap occurring. </span>
<span id="t1f_103" class="t s3_103">The CD bit has multiple possible uses for monitoring and controlling User mode access to the Jazelle </span>
<span id="t1g_103" class="t s3_103">Extension hardware. Among them are: </span>
<span id="t1h_103" class="t s3_103">• </span><span id="t1i_103" class="t s3_103">By setting CD == 1 and JE == 0, an OS can prevent all User mode access to the Jazelle Extension </span>
<span id="t1j_103" class="t s3_103">hardware: any attempt to use the </span><span id="t1k_103" class="t v0_103 s5_103">BXJ </span><span id="t1l_103" class="t s3_103">instruction will produce the same result as a </span><span id="t1m_103" class="t v0_103 s5_103">BX </span><span id="t1n_103" class="t s3_103">instruction, and </span>
<span id="t1o_103" class="t s3_103">any attempt to configure the hardware (including setting the JE bit) will result in an Undefined </span>
<span id="t1p_103" class="t s3_103">Instruction exception. </span>
<span id="t1q_103" class="t s3_103">• </span><span id="t1r_103" class="t s3_103">To provide User mode access to the Jazelle Extension hardware in a simple manner, while protecting </span>
<span id="t1s_103" class="t s3_103">EJVMs from conflicting use of the hardware by other processes, the OS should set CD == 0 and </span>
<span id="t1t_103" class="t s3_103">should preserve and restore the Main Configuration register on process swaps, initializing its value </span>
<span id="t1u_103" class="t s3_103">to 0 for new processes. In addition, it should set the CV bit to 0 on every process swap, to ensure that </span>
<span id="t1v_103" class="t s3_103">EJVMs reconfigure the Jazelle Extension hardware to match their requirements when necessary. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
