{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1536942008994 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Partition Merge " "Smart recompilation skipped module Partition Merge because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1536942009385 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "I/O Assignment Analysis " "Smart recompilation skipped module I/O Assignment Analysis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1536942009638 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536942011839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536942011840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 14 12:20:11 2018 " "Processing started: Fri Sep 14 12:20:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536942011840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1536942011840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off leon3mp_quartus -c leon3mp_quartus " "Command: quartus_fit --read_settings_files=on --write_settings_files=off leon3mp_quartus -c leon3mp_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1536942011840 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1536942011882 ""}
{ "Info" "0" "" "Project  = leon3mp_quartus" {  } {  } 0 0 "Project  = leon3mp_quartus" 0 0 "Fitter" 0 0 1536942011883 ""}
{ "Info" "0" "" "Revision = leon3mp_quartus" {  } {  } 0 0 "Revision = leon3mp_quartus" 0 0 "Fitter" 0 0 1536942011883 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1536942013072 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "leon3mp_quartus EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"leon3mp_quartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1536942013380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536942013454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536942013454 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1536942014502 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536942015169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536942015169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536942015169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536942015169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536942015169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536942015169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536942015169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536942015169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536942015169 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1536942015169 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 74277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536942015303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 74279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536942015303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 74281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536942015303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 74283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536942015303 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1536942015303 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1536942015317 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1536942022545 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "triggerout\[0\] 4 3.3-V LVTTL 3.3V 3.0V " "Pin triggerout\[0\] with I/O standard assignment 3.3-V LVTTL is incompatible with I/O bank 4. I/O standard 3.3-V LVTTL, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.0V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "RsTx 4 3.0V " "Pin RsTx in I/O bank 4 uses VCCIO 3.0V" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { RsTx } } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RsTx" } } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1536942024018 ""}  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { triggerout[0] } } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "triggerout\[0\]" } } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1536942024018 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "triggerout\[1\] 4 3.3-V LVTTL 3.3V 3.0V " "Pin triggerout\[1\] with I/O standard assignment 3.3-V LVTTL is incompatible with I/O bank 4. I/O standard 3.3-V LVTTL, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.0V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "RsTx 4 3.0V " "Pin RsTx in I/O bank 4 uses VCCIO 3.0V" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { RsTx } } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RsTx" } } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1536942024018 ""}  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { triggerout[1] } } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "triggerout\[1\]" } } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1536942024018 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "triggerout\[2\] 4 3.3-V LVTTL 3.3V 3.0V " "Pin triggerout\[2\] with I/O standard assignment 3.3-V LVTTL is incompatible with I/O bank 4. I/O standard 3.3-V LVTTL, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.0V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "RsTx 4 3.0V " "Pin RsTx in I/O bank 4 uses VCCIO 3.0V" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { RsTx } } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RsTx" } } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1536942024018 ""}  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { triggerout[2] } } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "triggerout\[2\]" } } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1536942024018 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "triggerout\[3\] 4 3.3-V LVTTL 3.3V 3.0V " "Pin triggerout\[3\] with I/O standard assignment 3.3-V LVTTL is incompatible with I/O bank 4. I/O standard 3.3-V LVTTL, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.0V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "RsTx 4 3.0V " "Pin RsTx in I/O bank 4 uses VCCIO 3.0V" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { RsTx } } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RsTx" } } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1536942024018 ""}  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { triggerout[3] } } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "triggerout\[3\]" } } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1536942024018 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536942024021 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1536942043087 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1536942043131 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { clk } } } { "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536942043137 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1536942043137 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "alarm1_emsensor GND " "Pin alarm1_emsensor has GND driving its datain port" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { alarm1_emsensor } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1536942043137 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "alarm2_aesenc GND " "Pin alarm2_aesenc has GND driving its datain port" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { alarm2_aesenc } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1536942043137 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "alarm3_aesdec GND " "Pin alarm3_aesdec has GND driving its datain port" {  } { { "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/17.0/quartus/linux64/pin_planner.ppl" { alarm3_aesdec } } } { "leon3mp.vhd" "" { Text "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/leon3mp.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "/home/tarun/fame_v2/designs/leon3-terasic-de2-115/" { { 0 { 0 ""} 0 1324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1536942043137 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1536942043137 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 5 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 5 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1170 " "Peak virtual memory: 1170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536942045439 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 14 12:20:45 2018 " "Processing ended: Fri Sep 14 12:20:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536942045439 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536942045439 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536942045439 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1536942045439 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Fitter" 0 -1 1536942045985 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1536942045985 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "CURRENT_STRENGTH_NEW MAXIMUM CURRENT " "New assignment CURRENT_STRENGTH_NEW with value MAXIMUM CURRENT has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1536942089057 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "CURRENT_STRENGTH_NEW MAXIMUM CURRENT " "New assignment CURRENT_STRENGTH_NEW with value MAXIMUM CURRENT has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1536942089057 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "IO_STANDARD 3.0-V LVTTL 3.3-V LVTTL " "Assignment IO_STANDARD changed value from 3.0-V LVTTL to 3.3-V LVTTL." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1536942089057 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Fitter" 0 -1 1536942089057 ""}
