vhdl xil_defaultlib  \
"../../../bd/design_1/sim/design_1.vhd" \
"../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd" \
"../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../../../microblaze_zynq_system/microblaze_zynq_system.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \
"../../../bd/design_1/ipshared/c4bd/sources_1/imports/sandbox/receiverConfigurationPackage.vhd" \
"../../../bd/design_1/ipshared/c4bd/sources_1/new/ROM_CA.vhd" \
"../../../bd/design_1/ipshared/c4bd/sources_1/new/ROM_E1B.vhd" \
"../../../bd/design_1/ipshared/c4bd/sources_1/new/ROM_E5a_I.vhd" \
"../../../bd/design_1/ipshared/c4bd/sources_1/imports/sandbox/noiseCorrelator.vhd" \
"../../../bd/design_1/ipshared/c4bd/sources_1/imports/sandbox/frontEndMonitor.vhd" \
"../../../bd/design_1/ipshared/c4bd/sources_1/new/frontEndMonitorIP_v1_0_S_AXI.vhd" \
"../../../bd/design_1/ipshared/c4bd/sources_1/new/frontEndMonitorIP_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_frontEndMonitorIP_v1_0_0/sim/design_1_frontEndMonitorIP_v1_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" \

nosort
