
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.639593                       # Number of seconds simulated
sim_ticks                                2639592731500                       # Number of ticks simulated
final_tick                               2639592731500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202931                       # Simulator instruction rate (inst/s)
host_op_rate                                   202931                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5495749995                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732004                       # Number of bytes of host memory used
host_seconds                                   480.30                       # Real time elapsed on the host
sim_insts                                    97467087                       # Number of instructions simulated
sim_ops                                      97467087                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       104804480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       310263168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          415071744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    104804480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     104804480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54858880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54858880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           818785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2423931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3242748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        428585                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             428585                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           39704792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          117542060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157248404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      39704792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39704792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20783085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20783085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20783085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          39704792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         117542060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            178031489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3242748                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     428585                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6485496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   857170                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              411811520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3260224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54596928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               415071744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54858880                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  50941                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4064                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            405152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            431405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            398703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            266276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            258948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            419851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            445869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            219664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            396861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            470561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           411703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           518069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           528737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           457447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           310585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           494724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             45761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             97173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             53477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             55468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            84489                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        12                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5882                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2639592718500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6485496                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               857170                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3217886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3216601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     10                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  48318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  48938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  49067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  49192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  49442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  13373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12157                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1179268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    395.504791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   276.841463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.198594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21607      1.83%      1.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       493773     41.87%     43.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       221315     18.77%     62.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        92069      7.81%     70.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        49863      4.23%     74.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        39087      3.31%     77.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27208      2.31%     80.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21855      1.85%     81.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       212491     18.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1179268                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     126.189700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4578.539146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        50990    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50991                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.729952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.673431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.670290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         49988     98.03%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           593      1.16%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           279      0.55%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            75      0.15%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            35      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             7      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50991                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 122940194026                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            243588100276                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32172775000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19106.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37856.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       156.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    157.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5451824                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  656533                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.96                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     718973.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3279659040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1743180120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             20319497520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2059644960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32692701600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          43446512070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1158870720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    121701785280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     14924836800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     537298500180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           778628329020                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            294.980479                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2541292115000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    919351750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   13838490000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2235533720500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  38866505500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   83542333000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 266892330750                       # Time in different power states
system.mem_ctrls_1.actEnergy               5140364460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2732141940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25623225180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2393416980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         32505851040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          48429766710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1125691680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    119209497330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     12213284640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     537651563760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           787027604010                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            298.162514                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2530449684750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    844057000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   13758622000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2237219604250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  31806518250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   94540367750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 261423562250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17011434                       # DTB read hits
system.cpu.dtb.read_misses                      12434                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   817021                       # DTB read accesses
system.cpu.dtb.write_hits                     8895279                       # DTB write hits
system.cpu.dtb.write_misses                      1307                       # DTB write misses
system.cpu.dtb.write_acv                          169                       # DTB write access violations
system.cpu.dtb.write_accesses                  324494                       # DTB write accesses
system.cpu.dtb.data_hits                     25906713                       # DTB hits
system.cpu.dtb.data_misses                      13741                       # DTB misses
system.cpu.dtb.data_acv                           267                       # DTB access violations
system.cpu.dtb.data_accesses                  1141515                       # DTB accesses
system.cpu.itb.fetch_hits                     5686988                       # ITB hits
system.cpu.itb.fetch_misses                      6040                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5693028                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14138                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7069                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     310598358.608007                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    451837992.831070                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7069    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7069                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    443972934500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2195619797000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5279185463                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7069                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4474      2.06%      2.07% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.10% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                198962     91.81%     93.91% # number of callpals executed
system.cpu.kern.callpal::rdps                    6147      2.84%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rti                     6232      2.88%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 216706                       # number of callpals executed
system.cpu.kern.inst.hwrei                     239505                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6911                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1967                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2301                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2026                      
system.cpu.kern.mode_good::user                  1967                      
system.cpu.kern.mode_good::idle                    59                      
system.cpu.kern.mode_switch_good::kernel     0.293156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.025641                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.362465                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       353557340500     13.39%     13.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          10228090000      0.39%     13.78% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2275804995000     86.22%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4475                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    83066     39.95%     39.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     40.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2631      1.27%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  122129     58.73%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               207943                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81529     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2631      1.59%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81529     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165806                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2487482504000     94.24%     94.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               233311500      0.01%     94.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1730574000      0.07%     94.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            150144038000      5.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2639590427500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981497                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.667565                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.797363                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                    97467087                       # Number of instructions committed
system.cpu.committedOps                      97467087                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              94459303                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 424040                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2921284                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     12574994                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     94459303                       # number of integer instructions
system.cpu.num_fp_insts                        424040                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           129796496                       # number of times the integer registers were read
system.cpu.num_int_register_writes           71784355                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               176663                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              179623                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      25965437                       # number of memory refs
system.cpu.num_load_insts                    17052627                       # Number of load instructions
system.cpu.num_store_insts                    8912810                       # Number of store instructions
system.cpu.num_idle_cycles               4391239593.998337                       # Number of idle cycles
system.cpu.num_busy_cycles               887945869.001664                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.168198                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.831802                       # Percentage of idle cycles
system.cpu.Branches                          16113239                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1595267      1.64%      1.64% # Class of executed instruction
system.cpu.op_class::IntAlu                  67988577     69.75%     71.38% # Class of executed instruction
system.cpu.op_class::IntMult                   187049      0.19%     71.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                  117354      0.12%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4179      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::MemRead                 17355559     17.80%     89.50% # Class of executed instruction
system.cpu.op_class::MemWrite                 8839601      9.07%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead              154827      0.16%     98.73% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             147680      0.15%     98.88% # Class of executed instruction
system.cpu.op_class::IprAccess                1091002      1.12%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97481095                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2815884                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.996955                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23103375                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2815884                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.204661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          79751500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.996955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         832505932                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        832505932                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14209361                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14209361                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8306873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8306873                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       279650                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       279650                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       315905                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       315905                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22516234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22516234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22516234                       # number of overall hits
system.cpu.dcache.overall_hits::total        22516234                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2506794                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2506794                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       271910                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       271910                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        37317                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        37317                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2778704                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2778704                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2778704                       # number of overall misses
system.cpu.dcache.overall_misses::total       2778704                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 203983408000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 203983408000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22677736000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22677736000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2563854500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2563854500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 226661144000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 226661144000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 226661144000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 226661144000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16716155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16716155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8578783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8578783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       316967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       316967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315905                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315905                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25294938                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25294938                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25294938                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25294938                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.149962                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.149962                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031696                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031696                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.117731                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.117731                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109852                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109852                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109852                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109852                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81372.226039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81372.226039                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83401.625538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83401.625538                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 68704.732428                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68704.732428                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81570.812868                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81570.812868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81570.812868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81570.812868                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       547511                       # number of writebacks
system.cpu.dcache.writebacks::total            547511                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2506794                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2506794                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       271910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       271910                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        37317                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        37317                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2778704                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2778704                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2778704                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2778704                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10409                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10409                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17382                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17382                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 201476614000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 201476614000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22405826000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22405826000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2526537500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2526537500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 223882440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 223882440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 223882440000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 223882440000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1561235000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1561235000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1561235000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1561235000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.149962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.149962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.117731                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.117731                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.109852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.109852                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109852                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80372.226039                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80372.226039                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82401.625538                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82401.625538                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 67704.732428                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67704.732428                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80570.812868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80570.812868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80570.812868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80570.812868                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 223897.174817                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223897.174817                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89819.065700                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89819.065700                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1648856                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.996186                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95829393                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1648856                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.118716                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         884685500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.996186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196611275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196611275                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     95832013                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        95832013                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      95832013                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         95832013                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     95832013                       # number of overall hits
system.cpu.icache.overall_hits::total        95832013                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1649083                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1649083                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1649083                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1649083                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1649083                       # number of overall misses
system.cpu.icache.overall_misses::total       1649083                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  89763161500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  89763161500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  89763161500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  89763161500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  89763161500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  89763161500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97481096                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97481096                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97481096                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97481096                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97481096                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97481096                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.016917                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016917                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.016917                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016917                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.016917                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016917                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54432.167150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54432.167150                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54432.167150                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54432.167150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54432.167150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54432.167150                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1648856                       # number of writebacks
system.cpu.icache.writebacks::total           1648856                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1649083                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1649083                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1649083                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1649083                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1649083                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1649083                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  88114078500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  88114078500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  88114078500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  88114078500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  88114078500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  88114078500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016917                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016917                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016917                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016917                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53432.167150                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53432.167150                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53432.167150                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53432.167150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53432.167150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53432.167150                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7151                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32633                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32633                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34764                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2897442                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6368000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               649000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                23000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                23500                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               22000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               22000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              200500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            17137000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1899000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5378000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               84500                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           208366157                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24355000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22804000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22394                       # number of replacements
system.iocache.tags.tagsinuse                0.167477                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22394                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2584333942000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.167477                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.020935                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.020935                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               201618                       # Number of tag accesses
system.iocache.tags.data_accesses              201618                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          178                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              178                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        22224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22224                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        22402                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22402                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        22402                       # number of overall misses
system.iocache.overall_misses::total            22402                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     28554131                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     28554131                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   2768106026                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2768106026                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   2796660157                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2796660157                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   2796660157                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2796660157                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            178                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        22402                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22402                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        22402                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22402                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 160416.466292                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 160416.466292                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 124554.806785                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 124554.806785                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124839.753460                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124839.753460                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124839.753460                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124839.753460                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1379                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   23                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    59.956522                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22216                       # number of writebacks
system.iocache.writebacks::total                22216                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          178                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        22224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        22402                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22402                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        22402                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22402                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     19654131                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     19654131                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1656617010                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1656617010                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   1676271141                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1676271141                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   1676271141                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1676271141                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 110416.466292                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 110416.466292                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 74541.802106                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 74541.802106                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74826.852111                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74826.852111                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74826.852111                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74826.852111                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   3446786                       # number of replacements
system.l2.tags.tagsinuse                   511.983011                       # Cycle average of tags in use
system.l2.tags.total_refs                     5346509                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3446786                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.551158                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 140600000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       37.912604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        242.939646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        231.130761                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.074048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.474491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.451427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999967                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74875290                       # Number of tag accesses
system.l2.tags.data_accesses                 74875290                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       547511                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           547511                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1648110                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1648110                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              35214                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35214                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          830286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             830286                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         356809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            356809                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                830286                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                392023                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1222309                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               830286                       # number of overall hits
system.l2.overall_hits::cpu.data               392023                       # number of overall hits
system.l2.overall_hits::total                 1222309                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           236687                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              236687                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        818785                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           818785                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2187302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2187302                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              818785                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2423989                       # number of demand (read+write) misses
system.l2.demand_misses::total                3242774                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             818785                       # number of overall misses
system.l2.overall_misses::cpu.data            2423989                       # number of overall misses
system.l2.overall_misses::total               3242774                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21618198500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21618198500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  76853170000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  76853170000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 196338093500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 196338093500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   76853170000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  217956292000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     294809462000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  76853170000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 217956292000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    294809462000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       547511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       547511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1648110                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1648110                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         271901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            271901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1649071                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1649071                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2544111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2544111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1649071                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2816012                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4465083                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1649071                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2816012                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4465083                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.870490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870490                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.496513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.496513                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.859751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859751                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.496513                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.860788                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.726252                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.496513                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.860788                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.726252                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91336.653471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91336.653471                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 93862.454735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93862.454735                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89762.681834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89762.681834                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 93862.454735                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89916.370083                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90912.737675                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 93862.454735                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89916.370083                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90912.737675                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               406369                       # number of writebacks
system.l2.writebacks::total                    406369                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       130607                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        130607                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       236687                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         236687                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       818785                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       818785                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2187302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2187302                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         818785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2423989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3242774                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        818785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2423989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3242774                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10409                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10409                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17382                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17382                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19251328500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19251328500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  68665320000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  68665320000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 174465073500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 174465073500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  68665320000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 193716402000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 262381722000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  68665320000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 193716402000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 262381722000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1465984500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1465984500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1465984500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1465984500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.870490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.870490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.496513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.496513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.859751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.859751                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.496513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.860788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.726252                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.496513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.860788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.726252                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81336.653471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81336.653471                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83862.454735                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83862.454735                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79762.681834                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79762.681834                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83862.454735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79916.370083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80912.737675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83862.454735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79916.370083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80912.737675                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 210237.272336                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210237.272336                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84339.230238                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84339.230238                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       6535456                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3270516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          203                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6973                       # Transaction distribution
system.membus.trans_dist::ReadResp            3013238                       # Transaction distribution
system.membus.trans_dist::WriteReq              10409                       # Transaction distribution
system.membus.trans_dist::WriteResp             10409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       428585                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2835801                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            236686                       # Transaction distribution
system.membus.trans_dist::ReadExResp           236686                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3006265                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22224                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9727482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9762246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9807074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        47506                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    467082880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    467130386                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               469978130                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              203                       # Total snoops (count)
system.membus.snoopTraffic                      25984                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3282570                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000062                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007864                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3282367     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     203      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3282570                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31806500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10041956094                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1677834                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        30344678000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      8929844                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4464826                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1927                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         336148                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       336078                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           70                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6973                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4200313                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10409                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10409                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       953880                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1648856                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5308790                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           271901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          271901                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1649083                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2544257                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4947010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8482836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13429846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    422134656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    430597138                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              852731794                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3447090                       # Total snoops (count)
system.tol2bus.snoopTraffic                  52035456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7929418                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042644                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.202098                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7591342     95.74%     95.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 338006      4.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     70      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7929418                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8871551500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           414403                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4122707500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7052212000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2639592731500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006992                       # Number of seconds simulated
sim_ticks                                  6991703000                       # Number of ticks simulated
final_tick                               2646584434500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               11478061                       # Simulator instruction rate (inst/s)
host_op_rate                                 11478044                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              808985583                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733028                       # Number of bytes of host memory used
host_seconds                                     8.64                       # Real time elapsed on the host
sim_insts                                    99199499                       # Number of instructions simulated
sim_ops                                      99199499                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2351744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2830592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5182336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2351744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2351744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2067584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2067584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            22114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               40487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16153                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16153                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          336362114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          404850149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             741212263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     336362114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        336362114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       295719655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            295719655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       295719655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         336362114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         404850149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036931918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       40487                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16153                       # Number of write requests accepted
system.mem_ctrls.readBursts                     80974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32306                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5142848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2067584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5182336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2067584                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    617                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2036                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1577                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6991703000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 80974                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32306                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   40189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   40168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3358                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    306.979263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.972649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.833307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          457      1.95%      1.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12078     51.43%     53.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4537     19.32%     72.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1897      8.08%     80.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1020      4.34%     85.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          617      2.63%     87.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          418      1.78%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          340      1.45%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2121      9.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23485                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.299030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.947796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.910243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            986     53.12%     53.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           421     22.68%     75.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           219     11.80%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          101      5.44%     93.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           60      3.23%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           26      1.40%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           18      0.97%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           13      0.70%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.22%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1856                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.406250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.202241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.124176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          1375     74.08%     74.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           243     13.09%     87.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            61      3.29%     90.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            77      4.15%     94.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            38      2.05%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            29      1.56%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            13      0.70%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             8      0.43%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             5      0.27%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.11%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.11%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1856                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1953730750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3460424500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  401785000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24313.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43063.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       735.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       295.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    741.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    62058                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27118                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     123441.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 68358360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 36310560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               232828260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               87262740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         540883200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            725804370                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             14517600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2026234290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       261571200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         64743060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4058517480                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            580.476242                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5362148000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      9218250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     228896000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    237534000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    681180750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1391440750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4443433250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 99338820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 52815015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               340920720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               81374580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         542727120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            787900170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13552800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2122760370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       150949440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         47686020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4240029375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            606.437284                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5228086000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7179250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     229634000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    180270250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    393011750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1526762000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4654845750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       327241                       # DTB read hits
system.cpu.dtb.read_misses                       1499                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    75836                       # DTB read accesses
system.cpu.dtb.write_hits                      257989                       # DTB write hits
system.cpu.dtb.write_misses                       267                       # DTB write misses
system.cpu.dtb.write_acv                           44                       # DTB write access violations
system.cpu.dtb.write_accesses                   39369                       # DTB write accesses
system.cpu.dtb.data_hits                       585230                       # DTB hits
system.cpu.dtb.data_misses                       1766                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                   115205                       # DTB accesses
system.cpu.itb.fetch_hits                      426463                       # ITB hits
system.cpu.itb.fetch_misses                       833                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  427296                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286038.776774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6955703000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     36000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         13983406                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   233      5.35%      5.35% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.32%      5.67% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3520     80.77%     86.44% # number of callpals executed
system.cpu.kern.callpal::rdps                     103      2.36%     88.80% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.05%     88.85% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.05%     88.89% # number of callpals executed
system.cpu.kern.callpal::rti                      374      8.58%     97.48% # number of callpals executed
system.cpu.kern.callpal::callsys                   76      1.74%     99.22% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.28%     99.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                  21      0.48%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4358                       # number of callpals executed
system.cpu.kern.inst.hwrei                       7059                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               607                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 337                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 337                      
system.cpu.kern.mode_good::user                   337                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.555189                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.713983                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5874608500     84.02%     84.02% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1117070500     15.98%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      233                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1646     41.90%     41.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.66%     42.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.20%     42.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2248     57.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3928                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1643     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.78%     50.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.24%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1643     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3320                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5272912500     75.42%     75.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                44975500      0.64%     76.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                12663000      0.18%     76.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1661128000     23.76%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           6991679000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998177                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.730872                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.845214                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                     1732412                       # Number of instructions committed
system.cpu.committedOps                       1732412                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1667409                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   5813                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       54421                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       175065                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1667409                       # number of integer instructions
system.cpu.num_fp_insts                          5813                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2297647                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1212662                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3426                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3326                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                        589971                       # number of memory refs
system.cpu.num_load_insts                      330963                       # Number of load instructions
system.cpu.num_store_insts                     259008                       # Number of store instructions
system.cpu.num_idle_cycles               71999.999990                       # Number of idle cycles
system.cpu.num_busy_cycles               13911406.000010                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.994851                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.005149                       # Percentage of idle cycles
system.cpu.Branches                            245028                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 30156      1.74%      1.74% # Class of executed instruction
system.cpu.op_class::IntAlu                   1053533     60.75%     62.49% # Class of executed instruction
system.cpu.op_class::IntMult                     2222      0.13%     62.62% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.62% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1640      0.09%     62.71% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::FloatCvt                      11      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::FloatDiv                     254      0.01%     62.73% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::MemRead                   340772     19.65%     82.38% # Class of executed instruction
system.cpu.op_class::MemWrite                  258039     14.88%     97.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2030      0.12%     97.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1878      0.11%     97.48% # Class of executed instruction
system.cpu.op_class::IprAccess                  43711      2.52%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1734246                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             30528                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              564583                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.416721                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18804544                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18804544                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       301173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          301173                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       243508                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         243508                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5405                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5405                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6073                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6073                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        544681                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           544681                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       544681                       # number of overall hits
system.cpu.dcache.overall_hits::total          544681                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21441                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21441                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8277                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          811                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          811                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        29718                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29718                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        29718                       # number of overall misses
system.cpu.dcache.overall_misses::total         29718                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1552392000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1552392000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    698419000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    698419000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     54734000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     54734000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2250811000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2250811000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2250811000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2250811000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       322614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       322614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       251785                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       251785                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6073                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6073                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       574399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       574399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       574399                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       574399                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.066460                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066460                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032873                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.130470                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.130470                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.051738                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051738                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.051738                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051738                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72402.966280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72402.966280                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84380.693488                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84380.693488                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 67489.519112                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67489.519112                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 75738.979743                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75738.979743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 75738.979743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75738.979743                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        14285                       # number of writebacks
system.cpu.dcache.writebacks::total             14285                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        21441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21441                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8277                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8277                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          811                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          811                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        29718                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29718                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        29718                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29718                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          465                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          465                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         1075                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1075                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1530951000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1530951000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    690142000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    690142000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     53923000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     53923000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2221093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2221093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2221093000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2221093000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    137381000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    137381000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    137381000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    137381000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.066460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.032873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.130470                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.130470                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.051738                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.051738                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.051738                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.051738                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71402.966280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71402.966280                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83380.693488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83380.693488                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 66489.519112                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66489.519112                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74738.979743                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74738.979743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74738.979743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74738.979743                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 225214.754098                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225214.754098                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 127796.279070                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 127796.279070                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             41154                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.998436                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1695709                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41218                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.140012                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.998436                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3509649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3509649                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1693089                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1693089                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1693089                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1693089                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1693089                       # number of overall hits
system.cpu.icache.overall_hits::total         1693089                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        41157                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41157                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        41157                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41157                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        41157                       # number of overall misses
system.cpu.icache.overall_misses::total         41157                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2117322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2117322000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2117322000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2117322000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2117322000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2117322000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1734246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1734246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1734246                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1734246                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1734246                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1734246                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.023732                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023732                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.023732                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023732                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.023732                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023732                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51445.003280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51445.003280                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51445.003280                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51445.003280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51445.003280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51445.003280                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        41154                       # number of writebacks
system.cpu.icache.writebacks::total             41154                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        41157                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41157                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        41157                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41157                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        41157                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41157                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2076165000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2076165000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2076165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2076165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2076165000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2076165000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.023732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.023732                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023732                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.023732                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023732                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50445.003280                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50445.003280                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50445.003280                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50445.003280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50445.003280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50445.003280                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  87                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   724992                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         90                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  637                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 637                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6129                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6129                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2150                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   726951                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               103500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               87000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              909500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              667000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            53123549                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.8                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1685000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             5718000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 5691                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 5699                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                51219                       # Number of tag accesses
system.iocache.tags.data_accesses               51219                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide           27                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               27                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         5664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         5664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         5691                       # number of demand (read+write) misses
system.iocache.demand_misses::total              5691                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         5691                       # number of overall misses
system.iocache.overall_misses::total             5691                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3259983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3259983                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    700602566                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    700602566                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    703862549                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    703862549                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    703862549                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    703862549                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           27                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             27                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         5691                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            5691                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         5691                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           5691                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120740.111111                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120740.111111                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 123693.955862                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 123693.955862                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123679.941838                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123679.941838                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123679.941838                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123679.941838                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           134                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          134                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            5664                       # number of writebacks
system.iocache.writebacks::total                 5664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           27                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide         5664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         5664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide         5691                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         5691                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide         5691                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         5691                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1909983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1909983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide    417333232                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    417333232                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide    419243215                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    419243215                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide    419243215                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    419243215                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70740.111111                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70740.111111                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 73681.714689                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 73681.714689                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 73667.758742                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 73667.758742                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 73667.758742                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 73667.758742                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     43720                       # number of replacements
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                      100751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     44232                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.277785                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       35.432482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        213.879889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        262.687629                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.069204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.417734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.513062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1189008                       # Number of tag accesses
system.l2.tags.data_accesses                  1189008                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        14285                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14285                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        41052                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            41052                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                873                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   873                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           22784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22784                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           7541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7541                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 22784                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  8414                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31198                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                22784                       # number of overall hits
system.l2.overall_hits::cpu.data                 8414                       # number of overall hits
system.l2.overall_hits::total                   31198                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             7403                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7403                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18373                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        14711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14711                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18373                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               22114                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40487                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18373                       # number of overall misses
system.l2.overall_misses::cpu.data              22114                       # number of overall misses
system.l2.overall_misses::total                 40487                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    668385500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     668385500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1773294500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1773294500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1469715500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1469715500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1773294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2138101000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3911395500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1773294500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2138101000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3911395500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        14285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        41052                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        41052                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        41157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          41157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        22252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             41157                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             30528                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71685                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            41157                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            30528                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71685                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.894514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894514                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.446413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.446413                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.661109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.661109                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.446413                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.724384                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.564790                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.446413                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.724384                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.564790                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 90285.762529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90285.762529                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96516.328308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96516.328308                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99905.886751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99905.886751                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96516.328308                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96685.402912                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96608.676859                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96516.328308                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96685.402912                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96608.676859                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                10489                       # number of writebacks
system.l2.writebacks::total                     10489                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2775                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2775                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7403                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18373                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        14711                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14711                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          22114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40487                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         22114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40487                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          465                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          465                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         1075                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1075                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    594355500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    594355500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1589564500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1589564500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1322605500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1322605500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1589564500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1916961000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3506525500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1589564500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1916961000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3506525500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    129040500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    129040500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    129040500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    129040500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.894514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.894514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.446413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.446413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.661109                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.661109                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.446413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.724384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.564790                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.446413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.724384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.564790                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 80285.762529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80285.762529                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86516.328308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86516.328308                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89905.886751                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89905.886751                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86516.328308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86685.402912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86608.676859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86516.328308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86685.402912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86608.676859                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 211541.803279                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211541.803279                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 120037.674419                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 120037.674419                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         93928                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        47753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 610                       # Transaction distribution
system.membus.trans_dist::ReadResp              33721                       # Transaction distribution
system.membus.trans_dist::WriteReq                465                       # Transaction distribution
system.membus.trans_dist::WriteResp               465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16153                       # Transaction distribution
system.membus.trans_dist::CleanEvict            30020                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7403                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7403                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33111                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       121456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       123606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 134988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1743                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6524928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6526671                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7251663                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoopTraffic                       3456                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47253                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000571                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023897                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47226     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               47253                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1788000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           225181431                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             256015                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          382682000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       143368                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        71689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          291                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6174                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6148                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             64046                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               465                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              465                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        41154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           49474                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8276                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         41157                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22279                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       123468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                217231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10535808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5741263                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16277071                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           43774                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1346048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           116508                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055721                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.230355                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 110042     94.45%     94.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6440      5.53%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     26      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             116508                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          183332000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            74985                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         102892500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77163000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6991703000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
