
Motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c38  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08004e08  08004e08  00005e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e58  08004e58  00006080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004e58  08004e58  00005e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e60  08004e60  00006080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e60  08004e60  00005e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e64  08004e64  00005e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08004e68  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  20000080  08004ee8  00006080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  08004ee8  00006320  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d8a7  00000000  00000000  000060b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e20  00000000  00000000  00013957  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d00  00000000  00000000  00015778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a2a  00000000  00000000  00016478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022b9c  00000000  00000000  00016ea2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e536  00000000  00000000  00039a3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d32fe  00000000  00000000  00047f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011b272  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e30  00000000  00000000  0011b2b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0011f0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004df0 	.word	0x08004df0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	08004df0 	.word	0x08004df0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2b0a      	cmp	r3, #10
 80005e8:	d102      	bne.n	80005f0 <__io_putchar+0x14>
    __io_putchar('\r');
 80005ea:	200d      	movs	r0, #13
 80005ec:	f7ff fff6 	bl	80005dc <__io_putchar>
  }
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80005f0:	1d39      	adds	r1, r7, #4
 80005f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005f6:	2201      	movs	r2, #1
 80005f8:	4803      	ldr	r0, [pc, #12]	@ (8000608 <__io_putchar+0x2c>)
 80005fa:	f003 f90f 	bl	800381c <HAL_UART_Transmit>

  return 1;
 80005fe:	2301      	movs	r3, #1
}
 8000600:	4618      	mov	r0, r3
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000174 	.word	0x20000174

0800060c <calculate_pwm>:

float integral = 0.0;
float prev_error = 0.0;
volatile float rpm_measured;

float calculate_pwm(pid_controller* pid, int rpm_set){
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	6039      	str	r1, [r7, #0]
	//Proportion
	float error = rpm_set - rpm_measured;
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	ee07 3a90 	vmov	s15, r3
 800061c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000620:	4b49      	ldr	r3, [pc, #292]	@ (8000748 <calculate_pwm+0x13c>)
 8000622:	edd3 7a00 	vldr	s15, [r3]
 8000626:	ee77 7a67 	vsub.f32	s15, s14, s15
 800062a:	edc7 7a04 	vstr	s15, [r7, #16]

	//Integral
	integral += ((error + prev_error) / 2) * tim6_period;
 800062e:	4b47      	ldr	r3, [pc, #284]	@ (800074c <calculate_pwm+0x140>)
 8000630:	ed93 7a00 	vldr	s14, [r3]
 8000634:	edd7 7a04 	vldr	s15, [r7, #16]
 8000638:	ee77 7a27 	vadd.f32	s15, s14, s15
 800063c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000640:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000644:	4b42      	ldr	r3, [pc, #264]	@ (8000750 <calculate_pwm+0x144>)
 8000646:	edd3 7a00 	vldr	s15, [r3]
 800064a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800064e:	4b41      	ldr	r3, [pc, #260]	@ (8000754 <calculate_pwm+0x148>)
 8000650:	edd3 7a00 	vldr	s15, [r3]
 8000654:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000658:	4b3e      	ldr	r3, [pc, #248]	@ (8000754 <calculate_pwm+0x148>)
 800065a:	edc3 7a00 	vstr	s15, [r3]

	//Derivative
	float derivaive = (error - prev_error) / tim6_period;
 800065e:	4b3b      	ldr	r3, [pc, #236]	@ (800074c <calculate_pwm+0x140>)
 8000660:	edd3 7a00 	vldr	s15, [r3]
 8000664:	ed97 7a04 	vldr	s14, [r7, #16]
 8000668:	ee77 6a67 	vsub.f32	s13, s14, s15
 800066c:	4b38      	ldr	r3, [pc, #224]	@ (8000750 <calculate_pwm+0x144>)
 800066e:	ed93 7a00 	vldr	s14, [r3]
 8000672:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000676:	edc7 7a03 	vstr	s15, [r7, #12]

	float pwm = (pid->Kp * error) + (pid->Ki * integral) + (pid->Kd * derivaive);
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	ed93 7a00 	vldr	s14, [r3]
 8000680:	edd7 7a04 	vldr	s15, [r7, #16]
 8000684:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	edd3 6a01 	vldr	s13, [r3, #4]
 800068e:	4b31      	ldr	r3, [pc, #196]	@ (8000754 <calculate_pwm+0x148>)
 8000690:	edd3 7a00 	vldr	s15, [r3]
 8000694:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000698:	ee37 7a27 	vadd.f32	s14, s14, s15
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	edd3 6a02 	vldr	s13, [r3, #8]
 80006a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80006a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80006aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006ae:	edc7 7a05 	vstr	s15, [r7, #20]

	if(pwm > ARR) pwm = ARR;
 80006b2:	4b29      	ldr	r3, [pc, #164]	@ (8000758 <calculate_pwm+0x14c>)
 80006b4:	881b      	ldrh	r3, [r3, #0]
 80006b6:	ee07 3a90 	vmov	s15, r3
 80006ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006be:	ed97 7a05 	vldr	s14, [r7, #20]
 80006c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ca:	dd07      	ble.n	80006dc <calculate_pwm+0xd0>
 80006cc:	4b22      	ldr	r3, [pc, #136]	@ (8000758 <calculate_pwm+0x14c>)
 80006ce:	881b      	ldrh	r3, [r3, #0]
 80006d0:	ee07 3a90 	vmov	s15, r3
 80006d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006d8:	edc7 7a05 	vstr	s15, [r7, #20]
	//if(pwm < 0 || rpm_measured <= 0) pwm = 0;
	if(rpm_set > 0 && rpm_measured < 0){
 80006dc:	683b      	ldr	r3, [r7, #0]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	dd12      	ble.n	8000708 <calculate_pwm+0xfc>
 80006e2:	4b19      	ldr	r3, [pc, #100]	@ (8000748 <calculate_pwm+0x13c>)
 80006e4:	edd3 7a00 	vldr	s15, [r3]
 80006e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80006ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006f0:	d50a      	bpl.n	8000708 <calculate_pwm+0xfc>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 80006f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006f6:	4819      	ldr	r0, [pc, #100]	@ (800075c <calculate_pwm+0x150>)
 80006f8:	f001 f877 	bl	80017ea <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
 80006fc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000700:	4816      	ldr	r0, [pc, #88]	@ (800075c <calculate_pwm+0x150>)
 8000702:	f001 f872 	bl	80017ea <HAL_GPIO_TogglePin>
 8000706:	e014      	b.n	8000732 <calculate_pwm+0x126>
	} else if(rpm_set < 0 && rpm_measured > 0){
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	2b00      	cmp	r3, #0
 800070c:	da11      	bge.n	8000732 <calculate_pwm+0x126>
 800070e:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <calculate_pwm+0x13c>)
 8000710:	edd3 7a00 	vldr	s15, [r3]
 8000714:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800071c:	dd09      	ble.n	8000732 <calculate_pwm+0x126>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 800071e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000722:	480e      	ldr	r0, [pc, #56]	@ (800075c <calculate_pwm+0x150>)
 8000724:	f001 f861 	bl	80017ea <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
 8000728:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800072c:	480b      	ldr	r0, [pc, #44]	@ (800075c <calculate_pwm+0x150>)
 800072e:	f001 f85c 	bl	80017ea <HAL_GPIO_TogglePin>
	}
	prev_error = error;
 8000732:	4a06      	ldr	r2, [pc, #24]	@ (800074c <calculate_pwm+0x140>)
 8000734:	693b      	ldr	r3, [r7, #16]
 8000736:	6013      	str	r3, [r2, #0]
	return pwm;
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	ee07 3a90 	vmov	s15, r3
}
 800073e:	eeb0 0a67 	vmov.f32	s0, s15
 8000742:	3718      	adds	r7, #24
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	200001c4 	.word	0x200001c4
 800074c:	200001c0 	.word	0x200001c0
 8000750:	20000004 	.word	0x20000004
 8000754:	200001bc 	.word	0x200001bc
 8000758:	20000008 	.word	0x20000008
 800075c:	40020000 	.word	0x40020000

08000760 <HAL_TIM_PeriodElapsedCallback>:

uint16_t prev_pulse_count = 0;

pid_controller pid = {.Kp = 60.0, .Ki = 30.0, .Kd = 0.5};
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b086      	sub	sp, #24
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  if (htim == &htim6) {
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	4a27      	ldr	r2, [pc, #156]	@ (8000808 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800076c:	4293      	cmp	r3, r2
 800076e:	d147      	bne.n	8000800 <HAL_TIM_PeriodElapsedCallback+0xa0>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000770:	2120      	movs	r1, #32
 8000772:	4826      	ldr	r0, [pc, #152]	@ (800080c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000774:	f001 f839 	bl	80017ea <HAL_GPIO_TogglePin>
	  uint16_t pulse_count = __HAL_TIM_GET_COUNTER(&htim3);
 8000778:	4b25      	ldr	r3, [pc, #148]	@ (8000810 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800077e:	82fb      	strh	r3, [r7, #22]
	  int delta = pulse_count - prev_pulse_count;
 8000780:	8afb      	ldrh	r3, [r7, #22]
 8000782:	4a24      	ldr	r2, [pc, #144]	@ (8000814 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000784:	8812      	ldrh	r2, [r2, #0]
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	613b      	str	r3, [r7, #16]
	  float revolutions = delta / 20.0f;
 800078a:	693b      	ldr	r3, [r7, #16]
 800078c:	ee07 3a90 	vmov	s15, r3
 8000790:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000794:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8000798:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800079c:	edc7 7a03 	vstr	s15, [r7, #12]
	  prev_pulse_count = pulse_count;
 80007a0:	4a1c      	ldr	r2, [pc, #112]	@ (8000814 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80007a2:	8afb      	ldrh	r3, [r7, #22]
 80007a4:	8013      	strh	r3, [r2, #0]
	  rpm_measured = (revolutions * 60)/ (CPR * tim6_period);
 80007a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80007aa:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8000818 <HAL_TIM_PeriodElapsedCallback+0xb8>
 80007ae:	ee67 6a87 	vmul.f32	s13, s15, s14
 80007b2:	4b1a      	ldr	r3, [pc, #104]	@ (800081c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80007b4:	881b      	ldrh	r3, [r3, #0]
 80007b6:	ee07 3a90 	vmov	s15, r3
 80007ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80007be:	4b18      	ldr	r3, [pc, #96]	@ (8000820 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80007c0:	edd3 7a00 	vldr	s15, [r3]
 80007c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80007c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80007cc:	4b15      	ldr	r3, [pc, #84]	@ (8000824 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80007ce:	edc3 7a00 	vstr	s15, [r3]
	  printf("%d\n", (int)rpm_measured);
 80007d2:	4b14      	ldr	r3, [pc, #80]	@ (8000824 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80007d4:	edd3 7a00 	vldr	s15, [r3]
 80007d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80007dc:	ee17 1a90 	vmov	r1, s15
 80007e0:	4811      	ldr	r0, [pc, #68]	@ (8000828 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80007e2:	f003 fc99 	bl	8004118 <iprintf>
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, calculate_pwm(&pid, 88));
 80007e6:	2158      	movs	r1, #88	@ 0x58
 80007e8:	4810      	ldr	r0, [pc, #64]	@ (800082c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80007ea:	f7ff ff0f 	bl	800060c <calculate_pwm>
 80007ee:	eef0 7a40 	vmov.f32	s15, s0
 80007f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007fa:	ee17 2a90 	vmov	r2, s15
 80007fe:	635a      	str	r2, [r3, #52]	@ 0x34
  }
}
 8000800:	bf00      	nop
 8000802:	3718      	adds	r7, #24
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	2000012c 	.word	0x2000012c
 800080c:	40020000 	.word	0x40020000
 8000810:	200000e4 	.word	0x200000e4
 8000814:	200001c8 	.word	0x200001c8
 8000818:	42700000 	.word	0x42700000
 800081c:	20000000 	.word	0x20000000
 8000820:	20000004 	.word	0x20000004
 8000824:	200001c4 	.word	0x200001c4
 8000828:	08004e08 	.word	0x08004e08
 800082c:	2000000c 	.word	0x2000000c
 8000830:	2000009c 	.word	0x2000009c

08000834 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800083a:	f000 fca5 	bl	8001188 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800083e:	f000 f839 	bl	80008b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000842:	f000 f9d3 	bl	8000bec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000846:	f000 f9a7 	bl	8000b98 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800084a:	f000 f91b 	bl	8000a84 <MX_TIM3_Init>
  MX_TIM6_Init();
 800084e:	f000 f96d 	bl	8000b2c <MX_TIM6_Init>
  MX_TIM2_Init();
 8000852:	f000 f8a1 	bl	8000998 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000856:	213c      	movs	r1, #60	@ 0x3c
 8000858:	4812      	ldr	r0, [pc, #72]	@ (80008a4 <main+0x70>)
 800085a:	f002 f8b9 	bl	80029d0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 800085e:	4812      	ldr	r0, [pc, #72]	@ (80008a8 <main+0x74>)
 8000860:	f001 fe7e 	bl	8002560 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000864:	2100      	movs	r1, #0
 8000866:	4811      	ldr	r0, [pc, #68]	@ (80008ac <main+0x78>)
 8000868:	f001 ff44 	bl	80026f4 <HAL_TIM_PWM_Start>
  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  int32_t old_value = 0;;
 800086c:	2300      	movs	r3, #0
 800086e:	60fb      	str	r3, [r7, #12]
  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0); //in2
  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0); //EN1
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000876:	480e      	ldr	r0, [pc, #56]	@ (80008b0 <main+0x7c>)
 8000878:	f000 ff9e 	bl	80017b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800087c:	2201      	movs	r2, #1
 800087e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000882:	480b      	ldr	r0, [pc, #44]	@ (80008b0 <main+0x7c>)
 8000884:	f000 ff98 	bl	80017b8 <HAL_GPIO_WritePin>


  while (1)
  {
	  int32_t value = __HAL_TIM_GET_COUNTER(&htim3);
 8000888:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <main+0x70>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800088e:	60bb      	str	r3, [r7, #8]
	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0); //in2
	  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0); //EN1

	  //__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 800); // PWM duty
	  //printf("rpm = %d\n", rpm);
	  old_value = value;
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	60fb      	str	r3, [r7, #12]
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
	  }*/

	  //float r = 50 * (1.0f + sin(counter / 100.0f));
	  int r = 4199;
 8000894:	f241 0367 	movw	r3, #4199	@ 0x1067
 8000898:	607b      	str	r3, [r7, #4]
	  int rpm_wanted = 50;
 800089a:	2332      	movs	r3, #50	@ 0x32
 800089c:	603b      	str	r3, [r7, #0]
  {
 800089e:	bf00      	nop
 80008a0:	e7f2      	b.n	8000888 <main+0x54>
 80008a2:	bf00      	nop
 80008a4:	200000e4 	.word	0x200000e4
 80008a8:	2000012c 	.word	0x2000012c
 80008ac:	2000009c 	.word	0x2000009c
 80008b0:	40020000 	.word	0x40020000

080008b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b094      	sub	sp, #80	@ 0x50
 80008b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ba:	f107 031c 	add.w	r3, r7, #28
 80008be:	2234      	movs	r2, #52	@ 0x34
 80008c0:	2100      	movs	r1, #0
 80008c2:	4618      	mov	r0, r3
 80008c4:	f003 fc7d 	bl	80041c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c8:	f107 0308 	add.w	r3, r7, #8
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]
 80008d2:	609a      	str	r2, [r3, #8]
 80008d4:	60da      	str	r2, [r3, #12]
 80008d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d8:	2300      	movs	r3, #0
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	4b2c      	ldr	r3, [pc, #176]	@ (8000990 <SystemClock_Config+0xdc>)
 80008de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e0:	4a2b      	ldr	r2, [pc, #172]	@ (8000990 <SystemClock_Config+0xdc>)
 80008e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80008e8:	4b29      	ldr	r3, [pc, #164]	@ (8000990 <SystemClock_Config+0xdc>)
 80008ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008f0:	607b      	str	r3, [r7, #4]
 80008f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008f4:	2300      	movs	r3, #0
 80008f6:	603b      	str	r3, [r7, #0]
 80008f8:	4b26      	ldr	r3, [pc, #152]	@ (8000994 <SystemClock_Config+0xe0>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000900:	4a24      	ldr	r2, [pc, #144]	@ (8000994 <SystemClock_Config+0xe0>)
 8000902:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000906:	6013      	str	r3, [r2, #0]
 8000908:	4b22      	ldr	r3, [pc, #136]	@ (8000994 <SystemClock_Config+0xe0>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000910:	603b      	str	r3, [r7, #0]
 8000912:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000914:	2302      	movs	r3, #2
 8000916:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000918:	2301      	movs	r3, #1
 800091a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800091c:	2310      	movs	r3, #16
 800091e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000920:	2302      	movs	r3, #2
 8000922:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000924:	2300      	movs	r3, #0
 8000926:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000928:	2310      	movs	r3, #16
 800092a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800092c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000930:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000932:	2304      	movs	r3, #4
 8000934:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000936:	2302      	movs	r3, #2
 8000938:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800093a:	2302      	movs	r3, #2
 800093c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800093e:	f107 031c 	add.w	r3, r7, #28
 8000942:	4618      	mov	r0, r3
 8000944:	f001 fb1e 	bl	8001f84 <HAL_RCC_OscConfig>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800094e:	f000 f9cf 	bl	8000cf0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000952:	230f      	movs	r3, #15
 8000954:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000956:	2302      	movs	r3, #2
 8000958:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800095a:	2300      	movs	r3, #0
 800095c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800095e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000962:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000964:	2300      	movs	r3, #0
 8000966:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000968:	f107 0308 	add.w	r3, r7, #8
 800096c:	2102      	movs	r1, #2
 800096e:	4618      	mov	r0, r3
 8000970:	f000 ff56 	bl	8001820 <HAL_RCC_ClockConfig>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800097a:	f000 f9b9 	bl	8000cf0 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800097e:	2200      	movs	r2, #0
 8000980:	2100      	movs	r1, #0
 8000982:	2000      	movs	r0, #0
 8000984:	f001 f832 	bl	80019ec <HAL_RCC_MCOConfig>
}
 8000988:	bf00      	nop
 800098a:	3750      	adds	r7, #80	@ 0x50
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	40023800 	.word	0x40023800
 8000994:	40007000 	.word	0x40007000

08000998 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b08e      	sub	sp, #56	@ 0x38
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800099e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]
 80009a8:	609a      	str	r2, [r3, #8]
 80009aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ac:	f107 0320 	add.w	r3, r7, #32
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009b6:	1d3b      	adds	r3, r7, #4
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	605a      	str	r2, [r3, #4]
 80009be:	609a      	str	r2, [r3, #8]
 80009c0:	60da      	str	r2, [r3, #12]
 80009c2:	611a      	str	r2, [r3, #16]
 80009c4:	615a      	str	r2, [r3, #20]
 80009c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80009d0:	4b2b      	ldr	r3, [pc, #172]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d6:	4b2a      	ldr	r3, [pc, #168]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 80009dc:	4b28      	ldr	r3, [pc, #160]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009de:	f241 0267 	movw	r2, #4199	@ 0x1067
 80009e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009e4:	4b26      	ldr	r3, [pc, #152]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009ea:	4b25      	ldr	r3, [pc, #148]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009ec:	2280      	movs	r2, #128	@ 0x80
 80009ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009f0:	4823      	ldr	r0, [pc, #140]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009f2:	f001 fd65 	bl	80024c0 <HAL_TIM_Base_Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80009fc:	f000 f978 	bl	8000cf0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a04:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	481c      	ldr	r0, [pc, #112]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 8000a0e:	f002 fa1f 	bl	8002e50 <HAL_TIM_ConfigClockSource>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000a18:	f000 f96a 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a1c:	4818      	ldr	r0, [pc, #96]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 8000a1e:	f001 fe0f 	bl	8002640 <HAL_TIM_PWM_Init>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000a28:	f000 f962 	bl	8000cf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a30:	2300      	movs	r3, #0
 8000a32:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a34:	f107 0320 	add.w	r3, r7, #32
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4811      	ldr	r0, [pc, #68]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 8000a3c:	f002 fe0e 	bl	800365c <HAL_TIMEx_MasterConfigSynchronization>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000a46:	f000 f953 	bl	8000cf0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a4a:	2360      	movs	r3, #96	@ 0x60
 8000a4c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a56:	2300      	movs	r3, #0
 8000a58:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a5a:	1d3b      	adds	r3, r7, #4
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4807      	ldr	r0, [pc, #28]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 8000a62:	f002 f933 	bl	8002ccc <HAL_TIM_PWM_ConfigChannel>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000a6c:	f000 f940 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000a70:	4803      	ldr	r0, [pc, #12]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 8000a72:	f000 f9ef 	bl	8000e54 <HAL_TIM_MspPostInit>

}
 8000a76:	bf00      	nop
 8000a78:	3738      	adds	r7, #56	@ 0x38
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	2000009c 	.word	0x2000009c

08000a84 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08c      	sub	sp, #48	@ 0x30
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a8a:	f107 030c 	add.w	r3, r7, #12
 8000a8e:	2224      	movs	r2, #36	@ 0x24
 8000a90:	2100      	movs	r1, #0
 8000a92:	4618      	mov	r0, r3
 8000a94:	f003 fb95 	bl	80041c2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000aa0:	4b20      	ldr	r3, [pc, #128]	@ (8000b24 <MX_TIM3_Init+0xa0>)
 8000aa2:	4a21      	ldr	r2, [pc, #132]	@ (8000b28 <MX_TIM3_Init+0xa4>)
 8000aa4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000aa6:	4b1f      	ldr	r3, [pc, #124]	@ (8000b24 <MX_TIM3_Init+0xa0>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aac:	4b1d      	ldr	r3, [pc, #116]	@ (8000b24 <MX_TIM3_Init+0xa0>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000ab2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b24 <MX_TIM3_Init+0xa0>)
 8000ab4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ab8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aba:	4b1a      	ldr	r3, [pc, #104]	@ (8000b24 <MX_TIM3_Init+0xa0>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ac0:	4b18      	ldr	r3, [pc, #96]	@ (8000b24 <MX_TIM3_Init+0xa0>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000ac6:	2303      	movs	r3, #3
 8000ac8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000aca:	2300      	movs	r3, #0
 8000acc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000aea:	f107 030c 	add.w	r3, r7, #12
 8000aee:	4619      	mov	r1, r3
 8000af0:	480c      	ldr	r0, [pc, #48]	@ (8000b24 <MX_TIM3_Init+0xa0>)
 8000af2:	f001 fec7 	bl	8002884 <HAL_TIM_Encoder_Init>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000afc:	f000 f8f8 	bl	8000cf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b00:	2300      	movs	r3, #0
 8000b02:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b04:	2300      	movs	r3, #0
 8000b06:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4805      	ldr	r0, [pc, #20]	@ (8000b24 <MX_TIM3_Init+0xa0>)
 8000b0e:	f002 fda5 	bl	800365c <HAL_TIMEx_MasterConfigSynchronization>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000b18:	f000 f8ea 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000b1c:	bf00      	nop
 8000b1e:	3730      	adds	r7, #48	@ 0x30
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	200000e4 	.word	0x200000e4
 8000b28:	40000400 	.word	0x40000400

08000b2c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b32:	463b      	mov	r3, r7
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000b3a:	4b15      	ldr	r3, [pc, #84]	@ (8000b90 <MX_TIM6_Init+0x64>)
 8000b3c:	4a15      	ldr	r2, [pc, #84]	@ (8000b94 <MX_TIM6_Init+0x68>)
 8000b3e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8399;
 8000b40:	4b13      	ldr	r3, [pc, #76]	@ (8000b90 <MX_TIM6_Init+0x64>)
 8000b42:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000b46:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b48:	4b11      	ldr	r3, [pc, #68]	@ (8000b90 <MX_TIM6_Init+0x64>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8000b4e:	4b10      	ldr	r3, [pc, #64]	@ (8000b90 <MX_TIM6_Init+0x64>)
 8000b50:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b54:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b56:	4b0e      	ldr	r3, [pc, #56]	@ (8000b90 <MX_TIM6_Init+0x64>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000b5c:	480c      	ldr	r0, [pc, #48]	@ (8000b90 <MX_TIM6_Init+0x64>)
 8000b5e:	f001 fcaf 	bl	80024c0 <HAL_TIM_Base_Init>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000b68:	f000 f8c2 	bl	8000cf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b70:	2300      	movs	r3, #0
 8000b72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000b74:	463b      	mov	r3, r7
 8000b76:	4619      	mov	r1, r3
 8000b78:	4805      	ldr	r0, [pc, #20]	@ (8000b90 <MX_TIM6_Init+0x64>)
 8000b7a:	f002 fd6f 	bl	800365c <HAL_TIMEx_MasterConfigSynchronization>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000b84:	f000 f8b4 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	2000012c 	.word	0x2000012c
 8000b94:	40001000 	.word	0x40001000

08000b98 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b9c:	4b11      	ldr	r3, [pc, #68]	@ (8000be4 <MX_USART2_UART_Init+0x4c>)
 8000b9e:	4a12      	ldr	r2, [pc, #72]	@ (8000be8 <MX_USART2_UART_Init+0x50>)
 8000ba0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ba2:	4b10      	ldr	r3, [pc, #64]	@ (8000be4 <MX_USART2_UART_Init+0x4c>)
 8000ba4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ba8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000baa:	4b0e      	ldr	r3, [pc, #56]	@ (8000be4 <MX_USART2_UART_Init+0x4c>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000be4 <MX_USART2_UART_Init+0x4c>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000be4 <MX_USART2_UART_Init+0x4c>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bbc:	4b09      	ldr	r3, [pc, #36]	@ (8000be4 <MX_USART2_UART_Init+0x4c>)
 8000bbe:	220c      	movs	r2, #12
 8000bc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bc2:	4b08      	ldr	r3, [pc, #32]	@ (8000be4 <MX_USART2_UART_Init+0x4c>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc8:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <MX_USART2_UART_Init+0x4c>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bce:	4805      	ldr	r0, [pc, #20]	@ (8000be4 <MX_USART2_UART_Init+0x4c>)
 8000bd0:	f002 fdd4 	bl	800377c <HAL_UART_Init>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bda:	f000 f889 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20000174 	.word	0x20000174
 8000be8:	40004400 	.word	0x40004400

08000bec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b08a      	sub	sp, #40	@ 0x28
 8000bf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf2:	f107 0314 	add.w	r3, r7, #20
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	605a      	str	r2, [r3, #4]
 8000bfc:	609a      	str	r2, [r3, #8]
 8000bfe:	60da      	str	r2, [r3, #12]
 8000c00:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
 8000c06:	4b37      	ldr	r3, [pc, #220]	@ (8000ce4 <MX_GPIO_Init+0xf8>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	4a36      	ldr	r2, [pc, #216]	@ (8000ce4 <MX_GPIO_Init+0xf8>)
 8000c0c:	f043 0304 	orr.w	r3, r3, #4
 8000c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c12:	4b34      	ldr	r3, [pc, #208]	@ (8000ce4 <MX_GPIO_Init+0xf8>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	f003 0304 	and.w	r3, r3, #4
 8000c1a:	613b      	str	r3, [r7, #16]
 8000c1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
 8000c22:	4b30      	ldr	r3, [pc, #192]	@ (8000ce4 <MX_GPIO_Init+0xf8>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	4a2f      	ldr	r2, [pc, #188]	@ (8000ce4 <MX_GPIO_Init+0xf8>)
 8000c28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2e:	4b2d      	ldr	r3, [pc, #180]	@ (8000ce4 <MX_GPIO_Init+0xf8>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60bb      	str	r3, [r7, #8]
 8000c3e:	4b29      	ldr	r3, [pc, #164]	@ (8000ce4 <MX_GPIO_Init+0xf8>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	4a28      	ldr	r2, [pc, #160]	@ (8000ce4 <MX_GPIO_Init+0xf8>)
 8000c44:	f043 0301 	orr.w	r3, r3, #1
 8000c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4a:	4b26      	ldr	r3, [pc, #152]	@ (8000ce4 <MX_GPIO_Init+0xf8>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	f003 0301 	and.w	r3, r3, #1
 8000c52:	60bb      	str	r3, [r7, #8]
 8000c54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
 8000c5a:	4b22      	ldr	r3, [pc, #136]	@ (8000ce4 <MX_GPIO_Init+0xf8>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	4a21      	ldr	r2, [pc, #132]	@ (8000ce4 <MX_GPIO_Init+0xf8>)
 8000c60:	f043 0302 	orr.w	r3, r3, #2
 8000c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c66:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce4 <MX_GPIO_Init+0xf8>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	f44f 51c1 	mov.w	r1, #6176	@ 0x1820
 8000c78:	481b      	ldr	r0, [pc, #108]	@ (8000ce8 <MX_GPIO_Init+0xfc>)
 8000c7a:	f000 fd9d 	bl	80017b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c84:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c8e:	f107 0314 	add.w	r3, r7, #20
 8000c92:	4619      	mov	r1, r3
 8000c94:	4815      	ldr	r0, [pc, #84]	@ (8000cec <MX_GPIO_Init+0x100>)
 8000c96:	f000 fbfb 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA11 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_11|GPIO_PIN_12;
 8000c9a:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 8000c9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cac:	f107 0314 	add.w	r3, r7, #20
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	480d      	ldr	r0, [pc, #52]	@ (8000ce8 <MX_GPIO_Init+0xfc>)
 8000cb4:	f000 fbec 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000cb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4804      	ldr	r0, [pc, #16]	@ (8000ce8 <MX_GPIO_Init+0xfc>)
 8000cd6:	f000 fbdb 	bl	8001490 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cda:	bf00      	nop
 8000cdc:	3728      	adds	r7, #40	@ 0x28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40023800 	.word	0x40023800
 8000ce8:	40020000 	.word	0x40020000
 8000cec:	40020800 	.word	0x40020800

08000cf0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cf4:	b672      	cpsid	i
}
 8000cf6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cf8:	bf00      	nop
 8000cfa:	e7fd      	b.n	8000cf8 <Error_Handler+0x8>

08000cfc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	607b      	str	r3, [r7, #4]
 8000d06:	4b10      	ldr	r3, [pc, #64]	@ (8000d48 <HAL_MspInit+0x4c>)
 8000d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000d48 <HAL_MspInit+0x4c>)
 8000d0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d12:	4b0d      	ldr	r3, [pc, #52]	@ (8000d48 <HAL_MspInit+0x4c>)
 8000d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d1a:	607b      	str	r3, [r7, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	603b      	str	r3, [r7, #0]
 8000d22:	4b09      	ldr	r3, [pc, #36]	@ (8000d48 <HAL_MspInit+0x4c>)
 8000d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d26:	4a08      	ldr	r2, [pc, #32]	@ (8000d48 <HAL_MspInit+0x4c>)
 8000d28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d2e:	4b06      	ldr	r3, [pc, #24]	@ (8000d48 <HAL_MspInit+0x4c>)
 8000d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d36:	603b      	str	r3, [r7, #0]
 8000d38:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d3a:	2007      	movs	r0, #7
 8000d3c:	f000 fb66 	bl	800140c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d40:	bf00      	nop
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40023800 	.word	0x40023800

08000d4c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d5c:	d10e      	bne.n	8000d7c <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60fb      	str	r3, [r7, #12]
 8000d62:	4b16      	ldr	r3, [pc, #88]	@ (8000dbc <HAL_TIM_Base_MspInit+0x70>)
 8000d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d66:	4a15      	ldr	r2, [pc, #84]	@ (8000dbc <HAL_TIM_Base_MspInit+0x70>)
 8000d68:	f043 0301 	orr.w	r3, r3, #1
 8000d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d6e:	4b13      	ldr	r3, [pc, #76]	@ (8000dbc <HAL_TIM_Base_MspInit+0x70>)
 8000d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000d7a:	e01a      	b.n	8000db2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM6)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a0f      	ldr	r2, [pc, #60]	@ (8000dc0 <HAL_TIM_Base_MspInit+0x74>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d115      	bne.n	8000db2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	60bb      	str	r3, [r7, #8]
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dbc <HAL_TIM_Base_MspInit+0x70>)
 8000d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8e:	4a0b      	ldr	r2, [pc, #44]	@ (8000dbc <HAL_TIM_Base_MspInit+0x70>)
 8000d90:	f043 0310 	orr.w	r3, r3, #16
 8000d94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d96:	4b09      	ldr	r3, [pc, #36]	@ (8000dbc <HAL_TIM_Base_MspInit+0x70>)
 8000d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d9a:	f003 0310 	and.w	r3, r3, #16
 8000d9e:	60bb      	str	r3, [r7, #8]
 8000da0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000da2:	2200      	movs	r2, #0
 8000da4:	2100      	movs	r1, #0
 8000da6:	2036      	movs	r0, #54	@ 0x36
 8000da8:	f000 fb3b 	bl	8001422 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000dac:	2036      	movs	r0, #54	@ 0x36
 8000dae:	f000 fb54 	bl	800145a <HAL_NVIC_EnableIRQ>
}
 8000db2:	bf00      	nop
 8000db4:	3710      	adds	r7, #16
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	40023800 	.word	0x40023800
 8000dc0:	40001000 	.word	0x40001000

08000dc4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08a      	sub	sp, #40	@ 0x28
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dcc:	f107 0314 	add.w	r3, r7, #20
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
 8000dd8:	60da      	str	r2, [r3, #12]
 8000dda:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a19      	ldr	r2, [pc, #100]	@ (8000e48 <HAL_TIM_Encoder_MspInit+0x84>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d12b      	bne.n	8000e3e <HAL_TIM_Encoder_MspInit+0x7a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	613b      	str	r3, [r7, #16]
 8000dea:	4b18      	ldr	r3, [pc, #96]	@ (8000e4c <HAL_TIM_Encoder_MspInit+0x88>)
 8000dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dee:	4a17      	ldr	r2, [pc, #92]	@ (8000e4c <HAL_TIM_Encoder_MspInit+0x88>)
 8000df0:	f043 0302 	orr.w	r3, r3, #2
 8000df4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000df6:	4b15      	ldr	r3, [pc, #84]	@ (8000e4c <HAL_TIM_Encoder_MspInit+0x88>)
 8000df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dfa:	f003 0302 	and.w	r3, r3, #2
 8000dfe:	613b      	str	r3, [r7, #16]
 8000e00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e02:	2300      	movs	r3, #0
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	4b11      	ldr	r3, [pc, #68]	@ (8000e4c <HAL_TIM_Encoder_MspInit+0x88>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0a:	4a10      	ldr	r2, [pc, #64]	@ (8000e4c <HAL_TIM_Encoder_MspInit+0x88>)
 8000e0c:	f043 0301 	orr.w	r3, r3, #1
 8000e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e12:	4b0e      	ldr	r3, [pc, #56]	@ (8000e4c <HAL_TIM_Encoder_MspInit+0x88>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e16:	f003 0301 	and.w	r3, r3, #1
 8000e1a:	60fb      	str	r3, [r7, #12]
 8000e1c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e1e:	23c0      	movs	r3, #192	@ 0xc0
 8000e20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e22:	2302      	movs	r3, #2
 8000e24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e32:	f107 0314 	add.w	r3, r7, #20
 8000e36:	4619      	mov	r1, r3
 8000e38:	4805      	ldr	r0, [pc, #20]	@ (8000e50 <HAL_TIM_Encoder_MspInit+0x8c>)
 8000e3a:	f000 fb29 	bl	8001490 <HAL_GPIO_Init>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000e3e:	bf00      	nop
 8000e40:	3728      	adds	r7, #40	@ 0x28
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40000400 	.word	0x40000400
 8000e4c:	40023800 	.word	0x40023800
 8000e50:	40020000 	.word	0x40020000

08000e54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b088      	sub	sp, #32
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e5c:	f107 030c 	add.w	r3, r7, #12
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
 8000e66:	609a      	str	r2, [r3, #8]
 8000e68:	60da      	str	r2, [r3, #12]
 8000e6a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e74:	d11d      	bne.n	8000eb2 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e76:	2300      	movs	r3, #0
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	4b10      	ldr	r3, [pc, #64]	@ (8000ebc <HAL_TIM_MspPostInit+0x68>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	4a0f      	ldr	r2, [pc, #60]	@ (8000ebc <HAL_TIM_MspPostInit+0x68>)
 8000e80:	f043 0301 	orr.w	r3, r3, #1
 8000e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e86:	4b0d      	ldr	r3, [pc, #52]	@ (8000ebc <HAL_TIM_MspPostInit+0x68>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	f003 0301 	and.w	r3, r3, #1
 8000e8e:	60bb      	str	r3, [r7, #8]
 8000e90:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e92:	2301      	movs	r3, #1
 8000e94:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e96:	2302      	movs	r3, #2
 8000e98:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea6:	f107 030c 	add.w	r3, r7, #12
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4804      	ldr	r0, [pc, #16]	@ (8000ec0 <HAL_TIM_MspPostInit+0x6c>)
 8000eae:	f000 faef 	bl	8001490 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000eb2:	bf00      	nop
 8000eb4:	3720      	adds	r7, #32
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40023800 	.word	0x40023800
 8000ec0:	40020000 	.word	0x40020000

08000ec4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08a      	sub	sp, #40	@ 0x28
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ecc:	f107 0314 	add.w	r3, r7, #20
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
 8000eda:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a19      	ldr	r2, [pc, #100]	@ (8000f48 <HAL_UART_MspInit+0x84>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d12b      	bne.n	8000f3e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	613b      	str	r3, [r7, #16]
 8000eea:	4b18      	ldr	r3, [pc, #96]	@ (8000f4c <HAL_UART_MspInit+0x88>)
 8000eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eee:	4a17      	ldr	r2, [pc, #92]	@ (8000f4c <HAL_UART_MspInit+0x88>)
 8000ef0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ef4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ef6:	4b15      	ldr	r3, [pc, #84]	@ (8000f4c <HAL_UART_MspInit+0x88>)
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000efe:	613b      	str	r3, [r7, #16]
 8000f00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <HAL_UART_MspInit+0x88>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	4a10      	ldr	r2, [pc, #64]	@ (8000f4c <HAL_UART_MspInit+0x88>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f12:	4b0e      	ldr	r3, [pc, #56]	@ (8000f4c <HAL_UART_MspInit+0x88>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f1e:	230c      	movs	r3, #12
 8000f20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f22:	2302      	movs	r3, #2
 8000f24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f2e:	2307      	movs	r3, #7
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f32:	f107 0314 	add.w	r3, r7, #20
 8000f36:	4619      	mov	r1, r3
 8000f38:	4805      	ldr	r0, [pc, #20]	@ (8000f50 <HAL_UART_MspInit+0x8c>)
 8000f3a:	f000 faa9 	bl	8001490 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f3e:	bf00      	nop
 8000f40:	3728      	adds	r7, #40	@ 0x28
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40004400 	.word	0x40004400
 8000f4c:	40023800 	.word	0x40023800
 8000f50:	40020000 	.word	0x40020000

08000f54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f58:	bf00      	nop
 8000f5a:	e7fd      	b.n	8000f58 <NMI_Handler+0x4>

08000f5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <HardFault_Handler+0x4>

08000f64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f68:	bf00      	nop
 8000f6a:	e7fd      	b.n	8000f68 <MemManage_Handler+0x4>

08000f6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f70:	bf00      	nop
 8000f72:	e7fd      	b.n	8000f70 <BusFault_Handler+0x4>

08000f74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f78:	bf00      	nop
 8000f7a:	e7fd      	b.n	8000f78 <UsageFault_Handler+0x4>

08000f7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr

08000f8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000faa:	f000 f93f 	bl	800122c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000fb8:	4802      	ldr	r0, [pc, #8]	@ (8000fc4 <TIM6_DAC_IRQHandler+0x10>)
 8000fba:	f001 fd97 	bl	8002aec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	2000012c 	.word	0x2000012c

08000fc8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	e00a      	b.n	8000ff0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fda:	f3af 8000 	nop.w
 8000fde:	4601      	mov	r1, r0
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	1c5a      	adds	r2, r3, #1
 8000fe4:	60ba      	str	r2, [r7, #8]
 8000fe6:	b2ca      	uxtb	r2, r1
 8000fe8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	3301      	adds	r3, #1
 8000fee:	617b      	str	r3, [r7, #20]
 8000ff0:	697a      	ldr	r2, [r7, #20]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	dbf0      	blt.n	8000fda <_read+0x12>
  }

  return len;
 8000ff8:	687b      	ldr	r3, [r7, #4]
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3718      	adds	r7, #24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b086      	sub	sp, #24
 8001006:	af00      	add	r7, sp, #0
 8001008:	60f8      	str	r0, [r7, #12]
 800100a:	60b9      	str	r1, [r7, #8]
 800100c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800100e:	2300      	movs	r3, #0
 8001010:	617b      	str	r3, [r7, #20]
 8001012:	e009      	b.n	8001028 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	1c5a      	adds	r2, r3, #1
 8001018:	60ba      	str	r2, [r7, #8]
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff fadd 	bl	80005dc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	3301      	adds	r3, #1
 8001026:	617b      	str	r3, [r7, #20]
 8001028:	697a      	ldr	r2, [r7, #20]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	429a      	cmp	r2, r3
 800102e:	dbf1      	blt.n	8001014 <_write+0x12>
  }
  return len;
 8001030:	687b      	ldr	r3, [r7, #4]
}
 8001032:	4618      	mov	r0, r3
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <_close>:

int _close(int file)
{
 800103a:	b480      	push	{r7}
 800103c:	b083      	sub	sp, #12
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001042:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001046:	4618      	mov	r0, r3
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001052:	b480      	push	{r7}
 8001054:	b083      	sub	sp, #12
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001062:	605a      	str	r2, [r3, #4]
  return 0;
 8001064:	2300      	movs	r3, #0
}
 8001066:	4618      	mov	r0, r3
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr

08001072 <_isatty>:

int _isatty(int file)
{
 8001072:	b480      	push	{r7}
 8001074:	b083      	sub	sp, #12
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800107a:	2301      	movs	r3, #1
}
 800107c:	4618      	mov	r0, r3
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3714      	adds	r7, #20
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
	...

080010a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010ac:	4a14      	ldr	r2, [pc, #80]	@ (8001100 <_sbrk+0x5c>)
 80010ae:	4b15      	ldr	r3, [pc, #84]	@ (8001104 <_sbrk+0x60>)
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010b8:	4b13      	ldr	r3, [pc, #76]	@ (8001108 <_sbrk+0x64>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d102      	bne.n	80010c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010c0:	4b11      	ldr	r3, [pc, #68]	@ (8001108 <_sbrk+0x64>)
 80010c2:	4a12      	ldr	r2, [pc, #72]	@ (800110c <_sbrk+0x68>)
 80010c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010c6:	4b10      	ldr	r3, [pc, #64]	@ (8001108 <_sbrk+0x64>)
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4413      	add	r3, r2
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d207      	bcs.n	80010e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010d4:	f003 f8c4 	bl	8004260 <__errno>
 80010d8:	4603      	mov	r3, r0
 80010da:	220c      	movs	r2, #12
 80010dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010e2:	e009      	b.n	80010f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010e4:	4b08      	ldr	r3, [pc, #32]	@ (8001108 <_sbrk+0x64>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ea:	4b07      	ldr	r3, [pc, #28]	@ (8001108 <_sbrk+0x64>)
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4413      	add	r3, r2
 80010f2:	4a05      	ldr	r2, [pc, #20]	@ (8001108 <_sbrk+0x64>)
 80010f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010f6:	68fb      	ldr	r3, [r7, #12]
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3718      	adds	r7, #24
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20020000 	.word	0x20020000
 8001104:	00000400 	.word	0x00000400
 8001108:	200001cc 	.word	0x200001cc
 800110c:	20000320 	.word	0x20000320

08001110 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001114:	4b06      	ldr	r3, [pc, #24]	@ (8001130 <SystemInit+0x20>)
 8001116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800111a:	4a05      	ldr	r2, [pc, #20]	@ (8001130 <SystemInit+0x20>)
 800111c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001120:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001124:	bf00      	nop
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001134:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800116c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001138:	f7ff ffea 	bl	8001110 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800113c:	480c      	ldr	r0, [pc, #48]	@ (8001170 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800113e:	490d      	ldr	r1, [pc, #52]	@ (8001174 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001140:	4a0d      	ldr	r2, [pc, #52]	@ (8001178 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001142:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001144:	e002      	b.n	800114c <LoopCopyDataInit>

08001146 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001146:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001148:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800114a:	3304      	adds	r3, #4

0800114c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800114c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800114e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001150:	d3f9      	bcc.n	8001146 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001152:	4a0a      	ldr	r2, [pc, #40]	@ (800117c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001154:	4c0a      	ldr	r4, [pc, #40]	@ (8001180 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001156:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001158:	e001      	b.n	800115e <LoopFillZerobss>

0800115a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800115a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800115c:	3204      	adds	r2, #4

0800115e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800115e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001160:	d3fb      	bcc.n	800115a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001162:	f003 f883 	bl	800426c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001166:	f7ff fb65 	bl	8000834 <main>
  bx  lr    
 800116a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800116c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001170:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001174:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001178:	08004e68 	.word	0x08004e68
  ldr r2, =_sbss
 800117c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001180:	20000320 	.word	0x20000320

08001184 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001184:	e7fe      	b.n	8001184 <ADC_IRQHandler>
	...

08001188 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800118c:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <HAL_Init+0x40>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a0d      	ldr	r2, [pc, #52]	@ (80011c8 <HAL_Init+0x40>)
 8001192:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001196:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001198:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <HAL_Init+0x40>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a0a      	ldr	r2, [pc, #40]	@ (80011c8 <HAL_Init+0x40>)
 800119e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011a4:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <HAL_Init+0x40>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a07      	ldr	r2, [pc, #28]	@ (80011c8 <HAL_Init+0x40>)
 80011aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011b0:	2003      	movs	r0, #3
 80011b2:	f000 f92b 	bl	800140c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011b6:	2000      	movs	r0, #0
 80011b8:	f000 f808 	bl	80011cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011bc:	f7ff fd9e 	bl	8000cfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40023c00 	.word	0x40023c00

080011cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011d4:	4b12      	ldr	r3, [pc, #72]	@ (8001220 <HAL_InitTick+0x54>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	4b12      	ldr	r3, [pc, #72]	@ (8001224 <HAL_InitTick+0x58>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	4619      	mov	r1, r3
 80011de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ea:	4618      	mov	r0, r3
 80011ec:	f000 f943 	bl	8001476 <HAL_SYSTICK_Config>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e00e      	b.n	8001218 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b0f      	cmp	r3, #15
 80011fe:	d80a      	bhi.n	8001216 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001200:	2200      	movs	r2, #0
 8001202:	6879      	ldr	r1, [r7, #4]
 8001204:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001208:	f000 f90b 	bl	8001422 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800120c:	4a06      	ldr	r2, [pc, #24]	@ (8001228 <HAL_InitTick+0x5c>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001212:	2300      	movs	r3, #0
 8001214:	e000      	b.n	8001218 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
}
 8001218:	4618      	mov	r0, r3
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000018 	.word	0x20000018
 8001224:	20000020 	.word	0x20000020
 8001228:	2000001c 	.word	0x2000001c

0800122c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001230:	4b06      	ldr	r3, [pc, #24]	@ (800124c <HAL_IncTick+0x20>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	461a      	mov	r2, r3
 8001236:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <HAL_IncTick+0x24>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4413      	add	r3, r2
 800123c:	4a04      	ldr	r2, [pc, #16]	@ (8001250 <HAL_IncTick+0x24>)
 800123e:	6013      	str	r3, [r2, #0]
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	20000020 	.word	0x20000020
 8001250:	200001d0 	.word	0x200001d0

08001254 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  return uwTick;
 8001258:	4b03      	ldr	r3, [pc, #12]	@ (8001268 <HAL_GetTick+0x14>)
 800125a:	681b      	ldr	r3, [r3, #0]
}
 800125c:	4618      	mov	r0, r3
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	200001d0 	.word	0x200001d0

0800126c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800127c:	4b0c      	ldr	r3, [pc, #48]	@ (80012b0 <__NVIC_SetPriorityGrouping+0x44>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001282:	68ba      	ldr	r2, [r7, #8]
 8001284:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001288:	4013      	ands	r3, r2
 800128a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001294:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001298:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800129c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800129e:	4a04      	ldr	r2, [pc, #16]	@ (80012b0 <__NVIC_SetPriorityGrouping+0x44>)
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	60d3      	str	r3, [r2, #12]
}
 80012a4:	bf00      	nop
 80012a6:	3714      	adds	r7, #20
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr
 80012b0:	e000ed00 	.word	0xe000ed00

080012b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012b8:	4b04      	ldr	r3, [pc, #16]	@ (80012cc <__NVIC_GetPriorityGrouping+0x18>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	0a1b      	lsrs	r3, r3, #8
 80012be:	f003 0307 	and.w	r3, r3, #7
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	e000ed00 	.word	0xe000ed00

080012d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	db0b      	blt.n	80012fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	f003 021f 	and.w	r2, r3, #31
 80012e8:	4907      	ldr	r1, [pc, #28]	@ (8001308 <__NVIC_EnableIRQ+0x38>)
 80012ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ee:	095b      	lsrs	r3, r3, #5
 80012f0:	2001      	movs	r0, #1
 80012f2:	fa00 f202 	lsl.w	r2, r0, r2
 80012f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012fa:	bf00      	nop
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	e000e100 	.word	0xe000e100

0800130c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	6039      	str	r1, [r7, #0]
 8001316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131c:	2b00      	cmp	r3, #0
 800131e:	db0a      	blt.n	8001336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	b2da      	uxtb	r2, r3
 8001324:	490c      	ldr	r1, [pc, #48]	@ (8001358 <__NVIC_SetPriority+0x4c>)
 8001326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132a:	0112      	lsls	r2, r2, #4
 800132c:	b2d2      	uxtb	r2, r2
 800132e:	440b      	add	r3, r1
 8001330:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001334:	e00a      	b.n	800134c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	b2da      	uxtb	r2, r3
 800133a:	4908      	ldr	r1, [pc, #32]	@ (800135c <__NVIC_SetPriority+0x50>)
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	f003 030f 	and.w	r3, r3, #15
 8001342:	3b04      	subs	r3, #4
 8001344:	0112      	lsls	r2, r2, #4
 8001346:	b2d2      	uxtb	r2, r2
 8001348:	440b      	add	r3, r1
 800134a:	761a      	strb	r2, [r3, #24]
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	e000e100 	.word	0xe000e100
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001360:	b480      	push	{r7}
 8001362:	b089      	sub	sp, #36	@ 0x24
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	f1c3 0307 	rsb	r3, r3, #7
 800137a:	2b04      	cmp	r3, #4
 800137c:	bf28      	it	cs
 800137e:	2304      	movcs	r3, #4
 8001380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	3304      	adds	r3, #4
 8001386:	2b06      	cmp	r3, #6
 8001388:	d902      	bls.n	8001390 <NVIC_EncodePriority+0x30>
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	3b03      	subs	r3, #3
 800138e:	e000      	b.n	8001392 <NVIC_EncodePriority+0x32>
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001394:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	43da      	mvns	r2, r3
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	401a      	ands	r2, r3
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	fa01 f303 	lsl.w	r3, r1, r3
 80013b2:	43d9      	mvns	r1, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013b8:	4313      	orrs	r3, r2
         );
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3724      	adds	r7, #36	@ 0x24
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013d8:	d301      	bcc.n	80013de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013da:	2301      	movs	r3, #1
 80013dc:	e00f      	b.n	80013fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013de:	4a0a      	ldr	r2, [pc, #40]	@ (8001408 <SysTick_Config+0x40>)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	3b01      	subs	r3, #1
 80013e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013e6:	210f      	movs	r1, #15
 80013e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013ec:	f7ff ff8e 	bl	800130c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013f0:	4b05      	ldr	r3, [pc, #20]	@ (8001408 <SysTick_Config+0x40>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013f6:	4b04      	ldr	r3, [pc, #16]	@ (8001408 <SysTick_Config+0x40>)
 80013f8:	2207      	movs	r2, #7
 80013fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	e000e010 	.word	0xe000e010

0800140c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff ff29 	bl	800126c <__NVIC_SetPriorityGrouping>
}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001422:	b580      	push	{r7, lr}
 8001424:	b086      	sub	sp, #24
 8001426:	af00      	add	r7, sp, #0
 8001428:	4603      	mov	r3, r0
 800142a:	60b9      	str	r1, [r7, #8]
 800142c:	607a      	str	r2, [r7, #4]
 800142e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001434:	f7ff ff3e 	bl	80012b4 <__NVIC_GetPriorityGrouping>
 8001438:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	68b9      	ldr	r1, [r7, #8]
 800143e:	6978      	ldr	r0, [r7, #20]
 8001440:	f7ff ff8e 	bl	8001360 <NVIC_EncodePriority>
 8001444:	4602      	mov	r2, r0
 8001446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800144a:	4611      	mov	r1, r2
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff ff5d 	bl	800130c <__NVIC_SetPriority>
}
 8001452:	bf00      	nop
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	4603      	mov	r3, r0
 8001462:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff ff31 	bl	80012d0 <__NVIC_EnableIRQ>
}
 800146e:	bf00      	nop
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b082      	sub	sp, #8
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff ffa2 	bl	80013c8 <SysTick_Config>
 8001484:	4603      	mov	r3, r0
}
 8001486:	4618      	mov	r0, r3
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001490:	b480      	push	{r7}
 8001492:	b089      	sub	sp, #36	@ 0x24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014a6:	2300      	movs	r3, #0
 80014a8:	61fb      	str	r3, [r7, #28]
 80014aa:	e165      	b.n	8001778 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80014ac:	2201      	movs	r2, #1
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	4013      	ands	r3, r2
 80014be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	f040 8154 	bne.w	8001772 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f003 0303 	and.w	r3, r3, #3
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d005      	beq.n	80014e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d130      	bne.n	8001544 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	2203      	movs	r2, #3
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43db      	mvns	r3, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4013      	ands	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	68da      	ldr	r2, [r3, #12]
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	fa02 f303 	lsl.w	r3, r2, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4313      	orrs	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001518:	2201      	movs	r2, #1
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	43db      	mvns	r3, r3
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	4013      	ands	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	091b      	lsrs	r3, r3, #4
 800152e:	f003 0201 	and.w	r2, r3, #1
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	69ba      	ldr	r2, [r7, #24]
 800153a:	4313      	orrs	r3, r2
 800153c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f003 0303 	and.w	r3, r3, #3
 800154c:	2b03      	cmp	r3, #3
 800154e:	d017      	beq.n	8001580 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	2203      	movs	r2, #3
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	43db      	mvns	r3, r3
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	4013      	ands	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	689a      	ldr	r2, [r3, #8]
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	4313      	orrs	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 0303 	and.w	r3, r3, #3
 8001588:	2b02      	cmp	r3, #2
 800158a:	d123      	bne.n	80015d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	08da      	lsrs	r2, r3, #3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3208      	adds	r2, #8
 8001594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001598:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	f003 0307 	and.w	r3, r3, #7
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	220f      	movs	r2, #15
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	43db      	mvns	r3, r3
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	4013      	ands	r3, r2
 80015ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	691a      	ldr	r2, [r3, #16]
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	4313      	orrs	r3, r2
 80015c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	08da      	lsrs	r2, r3, #3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	3208      	adds	r2, #8
 80015ce:	69b9      	ldr	r1, [r7, #24]
 80015d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	2203      	movs	r2, #3
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	43db      	mvns	r3, r3
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f003 0203 	and.w	r2, r3, #3
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	4313      	orrs	r3, r2
 8001600:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001610:	2b00      	cmp	r3, #0
 8001612:	f000 80ae 	beq.w	8001772 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	4b5d      	ldr	r3, [pc, #372]	@ (8001790 <HAL_GPIO_Init+0x300>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800161e:	4a5c      	ldr	r2, [pc, #368]	@ (8001790 <HAL_GPIO_Init+0x300>)
 8001620:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001624:	6453      	str	r3, [r2, #68]	@ 0x44
 8001626:	4b5a      	ldr	r3, [pc, #360]	@ (8001790 <HAL_GPIO_Init+0x300>)
 8001628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001632:	4a58      	ldr	r2, [pc, #352]	@ (8001794 <HAL_GPIO_Init+0x304>)
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	089b      	lsrs	r3, r3, #2
 8001638:	3302      	adds	r3, #2
 800163a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800163e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	f003 0303 	and.w	r3, r3, #3
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	220f      	movs	r2, #15
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43db      	mvns	r3, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4013      	ands	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a4f      	ldr	r2, [pc, #316]	@ (8001798 <HAL_GPIO_Init+0x308>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d025      	beq.n	80016aa <HAL_GPIO_Init+0x21a>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a4e      	ldr	r2, [pc, #312]	@ (800179c <HAL_GPIO_Init+0x30c>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d01f      	beq.n	80016a6 <HAL_GPIO_Init+0x216>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a4d      	ldr	r2, [pc, #308]	@ (80017a0 <HAL_GPIO_Init+0x310>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d019      	beq.n	80016a2 <HAL_GPIO_Init+0x212>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a4c      	ldr	r2, [pc, #304]	@ (80017a4 <HAL_GPIO_Init+0x314>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d013      	beq.n	800169e <HAL_GPIO_Init+0x20e>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a4b      	ldr	r2, [pc, #300]	@ (80017a8 <HAL_GPIO_Init+0x318>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d00d      	beq.n	800169a <HAL_GPIO_Init+0x20a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a4a      	ldr	r2, [pc, #296]	@ (80017ac <HAL_GPIO_Init+0x31c>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d007      	beq.n	8001696 <HAL_GPIO_Init+0x206>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a49      	ldr	r2, [pc, #292]	@ (80017b0 <HAL_GPIO_Init+0x320>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d101      	bne.n	8001692 <HAL_GPIO_Init+0x202>
 800168e:	2306      	movs	r3, #6
 8001690:	e00c      	b.n	80016ac <HAL_GPIO_Init+0x21c>
 8001692:	2307      	movs	r3, #7
 8001694:	e00a      	b.n	80016ac <HAL_GPIO_Init+0x21c>
 8001696:	2305      	movs	r3, #5
 8001698:	e008      	b.n	80016ac <HAL_GPIO_Init+0x21c>
 800169a:	2304      	movs	r3, #4
 800169c:	e006      	b.n	80016ac <HAL_GPIO_Init+0x21c>
 800169e:	2303      	movs	r3, #3
 80016a0:	e004      	b.n	80016ac <HAL_GPIO_Init+0x21c>
 80016a2:	2302      	movs	r3, #2
 80016a4:	e002      	b.n	80016ac <HAL_GPIO_Init+0x21c>
 80016a6:	2301      	movs	r3, #1
 80016a8:	e000      	b.n	80016ac <HAL_GPIO_Init+0x21c>
 80016aa:	2300      	movs	r3, #0
 80016ac:	69fa      	ldr	r2, [r7, #28]
 80016ae:	f002 0203 	and.w	r2, r2, #3
 80016b2:	0092      	lsls	r2, r2, #2
 80016b4:	4093      	lsls	r3, r2
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016bc:	4935      	ldr	r1, [pc, #212]	@ (8001794 <HAL_GPIO_Init+0x304>)
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	089b      	lsrs	r3, r3, #2
 80016c2:	3302      	adds	r3, #2
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016ca:	4b3a      	ldr	r3, [pc, #232]	@ (80017b4 <HAL_GPIO_Init+0x324>)
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	43db      	mvns	r3, r3
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	4013      	ands	r3, r2
 80016d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d003      	beq.n	80016ee <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80016e6:	69ba      	ldr	r2, [r7, #24]
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016ee:	4a31      	ldr	r2, [pc, #196]	@ (80017b4 <HAL_GPIO_Init+0x324>)
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016f4:	4b2f      	ldr	r3, [pc, #188]	@ (80017b4 <HAL_GPIO_Init+0x324>)
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	43db      	mvns	r3, r3
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	4013      	ands	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d003      	beq.n	8001718 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	4313      	orrs	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001718:	4a26      	ldr	r2, [pc, #152]	@ (80017b4 <HAL_GPIO_Init+0x324>)
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800171e:	4b25      	ldr	r3, [pc, #148]	@ (80017b4 <HAL_GPIO_Init+0x324>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	43db      	mvns	r3, r3
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	4013      	ands	r3, r2
 800172c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d003      	beq.n	8001742 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	4313      	orrs	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001742:	4a1c      	ldr	r2, [pc, #112]	@ (80017b4 <HAL_GPIO_Init+0x324>)
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001748:	4b1a      	ldr	r3, [pc, #104]	@ (80017b4 <HAL_GPIO_Init+0x324>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	43db      	mvns	r3, r3
 8001752:	69ba      	ldr	r2, [r7, #24]
 8001754:	4013      	ands	r3, r2
 8001756:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d003      	beq.n	800176c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001764:	69ba      	ldr	r2, [r7, #24]
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	4313      	orrs	r3, r2
 800176a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800176c:	4a11      	ldr	r2, [pc, #68]	@ (80017b4 <HAL_GPIO_Init+0x324>)
 800176e:	69bb      	ldr	r3, [r7, #24]
 8001770:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	3301      	adds	r3, #1
 8001776:	61fb      	str	r3, [r7, #28]
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	2b0f      	cmp	r3, #15
 800177c:	f67f ae96 	bls.w	80014ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001780:	bf00      	nop
 8001782:	bf00      	nop
 8001784:	3724      	adds	r7, #36	@ 0x24
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	40023800 	.word	0x40023800
 8001794:	40013800 	.word	0x40013800
 8001798:	40020000 	.word	0x40020000
 800179c:	40020400 	.word	0x40020400
 80017a0:	40020800 	.word	0x40020800
 80017a4:	40020c00 	.word	0x40020c00
 80017a8:	40021000 	.word	0x40021000
 80017ac:	40021400 	.word	0x40021400
 80017b0:	40021800 	.word	0x40021800
 80017b4:	40013c00 	.word	0x40013c00

080017b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	460b      	mov	r3, r1
 80017c2:	807b      	strh	r3, [r7, #2]
 80017c4:	4613      	mov	r3, r2
 80017c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017c8:	787b      	ldrb	r3, [r7, #1]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d003      	beq.n	80017d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017ce:	887a      	ldrh	r2, [r7, #2]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017d4:	e003      	b.n	80017de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017d6:	887b      	ldrh	r3, [r7, #2]
 80017d8:	041a      	lsls	r2, r3, #16
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	619a      	str	r2, [r3, #24]
}
 80017de:	bf00      	nop
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80017ea:	b480      	push	{r7}
 80017ec:	b085      	sub	sp, #20
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
 80017f2:	460b      	mov	r3, r1
 80017f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	695b      	ldr	r3, [r3, #20]
 80017fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80017fc:	887a      	ldrh	r2, [r7, #2]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	4013      	ands	r3, r2
 8001802:	041a      	lsls	r2, r3, #16
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	43d9      	mvns	r1, r3
 8001808:	887b      	ldrh	r3, [r7, #2]
 800180a:	400b      	ands	r3, r1
 800180c:	431a      	orrs	r2, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	619a      	str	r2, [r3, #24]
}
 8001812:	bf00      	nop
 8001814:	3714      	adds	r7, #20
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
	...

08001820 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d101      	bne.n	8001834 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e0cc      	b.n	80019ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001834:	4b68      	ldr	r3, [pc, #416]	@ (80019d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 030f 	and.w	r3, r3, #15
 800183c:	683a      	ldr	r2, [r7, #0]
 800183e:	429a      	cmp	r2, r3
 8001840:	d90c      	bls.n	800185c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001842:	4b65      	ldr	r3, [pc, #404]	@ (80019d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	b2d2      	uxtb	r2, r2
 8001848:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800184a:	4b63      	ldr	r3, [pc, #396]	@ (80019d8 <HAL_RCC_ClockConfig+0x1b8>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 030f 	and.w	r3, r3, #15
 8001852:	683a      	ldr	r2, [r7, #0]
 8001854:	429a      	cmp	r2, r3
 8001856:	d001      	beq.n	800185c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e0b8      	b.n	80019ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0302 	and.w	r3, r3, #2
 8001864:	2b00      	cmp	r3, #0
 8001866:	d020      	beq.n	80018aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	2b00      	cmp	r3, #0
 8001872:	d005      	beq.n	8001880 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001874:	4b59      	ldr	r3, [pc, #356]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	4a58      	ldr	r2, [pc, #352]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 800187a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800187e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 0308 	and.w	r3, r3, #8
 8001888:	2b00      	cmp	r3, #0
 800188a:	d005      	beq.n	8001898 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800188c:	4b53      	ldr	r3, [pc, #332]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	4a52      	ldr	r2, [pc, #328]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 8001892:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001896:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001898:	4b50      	ldr	r3, [pc, #320]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	494d      	ldr	r1, [pc, #308]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 80018a6:	4313      	orrs	r3, r2
 80018a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d044      	beq.n	8001940 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d107      	bne.n	80018ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018be:	4b47      	ldr	r3, [pc, #284]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d119      	bne.n	80018fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e07f      	b.n	80019ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d003      	beq.n	80018de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018da:	2b03      	cmp	r3, #3
 80018dc:	d107      	bne.n	80018ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018de:	4b3f      	ldr	r3, [pc, #252]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d109      	bne.n	80018fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e06f      	b.n	80019ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018ee:	4b3b      	ldr	r3, [pc, #236]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d101      	bne.n	80018fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e067      	b.n	80019ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018fe:	4b37      	ldr	r3, [pc, #220]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f023 0203 	bic.w	r2, r3, #3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	4934      	ldr	r1, [pc, #208]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 800190c:	4313      	orrs	r3, r2
 800190e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001910:	f7ff fca0 	bl	8001254 <HAL_GetTick>
 8001914:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001916:	e00a      	b.n	800192e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001918:	f7ff fc9c 	bl	8001254 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001926:	4293      	cmp	r3, r2
 8001928:	d901      	bls.n	800192e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e04f      	b.n	80019ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192e:	4b2b      	ldr	r3, [pc, #172]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	f003 020c 	and.w	r2, r3, #12
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	429a      	cmp	r2, r3
 800193e:	d1eb      	bne.n	8001918 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001940:	4b25      	ldr	r3, [pc, #148]	@ (80019d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 030f 	and.w	r3, r3, #15
 8001948:	683a      	ldr	r2, [r7, #0]
 800194a:	429a      	cmp	r2, r3
 800194c:	d20c      	bcs.n	8001968 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800194e:	4b22      	ldr	r3, [pc, #136]	@ (80019d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	b2d2      	uxtb	r2, r2
 8001954:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001956:	4b20      	ldr	r3, [pc, #128]	@ (80019d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 030f 	and.w	r3, r3, #15
 800195e:	683a      	ldr	r2, [r7, #0]
 8001960:	429a      	cmp	r2, r3
 8001962:	d001      	beq.n	8001968 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e032      	b.n	80019ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0304 	and.w	r3, r3, #4
 8001970:	2b00      	cmp	r3, #0
 8001972:	d008      	beq.n	8001986 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001974:	4b19      	ldr	r3, [pc, #100]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	4916      	ldr	r1, [pc, #88]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 8001982:	4313      	orrs	r3, r2
 8001984:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0308 	and.w	r3, r3, #8
 800198e:	2b00      	cmp	r3, #0
 8001990:	d009      	beq.n	80019a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001992:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	691b      	ldr	r3, [r3, #16]
 800199e:	00db      	lsls	r3, r3, #3
 80019a0:	490e      	ldr	r1, [pc, #56]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 80019a2:	4313      	orrs	r3, r2
 80019a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019a6:	f000 f8bd 	bl	8001b24 <HAL_RCC_GetSysClockFreq>
 80019aa:	4602      	mov	r2, r0
 80019ac:	4b0b      	ldr	r3, [pc, #44]	@ (80019dc <HAL_RCC_ClockConfig+0x1bc>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	091b      	lsrs	r3, r3, #4
 80019b2:	f003 030f 	and.w	r3, r3, #15
 80019b6:	490a      	ldr	r1, [pc, #40]	@ (80019e0 <HAL_RCC_ClockConfig+0x1c0>)
 80019b8:	5ccb      	ldrb	r3, [r1, r3]
 80019ba:	fa22 f303 	lsr.w	r3, r2, r3
 80019be:	4a09      	ldr	r2, [pc, #36]	@ (80019e4 <HAL_RCC_ClockConfig+0x1c4>)
 80019c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80019c2:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <HAL_RCC_ClockConfig+0x1c8>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff fc00 	bl	80011cc <HAL_InitTick>

  return HAL_OK;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40023c00 	.word	0x40023c00
 80019dc:	40023800 	.word	0x40023800
 80019e0:	08004e0c 	.word	0x08004e0c
 80019e4:	20000018 	.word	0x20000018
 80019e8:	2000001c 	.word	0x2000001c

080019ec <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b08c      	sub	sp, #48	@ 0x30
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d129      	bne.n	8001a52 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	61bb      	str	r3, [r7, #24]
 8001a02:	4b2b      	ldr	r3, [pc, #172]	@ (8001ab0 <HAL_RCC_MCOConfig+0xc4>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a06:	4a2a      	ldr	r2, [pc, #168]	@ (8001ab0 <HAL_RCC_MCOConfig+0xc4>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a0e:	4b28      	ldr	r3, [pc, #160]	@ (8001ab0 <HAL_RCC_MCOConfig+0xc4>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	61bb      	str	r3, [r7, #24]
 8001a18:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8001a1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a20:	2302      	movs	r3, #2
 8001a22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a24:	2303      	movs	r3, #3
 8001a26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8001a30:	f107 031c 	add.w	r3, r7, #28
 8001a34:	4619      	mov	r1, r3
 8001a36:	481f      	ldr	r0, [pc, #124]	@ (8001ab4 <HAL_RCC_MCOConfig+0xc8>)
 8001a38:	f7ff fd2a 	bl	8001490 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8001a3c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab0 <HAL_RCC_MCOConfig+0xc4>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 8001a44:	68b9      	ldr	r1, [r7, #8]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	430b      	orrs	r3, r1
 8001a4a:	4919      	ldr	r1, [pc, #100]	@ (8001ab0 <HAL_RCC_MCOConfig+0xc4>)
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8001a50:	e029      	b.n	8001aa6 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	4b16      	ldr	r3, [pc, #88]	@ (8001ab0 <HAL_RCC_MCOConfig+0xc4>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	4a15      	ldr	r2, [pc, #84]	@ (8001ab0 <HAL_RCC_MCOConfig+0xc4>)
 8001a5c:	f043 0304 	orr.w	r3, r3, #4
 8001a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a62:	4b13      	ldr	r3, [pc, #76]	@ (8001ab0 <HAL_RCC_MCOConfig+0xc4>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8001a6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a74:	2302      	movs	r3, #2
 8001a76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001a80:	2300      	movs	r3, #0
 8001a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8001a84:	f107 031c 	add.w	r3, r7, #28
 8001a88:	4619      	mov	r1, r3
 8001a8a:	480b      	ldr	r0, [pc, #44]	@ (8001ab8 <HAL_RCC_MCOConfig+0xcc>)
 8001a8c:	f7ff fd00 	bl	8001490 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8001a90:	4b07      	ldr	r3, [pc, #28]	@ (8001ab0 <HAL_RCC_MCOConfig+0xc4>)
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	00d9      	lsls	r1, r3, #3
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	430b      	orrs	r3, r1
 8001aa0:	4903      	ldr	r1, [pc, #12]	@ (8001ab0 <HAL_RCC_MCOConfig+0xc4>)
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	608b      	str	r3, [r1, #8]
}
 8001aa6:	bf00      	nop
 8001aa8:	3730      	adds	r7, #48	@ 0x30
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40020000 	.word	0x40020000
 8001ab8:	40020800 	.word	0x40020800

08001abc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ac0:	4b03      	ldr	r3, [pc, #12]	@ (8001ad0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	20000018 	.word	0x20000018

08001ad4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ad8:	f7ff fff0 	bl	8001abc <HAL_RCC_GetHCLKFreq>
 8001adc:	4602      	mov	r2, r0
 8001ade:	4b05      	ldr	r3, [pc, #20]	@ (8001af4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	0a9b      	lsrs	r3, r3, #10
 8001ae4:	f003 0307 	and.w	r3, r3, #7
 8001ae8:	4903      	ldr	r1, [pc, #12]	@ (8001af8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001aea:	5ccb      	ldrb	r3, [r1, r3]
 8001aec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40023800 	.word	0x40023800
 8001af8:	08004e1c 	.word	0x08004e1c

08001afc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b00:	f7ff ffdc 	bl	8001abc <HAL_RCC_GetHCLKFreq>
 8001b04:	4602      	mov	r2, r0
 8001b06:	4b05      	ldr	r3, [pc, #20]	@ (8001b1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	0b5b      	lsrs	r3, r3, #13
 8001b0c:	f003 0307 	and.w	r3, r3, #7
 8001b10:	4903      	ldr	r1, [pc, #12]	@ (8001b20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b12:	5ccb      	ldrb	r3, [r1, r3]
 8001b14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	08004e1c 	.word	0x08004e1c

08001b24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b28:	b0ae      	sub	sp, #184	@ 0xb8
 8001b2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001b32:	2300      	movs	r3, #0
 8001b34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001b44:	2300      	movs	r3, #0
 8001b46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b4a:	4bcb      	ldr	r3, [pc, #812]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x354>)
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f003 030c 	and.w	r3, r3, #12
 8001b52:	2b0c      	cmp	r3, #12
 8001b54:	f200 8206 	bhi.w	8001f64 <HAL_RCC_GetSysClockFreq+0x440>
 8001b58:	a201      	add	r2, pc, #4	@ (adr r2, 8001b60 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b5e:	bf00      	nop
 8001b60:	08001b95 	.word	0x08001b95
 8001b64:	08001f65 	.word	0x08001f65
 8001b68:	08001f65 	.word	0x08001f65
 8001b6c:	08001f65 	.word	0x08001f65
 8001b70:	08001b9d 	.word	0x08001b9d
 8001b74:	08001f65 	.word	0x08001f65
 8001b78:	08001f65 	.word	0x08001f65
 8001b7c:	08001f65 	.word	0x08001f65
 8001b80:	08001ba5 	.word	0x08001ba5
 8001b84:	08001f65 	.word	0x08001f65
 8001b88:	08001f65 	.word	0x08001f65
 8001b8c:	08001f65 	.word	0x08001f65
 8001b90:	08001d95 	.word	0x08001d95
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b94:	4bb9      	ldr	r3, [pc, #740]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0x358>)
 8001b96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001b9a:	e1e7      	b.n	8001f6c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b9c:	4bb8      	ldr	r3, [pc, #736]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001b9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001ba2:	e1e3      	b.n	8001f6c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ba4:	4bb4      	ldr	r3, [pc, #720]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x354>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001bac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bb0:	4bb1      	ldr	r3, [pc, #708]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d071      	beq.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bbc:	4bae      	ldr	r3, [pc, #696]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	099b      	lsrs	r3, r3, #6
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001bc8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001bcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001bd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bd4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001bd8:	2300      	movs	r3, #0
 8001bda:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001bde:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001be2:	4622      	mov	r2, r4
 8001be4:	462b      	mov	r3, r5
 8001be6:	f04f 0000 	mov.w	r0, #0
 8001bea:	f04f 0100 	mov.w	r1, #0
 8001bee:	0159      	lsls	r1, r3, #5
 8001bf0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bf4:	0150      	lsls	r0, r2, #5
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	4621      	mov	r1, r4
 8001bfc:	1a51      	subs	r1, r2, r1
 8001bfe:	6439      	str	r1, [r7, #64]	@ 0x40
 8001c00:	4629      	mov	r1, r5
 8001c02:	eb63 0301 	sbc.w	r3, r3, r1
 8001c06:	647b      	str	r3, [r7, #68]	@ 0x44
 8001c08:	f04f 0200 	mov.w	r2, #0
 8001c0c:	f04f 0300 	mov.w	r3, #0
 8001c10:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001c14:	4649      	mov	r1, r9
 8001c16:	018b      	lsls	r3, r1, #6
 8001c18:	4641      	mov	r1, r8
 8001c1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c1e:	4641      	mov	r1, r8
 8001c20:	018a      	lsls	r2, r1, #6
 8001c22:	4641      	mov	r1, r8
 8001c24:	1a51      	subs	r1, r2, r1
 8001c26:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001c28:	4649      	mov	r1, r9
 8001c2a:	eb63 0301 	sbc.w	r3, r3, r1
 8001c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c30:	f04f 0200 	mov.w	r2, #0
 8001c34:	f04f 0300 	mov.w	r3, #0
 8001c38:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001c3c:	4649      	mov	r1, r9
 8001c3e:	00cb      	lsls	r3, r1, #3
 8001c40:	4641      	mov	r1, r8
 8001c42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c46:	4641      	mov	r1, r8
 8001c48:	00ca      	lsls	r2, r1, #3
 8001c4a:	4610      	mov	r0, r2
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4603      	mov	r3, r0
 8001c50:	4622      	mov	r2, r4
 8001c52:	189b      	adds	r3, r3, r2
 8001c54:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c56:	462b      	mov	r3, r5
 8001c58:	460a      	mov	r2, r1
 8001c5a:	eb42 0303 	adc.w	r3, r2, r3
 8001c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c60:	f04f 0200 	mov.w	r2, #0
 8001c64:	f04f 0300 	mov.w	r3, #0
 8001c68:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001c6c:	4629      	mov	r1, r5
 8001c6e:	024b      	lsls	r3, r1, #9
 8001c70:	4621      	mov	r1, r4
 8001c72:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c76:	4621      	mov	r1, r4
 8001c78:	024a      	lsls	r2, r1, #9
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c82:	2200      	movs	r2, #0
 8001c84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001c88:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001c8c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001c90:	f7fe fb0e 	bl	80002b0 <__aeabi_uldivmod>
 8001c94:	4602      	mov	r2, r0
 8001c96:	460b      	mov	r3, r1
 8001c98:	4613      	mov	r3, r2
 8001c9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001c9e:	e067      	b.n	8001d70 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ca0:	4b75      	ldr	r3, [pc, #468]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x354>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	099b      	lsrs	r3, r3, #6
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001cac:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001cb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001cb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cb8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001cba:	2300      	movs	r3, #0
 8001cbc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001cbe:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001cc2:	4622      	mov	r2, r4
 8001cc4:	462b      	mov	r3, r5
 8001cc6:	f04f 0000 	mov.w	r0, #0
 8001cca:	f04f 0100 	mov.w	r1, #0
 8001cce:	0159      	lsls	r1, r3, #5
 8001cd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cd4:	0150      	lsls	r0, r2, #5
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	4621      	mov	r1, r4
 8001cdc:	1a51      	subs	r1, r2, r1
 8001cde:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001ce0:	4629      	mov	r1, r5
 8001ce2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ce8:	f04f 0200 	mov.w	r2, #0
 8001cec:	f04f 0300 	mov.w	r3, #0
 8001cf0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001cf4:	4649      	mov	r1, r9
 8001cf6:	018b      	lsls	r3, r1, #6
 8001cf8:	4641      	mov	r1, r8
 8001cfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cfe:	4641      	mov	r1, r8
 8001d00:	018a      	lsls	r2, r1, #6
 8001d02:	4641      	mov	r1, r8
 8001d04:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d08:	4649      	mov	r1, r9
 8001d0a:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d0e:	f04f 0200 	mov.w	r2, #0
 8001d12:	f04f 0300 	mov.w	r3, #0
 8001d16:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001d1a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001d1e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001d22:	4692      	mov	sl, r2
 8001d24:	469b      	mov	fp, r3
 8001d26:	4623      	mov	r3, r4
 8001d28:	eb1a 0303 	adds.w	r3, sl, r3
 8001d2c:	623b      	str	r3, [r7, #32]
 8001d2e:	462b      	mov	r3, r5
 8001d30:	eb4b 0303 	adc.w	r3, fp, r3
 8001d34:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	f04f 0300 	mov.w	r3, #0
 8001d3e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001d42:	4629      	mov	r1, r5
 8001d44:	028b      	lsls	r3, r1, #10
 8001d46:	4621      	mov	r1, r4
 8001d48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d4c:	4621      	mov	r1, r4
 8001d4e:	028a      	lsls	r2, r1, #10
 8001d50:	4610      	mov	r0, r2
 8001d52:	4619      	mov	r1, r3
 8001d54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d58:	2200      	movs	r2, #0
 8001d5a:	673b      	str	r3, [r7, #112]	@ 0x70
 8001d5c:	677a      	str	r2, [r7, #116]	@ 0x74
 8001d5e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001d62:	f7fe faa5 	bl	80002b0 <__aeabi_uldivmod>
 8001d66:	4602      	mov	r2, r0
 8001d68:	460b      	mov	r3, r1
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001d70:	4b41      	ldr	r3, [pc, #260]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	0c1b      	lsrs	r3, r3, #16
 8001d76:	f003 0303 	and.w	r3, r3, #3
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	005b      	lsls	r3, r3, #1
 8001d7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001d82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001d86:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001d92:	e0eb      	b.n	8001f6c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d94:	4b38      	ldr	r3, [pc, #224]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001da0:	4b35      	ldr	r3, [pc, #212]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x354>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d06b      	beq.n	8001e84 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dac:	4b32      	ldr	r3, [pc, #200]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	099b      	lsrs	r3, r3, #6
 8001db2:	2200      	movs	r2, #0
 8001db4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001db6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001db8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001dba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dbe:	663b      	str	r3, [r7, #96]	@ 0x60
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	667b      	str	r3, [r7, #100]	@ 0x64
 8001dc4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001dc8:	4622      	mov	r2, r4
 8001dca:	462b      	mov	r3, r5
 8001dcc:	f04f 0000 	mov.w	r0, #0
 8001dd0:	f04f 0100 	mov.w	r1, #0
 8001dd4:	0159      	lsls	r1, r3, #5
 8001dd6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dda:	0150      	lsls	r0, r2, #5
 8001ddc:	4602      	mov	r2, r0
 8001dde:	460b      	mov	r3, r1
 8001de0:	4621      	mov	r1, r4
 8001de2:	1a51      	subs	r1, r2, r1
 8001de4:	61b9      	str	r1, [r7, #24]
 8001de6:	4629      	mov	r1, r5
 8001de8:	eb63 0301 	sbc.w	r3, r3, r1
 8001dec:	61fb      	str	r3, [r7, #28]
 8001dee:	f04f 0200 	mov.w	r2, #0
 8001df2:	f04f 0300 	mov.w	r3, #0
 8001df6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001dfa:	4659      	mov	r1, fp
 8001dfc:	018b      	lsls	r3, r1, #6
 8001dfe:	4651      	mov	r1, sl
 8001e00:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e04:	4651      	mov	r1, sl
 8001e06:	018a      	lsls	r2, r1, #6
 8001e08:	4651      	mov	r1, sl
 8001e0a:	ebb2 0801 	subs.w	r8, r2, r1
 8001e0e:	4659      	mov	r1, fp
 8001e10:	eb63 0901 	sbc.w	r9, r3, r1
 8001e14:	f04f 0200 	mov.w	r2, #0
 8001e18:	f04f 0300 	mov.w	r3, #0
 8001e1c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e20:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e24:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e28:	4690      	mov	r8, r2
 8001e2a:	4699      	mov	r9, r3
 8001e2c:	4623      	mov	r3, r4
 8001e2e:	eb18 0303 	adds.w	r3, r8, r3
 8001e32:	613b      	str	r3, [r7, #16]
 8001e34:	462b      	mov	r3, r5
 8001e36:	eb49 0303 	adc.w	r3, r9, r3
 8001e3a:	617b      	str	r3, [r7, #20]
 8001e3c:	f04f 0200 	mov.w	r2, #0
 8001e40:	f04f 0300 	mov.w	r3, #0
 8001e44:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001e48:	4629      	mov	r1, r5
 8001e4a:	024b      	lsls	r3, r1, #9
 8001e4c:	4621      	mov	r1, r4
 8001e4e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e52:	4621      	mov	r1, r4
 8001e54:	024a      	lsls	r2, r1, #9
 8001e56:	4610      	mov	r0, r2
 8001e58:	4619      	mov	r1, r3
 8001e5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e5e:	2200      	movs	r2, #0
 8001e60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001e62:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001e64:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001e68:	f7fe fa22 	bl	80002b0 <__aeabi_uldivmod>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	4613      	mov	r3, r2
 8001e72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001e76:	e065      	b.n	8001f44 <HAL_RCC_GetSysClockFreq+0x420>
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	00f42400 	.word	0x00f42400
 8001e80:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e84:	4b3d      	ldr	r3, [pc, #244]	@ (8001f7c <HAL_RCC_GetSysClockFreq+0x458>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	099b      	lsrs	r3, r3, #6
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	4611      	mov	r1, r2
 8001e90:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001e94:	653b      	str	r3, [r7, #80]	@ 0x50
 8001e96:	2300      	movs	r3, #0
 8001e98:	657b      	str	r3, [r7, #84]	@ 0x54
 8001e9a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001e9e:	4642      	mov	r2, r8
 8001ea0:	464b      	mov	r3, r9
 8001ea2:	f04f 0000 	mov.w	r0, #0
 8001ea6:	f04f 0100 	mov.w	r1, #0
 8001eaa:	0159      	lsls	r1, r3, #5
 8001eac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001eb0:	0150      	lsls	r0, r2, #5
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	4641      	mov	r1, r8
 8001eb8:	1a51      	subs	r1, r2, r1
 8001eba:	60b9      	str	r1, [r7, #8]
 8001ebc:	4649      	mov	r1, r9
 8001ebe:	eb63 0301 	sbc.w	r3, r3, r1
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	f04f 0200 	mov.w	r2, #0
 8001ec8:	f04f 0300 	mov.w	r3, #0
 8001ecc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001ed0:	4659      	mov	r1, fp
 8001ed2:	018b      	lsls	r3, r1, #6
 8001ed4:	4651      	mov	r1, sl
 8001ed6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eda:	4651      	mov	r1, sl
 8001edc:	018a      	lsls	r2, r1, #6
 8001ede:	4651      	mov	r1, sl
 8001ee0:	1a54      	subs	r4, r2, r1
 8001ee2:	4659      	mov	r1, fp
 8001ee4:	eb63 0501 	sbc.w	r5, r3, r1
 8001ee8:	f04f 0200 	mov.w	r2, #0
 8001eec:	f04f 0300 	mov.w	r3, #0
 8001ef0:	00eb      	lsls	r3, r5, #3
 8001ef2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ef6:	00e2      	lsls	r2, r4, #3
 8001ef8:	4614      	mov	r4, r2
 8001efa:	461d      	mov	r5, r3
 8001efc:	4643      	mov	r3, r8
 8001efe:	18e3      	adds	r3, r4, r3
 8001f00:	603b      	str	r3, [r7, #0]
 8001f02:	464b      	mov	r3, r9
 8001f04:	eb45 0303 	adc.w	r3, r5, r3
 8001f08:	607b      	str	r3, [r7, #4]
 8001f0a:	f04f 0200 	mov.w	r2, #0
 8001f0e:	f04f 0300 	mov.w	r3, #0
 8001f12:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f16:	4629      	mov	r1, r5
 8001f18:	028b      	lsls	r3, r1, #10
 8001f1a:	4621      	mov	r1, r4
 8001f1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f20:	4621      	mov	r1, r4
 8001f22:	028a      	lsls	r2, r1, #10
 8001f24:	4610      	mov	r0, r2
 8001f26:	4619      	mov	r1, r3
 8001f28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f30:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001f32:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001f36:	f7fe f9bb 	bl	80002b0 <__aeabi_uldivmod>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	4613      	mov	r3, r2
 8001f40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001f44:	4b0d      	ldr	r3, [pc, #52]	@ (8001f7c <HAL_RCC_GetSysClockFreq+0x458>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	0f1b      	lsrs	r3, r3, #28
 8001f4a:	f003 0307 	and.w	r3, r3, #7
 8001f4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001f52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001f56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001f62:	e003      	b.n	8001f6c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f64:	4b06      	ldr	r3, [pc, #24]	@ (8001f80 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001f66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001f6a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f6c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	37b8      	adds	r7, #184	@ 0xb8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f7a:	bf00      	nop
 8001f7c:	40023800 	.word	0x40023800
 8001f80:	00f42400 	.word	0x00f42400

08001f84 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e28d      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f000 8083 	beq.w	80020aa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001fa4:	4b94      	ldr	r3, [pc, #592]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	f003 030c 	and.w	r3, r3, #12
 8001fac:	2b04      	cmp	r3, #4
 8001fae:	d019      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001fb0:	4b91      	ldr	r3, [pc, #580]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	f003 030c 	and.w	r3, r3, #12
        || \
 8001fb8:	2b08      	cmp	r3, #8
 8001fba:	d106      	bne.n	8001fca <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001fbc:	4b8e      	ldr	r3, [pc, #568]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001fc8:	d00c      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fca:	4b8b      	ldr	r3, [pc, #556]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001fd2:	2b0c      	cmp	r3, #12
 8001fd4:	d112      	bne.n	8001ffc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fd6:	4b88      	ldr	r3, [pc, #544]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001fe2:	d10b      	bne.n	8001ffc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe4:	4b84      	ldr	r3, [pc, #528]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d05b      	beq.n	80020a8 <HAL_RCC_OscConfig+0x124>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d157      	bne.n	80020a8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e25a      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002004:	d106      	bne.n	8002014 <HAL_RCC_OscConfig+0x90>
 8002006:	4b7c      	ldr	r3, [pc, #496]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a7b      	ldr	r2, [pc, #492]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 800200c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002010:	6013      	str	r3, [r2, #0]
 8002012:	e01d      	b.n	8002050 <HAL_RCC_OscConfig+0xcc>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800201c:	d10c      	bne.n	8002038 <HAL_RCC_OscConfig+0xb4>
 800201e:	4b76      	ldr	r3, [pc, #472]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a75      	ldr	r2, [pc, #468]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8002024:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002028:	6013      	str	r3, [r2, #0]
 800202a:	4b73      	ldr	r3, [pc, #460]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a72      	ldr	r2, [pc, #456]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8002030:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002034:	6013      	str	r3, [r2, #0]
 8002036:	e00b      	b.n	8002050 <HAL_RCC_OscConfig+0xcc>
 8002038:	4b6f      	ldr	r3, [pc, #444]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a6e      	ldr	r2, [pc, #440]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 800203e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002042:	6013      	str	r3, [r2, #0]
 8002044:	4b6c      	ldr	r3, [pc, #432]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a6b      	ldr	r2, [pc, #428]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 800204a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800204e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d013      	beq.n	8002080 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002058:	f7ff f8fc 	bl	8001254 <HAL_GetTick>
 800205c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800205e:	e008      	b.n	8002072 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002060:	f7ff f8f8 	bl	8001254 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b64      	cmp	r3, #100	@ 0x64
 800206c:	d901      	bls.n	8002072 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e21f      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002072:	4b61      	ldr	r3, [pc, #388]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d0f0      	beq.n	8002060 <HAL_RCC_OscConfig+0xdc>
 800207e:	e014      	b.n	80020aa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002080:	f7ff f8e8 	bl	8001254 <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002086:	e008      	b.n	800209a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002088:	f7ff f8e4 	bl	8001254 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b64      	cmp	r3, #100	@ 0x64
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e20b      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209a:	4b57      	ldr	r3, [pc, #348]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1f0      	bne.n	8002088 <HAL_RCC_OscConfig+0x104>
 80020a6:	e000      	b.n	80020aa <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d06f      	beq.n	8002196 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80020b6:	4b50      	ldr	r3, [pc, #320]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f003 030c 	and.w	r3, r3, #12
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d017      	beq.n	80020f2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80020c2:	4b4d      	ldr	r3, [pc, #308]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f003 030c 	and.w	r3, r3, #12
        || \
 80020ca:	2b08      	cmp	r3, #8
 80020cc:	d105      	bne.n	80020da <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80020ce:	4b4a      	ldr	r3, [pc, #296]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d00b      	beq.n	80020f2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020da:	4b47      	ldr	r3, [pc, #284]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80020e2:	2b0c      	cmp	r3, #12
 80020e4:	d11c      	bne.n	8002120 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020e6:	4b44      	ldr	r3, [pc, #272]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d116      	bne.n	8002120 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020f2:	4b41      	ldr	r3, [pc, #260]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d005      	beq.n	800210a <HAL_RCC_OscConfig+0x186>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	2b01      	cmp	r3, #1
 8002104:	d001      	beq.n	800210a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e1d3      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800210a:	4b3b      	ldr	r3, [pc, #236]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	00db      	lsls	r3, r3, #3
 8002118:	4937      	ldr	r1, [pc, #220]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 800211a:	4313      	orrs	r3, r2
 800211c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800211e:	e03a      	b.n	8002196 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d020      	beq.n	800216a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002128:	4b34      	ldr	r3, [pc, #208]	@ (80021fc <HAL_RCC_OscConfig+0x278>)
 800212a:	2201      	movs	r2, #1
 800212c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800212e:	f7ff f891 	bl	8001254 <HAL_GetTick>
 8002132:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002134:	e008      	b.n	8002148 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002136:	f7ff f88d 	bl	8001254 <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d901      	bls.n	8002148 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e1b4      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002148:	4b2b      	ldr	r3, [pc, #172]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0302 	and.w	r3, r3, #2
 8002150:	2b00      	cmp	r3, #0
 8002152:	d0f0      	beq.n	8002136 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002154:	4b28      	ldr	r3, [pc, #160]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	4925      	ldr	r1, [pc, #148]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 8002164:	4313      	orrs	r3, r2
 8002166:	600b      	str	r3, [r1, #0]
 8002168:	e015      	b.n	8002196 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800216a:	4b24      	ldr	r3, [pc, #144]	@ (80021fc <HAL_RCC_OscConfig+0x278>)
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002170:	f7ff f870 	bl	8001254 <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002176:	e008      	b.n	800218a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002178:	f7ff f86c 	bl	8001254 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e193      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800218a:	4b1b      	ldr	r3, [pc, #108]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1f0      	bne.n	8002178 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0308 	and.w	r3, r3, #8
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d036      	beq.n	8002210 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	695b      	ldr	r3, [r3, #20]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d016      	beq.n	80021d8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021aa:	4b15      	ldr	r3, [pc, #84]	@ (8002200 <HAL_RCC_OscConfig+0x27c>)
 80021ac:	2201      	movs	r2, #1
 80021ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021b0:	f7ff f850 	bl	8001254 <HAL_GetTick>
 80021b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021b6:	e008      	b.n	80021ca <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021b8:	f7ff f84c 	bl	8001254 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e173      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ca:	4b0b      	ldr	r3, [pc, #44]	@ (80021f8 <HAL_RCC_OscConfig+0x274>)
 80021cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021ce:	f003 0302 	and.w	r3, r3, #2
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d0f0      	beq.n	80021b8 <HAL_RCC_OscConfig+0x234>
 80021d6:	e01b      	b.n	8002210 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021d8:	4b09      	ldr	r3, [pc, #36]	@ (8002200 <HAL_RCC_OscConfig+0x27c>)
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021de:	f7ff f839 	bl	8001254 <HAL_GetTick>
 80021e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021e4:	e00e      	b.n	8002204 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021e6:	f7ff f835 	bl	8001254 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d907      	bls.n	8002204 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e15c      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
 80021f8:	40023800 	.word	0x40023800
 80021fc:	42470000 	.word	0x42470000
 8002200:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002204:	4b8a      	ldr	r3, [pc, #552]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002206:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d1ea      	bne.n	80021e6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0304 	and.w	r3, r3, #4
 8002218:	2b00      	cmp	r3, #0
 800221a:	f000 8097 	beq.w	800234c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800221e:	2300      	movs	r3, #0
 8002220:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002222:	4b83      	ldr	r3, [pc, #524]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002226:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d10f      	bne.n	800224e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	60bb      	str	r3, [r7, #8]
 8002232:	4b7f      	ldr	r3, [pc, #508]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002236:	4a7e      	ldr	r2, [pc, #504]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002238:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800223c:	6413      	str	r3, [r2, #64]	@ 0x40
 800223e:	4b7c      	ldr	r3, [pc, #496]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002242:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002246:	60bb      	str	r3, [r7, #8]
 8002248:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800224a:	2301      	movs	r3, #1
 800224c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800224e:	4b79      	ldr	r3, [pc, #484]	@ (8002434 <HAL_RCC_OscConfig+0x4b0>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002256:	2b00      	cmp	r3, #0
 8002258:	d118      	bne.n	800228c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800225a:	4b76      	ldr	r3, [pc, #472]	@ (8002434 <HAL_RCC_OscConfig+0x4b0>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a75      	ldr	r2, [pc, #468]	@ (8002434 <HAL_RCC_OscConfig+0x4b0>)
 8002260:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002264:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002266:	f7fe fff5 	bl	8001254 <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800226c:	e008      	b.n	8002280 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800226e:	f7fe fff1 	bl	8001254 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e118      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002280:	4b6c      	ldr	r3, [pc, #432]	@ (8002434 <HAL_RCC_OscConfig+0x4b0>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002288:	2b00      	cmp	r3, #0
 800228a:	d0f0      	beq.n	800226e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	2b01      	cmp	r3, #1
 8002292:	d106      	bne.n	80022a2 <HAL_RCC_OscConfig+0x31e>
 8002294:	4b66      	ldr	r3, [pc, #408]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002298:	4a65      	ldr	r2, [pc, #404]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 800229a:	f043 0301 	orr.w	r3, r3, #1
 800229e:	6713      	str	r3, [r2, #112]	@ 0x70
 80022a0:	e01c      	b.n	80022dc <HAL_RCC_OscConfig+0x358>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	2b05      	cmp	r3, #5
 80022a8:	d10c      	bne.n	80022c4 <HAL_RCC_OscConfig+0x340>
 80022aa:	4b61      	ldr	r3, [pc, #388]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 80022ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ae:	4a60      	ldr	r2, [pc, #384]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 80022b0:	f043 0304 	orr.w	r3, r3, #4
 80022b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80022b6:	4b5e      	ldr	r3, [pc, #376]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 80022b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ba:	4a5d      	ldr	r2, [pc, #372]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 80022bc:	f043 0301 	orr.w	r3, r3, #1
 80022c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80022c2:	e00b      	b.n	80022dc <HAL_RCC_OscConfig+0x358>
 80022c4:	4b5a      	ldr	r3, [pc, #360]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 80022c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022c8:	4a59      	ldr	r2, [pc, #356]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 80022ca:	f023 0301 	bic.w	r3, r3, #1
 80022ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80022d0:	4b57      	ldr	r3, [pc, #348]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 80022d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022d4:	4a56      	ldr	r2, [pc, #344]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 80022d6:	f023 0304 	bic.w	r3, r3, #4
 80022da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d015      	beq.n	8002310 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e4:	f7fe ffb6 	bl	8001254 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ea:	e00a      	b.n	8002302 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ec:	f7fe ffb2 	bl	8001254 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e0d7      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002302:	4b4b      	ldr	r3, [pc, #300]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d0ee      	beq.n	80022ec <HAL_RCC_OscConfig+0x368>
 800230e:	e014      	b.n	800233a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002310:	f7fe ffa0 	bl	8001254 <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002316:	e00a      	b.n	800232e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002318:	f7fe ff9c 	bl	8001254 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002326:	4293      	cmp	r3, r2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e0c1      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800232e:	4b40      	ldr	r3, [pc, #256]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1ee      	bne.n	8002318 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800233a:	7dfb      	ldrb	r3, [r7, #23]
 800233c:	2b01      	cmp	r3, #1
 800233e:	d105      	bne.n	800234c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002340:	4b3b      	ldr	r3, [pc, #236]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002344:	4a3a      	ldr	r2, [pc, #232]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002346:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800234a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	699b      	ldr	r3, [r3, #24]
 8002350:	2b00      	cmp	r3, #0
 8002352:	f000 80ad 	beq.w	80024b0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002356:	4b36      	ldr	r3, [pc, #216]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 030c 	and.w	r3, r3, #12
 800235e:	2b08      	cmp	r3, #8
 8002360:	d060      	beq.n	8002424 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	2b02      	cmp	r3, #2
 8002368:	d145      	bne.n	80023f6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800236a:	4b33      	ldr	r3, [pc, #204]	@ (8002438 <HAL_RCC_OscConfig+0x4b4>)
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002370:	f7fe ff70 	bl	8001254 <HAL_GetTick>
 8002374:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002376:	e008      	b.n	800238a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002378:	f7fe ff6c 	bl	8001254 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b02      	cmp	r3, #2
 8002384:	d901      	bls.n	800238a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e093      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800238a:	4b29      	ldr	r3, [pc, #164]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d1f0      	bne.n	8002378 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	69da      	ldr	r2, [r3, #28]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a1b      	ldr	r3, [r3, #32]
 800239e:	431a      	orrs	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a4:	019b      	lsls	r3, r3, #6
 80023a6:	431a      	orrs	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ac:	085b      	lsrs	r3, r3, #1
 80023ae:	3b01      	subs	r3, #1
 80023b0:	041b      	lsls	r3, r3, #16
 80023b2:	431a      	orrs	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b8:	061b      	lsls	r3, r3, #24
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c0:	071b      	lsls	r3, r3, #28
 80023c2:	491b      	ldr	r1, [pc, #108]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002438 <HAL_RCC_OscConfig+0x4b4>)
 80023ca:	2201      	movs	r2, #1
 80023cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ce:	f7fe ff41 	bl	8001254 <HAL_GetTick>
 80023d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023d4:	e008      	b.n	80023e8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023d6:	f7fe ff3d 	bl	8001254 <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d901      	bls.n	80023e8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e064      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023e8:	4b11      	ldr	r3, [pc, #68]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d0f0      	beq.n	80023d6 <HAL_RCC_OscConfig+0x452>
 80023f4:	e05c      	b.n	80024b0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f6:	4b10      	ldr	r3, [pc, #64]	@ (8002438 <HAL_RCC_OscConfig+0x4b4>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fc:	f7fe ff2a 	bl	8001254 <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002402:	e008      	b.n	8002416 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002404:	f7fe ff26 	bl	8001254 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e04d      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002416:	4b06      	ldr	r3, [pc, #24]	@ (8002430 <HAL_RCC_OscConfig+0x4ac>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d1f0      	bne.n	8002404 <HAL_RCC_OscConfig+0x480>
 8002422:	e045      	b.n	80024b0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d107      	bne.n	800243c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e040      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
 8002430:	40023800 	.word	0x40023800
 8002434:	40007000 	.word	0x40007000
 8002438:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800243c:	4b1f      	ldr	r3, [pc, #124]	@ (80024bc <HAL_RCC_OscConfig+0x538>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	699b      	ldr	r3, [r3, #24]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d030      	beq.n	80024ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002454:	429a      	cmp	r2, r3
 8002456:	d129      	bne.n	80024ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002462:	429a      	cmp	r2, r3
 8002464:	d122      	bne.n	80024ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800246c:	4013      	ands	r3, r2
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002472:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002474:	4293      	cmp	r3, r2
 8002476:	d119      	bne.n	80024ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002482:	085b      	lsrs	r3, r3, #1
 8002484:	3b01      	subs	r3, #1
 8002486:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002488:	429a      	cmp	r2, r3
 800248a:	d10f      	bne.n	80024ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002496:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002498:	429a      	cmp	r2, r3
 800249a:	d107      	bne.n	80024ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d001      	beq.n	80024b0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e000      	b.n	80024b2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3718      	adds	r7, #24
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40023800 	.word	0x40023800

080024c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e041      	b.n	8002556 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d106      	bne.n	80024ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f7fe fc30 	bl	8000d4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2202      	movs	r2, #2
 80024f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	3304      	adds	r3, #4
 80024fc:	4619      	mov	r1, r3
 80024fe:	4610      	mov	r0, r2
 8002500:	f000 fd96 	bl	8003030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2201      	movs	r2, #1
 8002528:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
	...

08002560 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800256e:	b2db      	uxtb	r3, r3
 8002570:	2b01      	cmp	r3, #1
 8002572:	d001      	beq.n	8002578 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e04e      	b.n	8002616 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2202      	movs	r2, #2
 800257c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68da      	ldr	r2, [r3, #12]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0201 	orr.w	r2, r2, #1
 800258e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a23      	ldr	r2, [pc, #140]	@ (8002624 <HAL_TIM_Base_Start_IT+0xc4>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d022      	beq.n	80025e0 <HAL_TIM_Base_Start_IT+0x80>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025a2:	d01d      	beq.n	80025e0 <HAL_TIM_Base_Start_IT+0x80>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a1f      	ldr	r2, [pc, #124]	@ (8002628 <HAL_TIM_Base_Start_IT+0xc8>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d018      	beq.n	80025e0 <HAL_TIM_Base_Start_IT+0x80>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a1e      	ldr	r2, [pc, #120]	@ (800262c <HAL_TIM_Base_Start_IT+0xcc>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d013      	beq.n	80025e0 <HAL_TIM_Base_Start_IT+0x80>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a1c      	ldr	r2, [pc, #112]	@ (8002630 <HAL_TIM_Base_Start_IT+0xd0>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d00e      	beq.n	80025e0 <HAL_TIM_Base_Start_IT+0x80>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a1b      	ldr	r2, [pc, #108]	@ (8002634 <HAL_TIM_Base_Start_IT+0xd4>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d009      	beq.n	80025e0 <HAL_TIM_Base_Start_IT+0x80>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a19      	ldr	r2, [pc, #100]	@ (8002638 <HAL_TIM_Base_Start_IT+0xd8>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d004      	beq.n	80025e0 <HAL_TIM_Base_Start_IT+0x80>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a18      	ldr	r2, [pc, #96]	@ (800263c <HAL_TIM_Base_Start_IT+0xdc>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d111      	bne.n	8002604 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f003 0307 	and.w	r3, r3, #7
 80025ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	2b06      	cmp	r3, #6
 80025f0:	d010      	beq.n	8002614 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f042 0201 	orr.w	r2, r2, #1
 8002600:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002602:	e007      	b.n	8002614 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f042 0201 	orr.w	r2, r2, #1
 8002612:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3714      	adds	r7, #20
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	40010000 	.word	0x40010000
 8002628:	40000400 	.word	0x40000400
 800262c:	40000800 	.word	0x40000800
 8002630:	40000c00 	.word	0x40000c00
 8002634:	40010400 	.word	0x40010400
 8002638:	40014000 	.word	0x40014000
 800263c:	40001800 	.word	0x40001800

08002640 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e041      	b.n	80026d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002658:	b2db      	uxtb	r3, r3
 800265a:	2b00      	cmp	r3, #0
 800265c:	d106      	bne.n	800266c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f839 	bl	80026de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2202      	movs	r2, #2
 8002670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	3304      	adds	r3, #4
 800267c:	4619      	mov	r1, r3
 800267e:	4610      	mov	r0, r2
 8002680:	f000 fcd6 	bl	8003030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2201      	movs	r2, #1
 80026a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80026de:	b480      	push	{r7}
 80026e0:	b083      	sub	sp, #12
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80026e6:	bf00      	nop
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
	...

080026f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d109      	bne.n	8002718 <HAL_TIM_PWM_Start+0x24>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b01      	cmp	r3, #1
 800270e:	bf14      	ite	ne
 8002710:	2301      	movne	r3, #1
 8002712:	2300      	moveq	r3, #0
 8002714:	b2db      	uxtb	r3, r3
 8002716:	e022      	b.n	800275e <HAL_TIM_PWM_Start+0x6a>
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	2b04      	cmp	r3, #4
 800271c:	d109      	bne.n	8002732 <HAL_TIM_PWM_Start+0x3e>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b01      	cmp	r3, #1
 8002728:	bf14      	ite	ne
 800272a:	2301      	movne	r3, #1
 800272c:	2300      	moveq	r3, #0
 800272e:	b2db      	uxtb	r3, r3
 8002730:	e015      	b.n	800275e <HAL_TIM_PWM_Start+0x6a>
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	2b08      	cmp	r3, #8
 8002736:	d109      	bne.n	800274c <HAL_TIM_PWM_Start+0x58>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800273e:	b2db      	uxtb	r3, r3
 8002740:	2b01      	cmp	r3, #1
 8002742:	bf14      	ite	ne
 8002744:	2301      	movne	r3, #1
 8002746:	2300      	moveq	r3, #0
 8002748:	b2db      	uxtb	r3, r3
 800274a:	e008      	b.n	800275e <HAL_TIM_PWM_Start+0x6a>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002752:	b2db      	uxtb	r3, r3
 8002754:	2b01      	cmp	r3, #1
 8002756:	bf14      	ite	ne
 8002758:	2301      	movne	r3, #1
 800275a:	2300      	moveq	r3, #0
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e07c      	b.n	8002860 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d104      	bne.n	8002776 <HAL_TIM_PWM_Start+0x82>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2202      	movs	r2, #2
 8002770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002774:	e013      	b.n	800279e <HAL_TIM_PWM_Start+0xaa>
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	2b04      	cmp	r3, #4
 800277a:	d104      	bne.n	8002786 <HAL_TIM_PWM_Start+0x92>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2202      	movs	r2, #2
 8002780:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002784:	e00b      	b.n	800279e <HAL_TIM_PWM_Start+0xaa>
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	2b08      	cmp	r3, #8
 800278a:	d104      	bne.n	8002796 <HAL_TIM_PWM_Start+0xa2>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2202      	movs	r2, #2
 8002790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002794:	e003      	b.n	800279e <HAL_TIM_PWM_Start+0xaa>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2202      	movs	r2, #2
 800279a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2201      	movs	r2, #1
 80027a4:	6839      	ldr	r1, [r7, #0]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f000 ff32 	bl	8003610 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a2d      	ldr	r2, [pc, #180]	@ (8002868 <HAL_TIM_PWM_Start+0x174>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d004      	beq.n	80027c0 <HAL_TIM_PWM_Start+0xcc>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a2c      	ldr	r2, [pc, #176]	@ (800286c <HAL_TIM_PWM_Start+0x178>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d101      	bne.n	80027c4 <HAL_TIM_PWM_Start+0xd0>
 80027c0:	2301      	movs	r3, #1
 80027c2:	e000      	b.n	80027c6 <HAL_TIM_PWM_Start+0xd2>
 80027c4:	2300      	movs	r3, #0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d007      	beq.n	80027da <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a22      	ldr	r2, [pc, #136]	@ (8002868 <HAL_TIM_PWM_Start+0x174>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d022      	beq.n	800282a <HAL_TIM_PWM_Start+0x136>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027ec:	d01d      	beq.n	800282a <HAL_TIM_PWM_Start+0x136>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002870 <HAL_TIM_PWM_Start+0x17c>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d018      	beq.n	800282a <HAL_TIM_PWM_Start+0x136>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002874 <HAL_TIM_PWM_Start+0x180>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d013      	beq.n	800282a <HAL_TIM_PWM_Start+0x136>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a1c      	ldr	r2, [pc, #112]	@ (8002878 <HAL_TIM_PWM_Start+0x184>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d00e      	beq.n	800282a <HAL_TIM_PWM_Start+0x136>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a16      	ldr	r2, [pc, #88]	@ (800286c <HAL_TIM_PWM_Start+0x178>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d009      	beq.n	800282a <HAL_TIM_PWM_Start+0x136>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a18      	ldr	r2, [pc, #96]	@ (800287c <HAL_TIM_PWM_Start+0x188>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d004      	beq.n	800282a <HAL_TIM_PWM_Start+0x136>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a16      	ldr	r2, [pc, #88]	@ (8002880 <HAL_TIM_PWM_Start+0x18c>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d111      	bne.n	800284e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f003 0307 	and.w	r3, r3, #7
 8002834:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2b06      	cmp	r3, #6
 800283a:	d010      	beq.n	800285e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f042 0201 	orr.w	r2, r2, #1
 800284a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800284c:	e007      	b.n	800285e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f042 0201 	orr.w	r2, r2, #1
 800285c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	3710      	adds	r7, #16
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	40010000 	.word	0x40010000
 800286c:	40010400 	.word	0x40010400
 8002870:	40000400 	.word	0x40000400
 8002874:	40000800 	.word	0x40000800
 8002878:	40000c00 	.word	0x40000c00
 800287c:	40014000 	.word	0x40014000
 8002880:	40001800 	.word	0x40001800

08002884 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e097      	b.n	80029c8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d106      	bne.n	80028b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	f7fe fa89 	bl	8000dc4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2202      	movs	r2, #2
 80028b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	6812      	ldr	r2, [r2, #0]
 80028c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80028c8:	f023 0307 	bic.w	r3, r3, #7
 80028cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	3304      	adds	r3, #4
 80028d6:	4619      	mov	r1, r3
 80028d8:	4610      	mov	r0, r2
 80028da:	f000 fba9 	bl	8003030 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002906:	f023 0303 	bic.w	r3, r3, #3
 800290a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	689a      	ldr	r2, [r3, #8]
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	021b      	lsls	r3, r3, #8
 8002916:	4313      	orrs	r3, r2
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	4313      	orrs	r3, r2
 800291c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002924:	f023 030c 	bic.w	r3, r3, #12
 8002928:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002930:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002934:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	68da      	ldr	r2, [r3, #12]
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	69db      	ldr	r3, [r3, #28]
 800293e:	021b      	lsls	r3, r3, #8
 8002940:	4313      	orrs	r3, r2
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	4313      	orrs	r3, r2
 8002946:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	691b      	ldr	r3, [r3, #16]
 800294c:	011a      	lsls	r2, r3, #4
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	031b      	lsls	r3, r3, #12
 8002954:	4313      	orrs	r3, r2
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	4313      	orrs	r3, r2
 800295a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002962:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800296a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	011b      	lsls	r3, r3, #4
 8002976:	4313      	orrs	r3, r2
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	4313      	orrs	r3, r2
 800297c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68fa      	ldr	r2, [r7, #12]
 8002994:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3718      	adds	r7, #24
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80029e0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80029e8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80029f0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80029f8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d110      	bne.n	8002a22 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a00:	7bfb      	ldrb	r3, [r7, #15]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d102      	bne.n	8002a0c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002a06:	7b7b      	ldrb	r3, [r7, #13]
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d001      	beq.n	8002a10 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e069      	b.n	8002ae4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2202      	movs	r2, #2
 8002a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a20:	e031      	b.n	8002a86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	2b04      	cmp	r3, #4
 8002a26:	d110      	bne.n	8002a4a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a28:	7bbb      	ldrb	r3, [r7, #14]
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d102      	bne.n	8002a34 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002a2e:	7b3b      	ldrb	r3, [r7, #12]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d001      	beq.n	8002a38 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e055      	b.n	8002ae4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2202      	movs	r2, #2
 8002a3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2202      	movs	r2, #2
 8002a44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a48:	e01d      	b.n	8002a86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d108      	bne.n	8002a62 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a50:	7bbb      	ldrb	r3, [r7, #14]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d105      	bne.n	8002a62 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a56:	7b7b      	ldrb	r3, [r7, #13]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d102      	bne.n	8002a62 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002a5c:	7b3b      	ldrb	r3, [r7, #12]
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d001      	beq.n	8002a66 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e03e      	b.n	8002ae4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2202      	movs	r2, #2
 8002a6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2202      	movs	r2, #2
 8002a72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2202      	movs	r2, #2
 8002a7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2202      	movs	r2, #2
 8002a82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d003      	beq.n	8002a94 <HAL_TIM_Encoder_Start+0xc4>
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	d008      	beq.n	8002aa4 <HAL_TIM_Encoder_Start+0xd4>
 8002a92:	e00f      	b.n	8002ab4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	2100      	movs	r1, #0
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f000 fdb7 	bl	8003610 <TIM_CCxChannelCmd>
      break;
 8002aa2:	e016      	b.n	8002ad2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	2104      	movs	r1, #4
 8002aac:	4618      	mov	r0, r3
 8002aae:	f000 fdaf 	bl	8003610 <TIM_CCxChannelCmd>
      break;
 8002ab2:	e00e      	b.n	8002ad2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	2100      	movs	r1, #0
 8002abc:	4618      	mov	r0, r3
 8002abe:	f000 fda7 	bl	8003610 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	2104      	movs	r1, #4
 8002aca:	4618      	mov	r0, r3
 8002acc:	f000 fda0 	bl	8003610 <TIM_CCxChannelCmd>
      break;
 8002ad0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f042 0201 	orr.w	r2, r2, #1
 8002ae0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3710      	adds	r7, #16
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d020      	beq.n	8002b50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d01b      	beq.n	8002b50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f06f 0202 	mvn.w	r2, #2
 8002b20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2201      	movs	r2, #1
 8002b26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	f003 0303 	and.w	r3, r3, #3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d003      	beq.n	8002b3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 fa5b 	bl	8002ff2 <HAL_TIM_IC_CaptureCallback>
 8002b3c:	e005      	b.n	8002b4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f000 fa4d 	bl	8002fde <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 fa5e 	bl	8003006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	f003 0304 	and.w	r3, r3, #4
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d020      	beq.n	8002b9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d01b      	beq.n	8002b9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f06f 0204 	mvn.w	r2, #4
 8002b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2202      	movs	r2, #2
 8002b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	699b      	ldr	r3, [r3, #24]
 8002b7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d003      	beq.n	8002b8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f000 fa35 	bl	8002ff2 <HAL_TIM_IC_CaptureCallback>
 8002b88:	e005      	b.n	8002b96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 fa27 	bl	8002fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f000 fa38 	bl	8003006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	f003 0308 	and.w	r3, r3, #8
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d020      	beq.n	8002be8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f003 0308 	and.w	r3, r3, #8
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d01b      	beq.n	8002be8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f06f 0208 	mvn.w	r2, #8
 8002bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2204      	movs	r2, #4
 8002bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	f003 0303 	and.w	r3, r3, #3
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d003      	beq.n	8002bd6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 fa0f 	bl	8002ff2 <HAL_TIM_IC_CaptureCallback>
 8002bd4:	e005      	b.n	8002be2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 fa01 	bl	8002fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f000 fa12 	bl	8003006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	f003 0310 	and.w	r3, r3, #16
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d020      	beq.n	8002c34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f003 0310 	and.w	r3, r3, #16
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d01b      	beq.n	8002c34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f06f 0210 	mvn.w	r2, #16
 8002c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2208      	movs	r2, #8
 8002c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 f9e9 	bl	8002ff2 <HAL_TIM_IC_CaptureCallback>
 8002c20:	e005      	b.n	8002c2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f000 f9db 	bl	8002fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 f9ec 	bl	8003006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00c      	beq.n	8002c58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f003 0301 	and.w	r3, r3, #1
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d007      	beq.n	8002c58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f06f 0201 	mvn.w	r2, #1
 8002c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f7fd fd84 	bl	8000760 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00c      	beq.n	8002c7c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d007      	beq.n	8002c7c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f000 fd76 	bl	8003768 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00c      	beq.n	8002ca0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d007      	beq.n	8002ca0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f000 f9bd 	bl	800301a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	f003 0320 	and.w	r3, r3, #32
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00c      	beq.n	8002cc4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f003 0320 	and.w	r3, r3, #32
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d007      	beq.n	8002cc4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f06f 0220 	mvn.w	r2, #32
 8002cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 fd48 	bl	8003754 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cc4:	bf00      	nop
 8002cc6:	3710      	adds	r7, #16
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d101      	bne.n	8002cea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	e0ae      	b.n	8002e48 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2b0c      	cmp	r3, #12
 8002cf6:	f200 809f 	bhi.w	8002e38 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8002d00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d00:	08002d35 	.word	0x08002d35
 8002d04:	08002e39 	.word	0x08002e39
 8002d08:	08002e39 	.word	0x08002e39
 8002d0c:	08002e39 	.word	0x08002e39
 8002d10:	08002d75 	.word	0x08002d75
 8002d14:	08002e39 	.word	0x08002e39
 8002d18:	08002e39 	.word	0x08002e39
 8002d1c:	08002e39 	.word	0x08002e39
 8002d20:	08002db7 	.word	0x08002db7
 8002d24:	08002e39 	.word	0x08002e39
 8002d28:	08002e39 	.word	0x08002e39
 8002d2c:	08002e39 	.word	0x08002e39
 8002d30:	08002df7 	.word	0x08002df7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	68b9      	ldr	r1, [r7, #8]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f000 fa1e 	bl	800317c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	699a      	ldr	r2, [r3, #24]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f042 0208 	orr.w	r2, r2, #8
 8002d4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	699a      	ldr	r2, [r3, #24]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f022 0204 	bic.w	r2, r2, #4
 8002d5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6999      	ldr	r1, [r3, #24]
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	691a      	ldr	r2, [r3, #16]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	619a      	str	r2, [r3, #24]
      break;
 8002d72:	e064      	b.n	8002e3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68b9      	ldr	r1, [r7, #8]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 fa6e 	bl	800325c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	699a      	ldr	r2, [r3, #24]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	699a      	ldr	r2, [r3, #24]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6999      	ldr	r1, [r3, #24]
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	021a      	lsls	r2, r3, #8
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	619a      	str	r2, [r3, #24]
      break;
 8002db4:	e043      	b.n	8002e3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68b9      	ldr	r1, [r7, #8]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f000 fac3 	bl	8003348 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	69da      	ldr	r2, [r3, #28]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f042 0208 	orr.w	r2, r2, #8
 8002dd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	69da      	ldr	r2, [r3, #28]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 0204 	bic.w	r2, r2, #4
 8002de0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	69d9      	ldr	r1, [r3, #28]
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	691a      	ldr	r2, [r3, #16]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	430a      	orrs	r2, r1
 8002df2:	61da      	str	r2, [r3, #28]
      break;
 8002df4:	e023      	b.n	8002e3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68b9      	ldr	r1, [r7, #8]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f000 fb17 	bl	8003430 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	69da      	ldr	r2, [r3, #28]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	69da      	ldr	r2, [r3, #28]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	69d9      	ldr	r1, [r3, #28]
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	021a      	lsls	r2, r3, #8
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	430a      	orrs	r2, r1
 8002e34:	61da      	str	r2, [r3, #28]
      break;
 8002e36:	e002      	b.n	8002e3e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	75fb      	strb	r3, [r7, #23]
      break;
 8002e3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002e46:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3718      	adds	r7, #24
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
 8002e58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d101      	bne.n	8002e6c <HAL_TIM_ConfigClockSource+0x1c>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	e0b4      	b.n	8002fd6 <HAL_TIM_ConfigClockSource+0x186>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2202      	movs	r2, #2
 8002e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002e92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68ba      	ldr	r2, [r7, #8]
 8002e9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ea4:	d03e      	beq.n	8002f24 <HAL_TIM_ConfigClockSource+0xd4>
 8002ea6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002eaa:	f200 8087 	bhi.w	8002fbc <HAL_TIM_ConfigClockSource+0x16c>
 8002eae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002eb2:	f000 8086 	beq.w	8002fc2 <HAL_TIM_ConfigClockSource+0x172>
 8002eb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002eba:	d87f      	bhi.n	8002fbc <HAL_TIM_ConfigClockSource+0x16c>
 8002ebc:	2b70      	cmp	r3, #112	@ 0x70
 8002ebe:	d01a      	beq.n	8002ef6 <HAL_TIM_ConfigClockSource+0xa6>
 8002ec0:	2b70      	cmp	r3, #112	@ 0x70
 8002ec2:	d87b      	bhi.n	8002fbc <HAL_TIM_ConfigClockSource+0x16c>
 8002ec4:	2b60      	cmp	r3, #96	@ 0x60
 8002ec6:	d050      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x11a>
 8002ec8:	2b60      	cmp	r3, #96	@ 0x60
 8002eca:	d877      	bhi.n	8002fbc <HAL_TIM_ConfigClockSource+0x16c>
 8002ecc:	2b50      	cmp	r3, #80	@ 0x50
 8002ece:	d03c      	beq.n	8002f4a <HAL_TIM_ConfigClockSource+0xfa>
 8002ed0:	2b50      	cmp	r3, #80	@ 0x50
 8002ed2:	d873      	bhi.n	8002fbc <HAL_TIM_ConfigClockSource+0x16c>
 8002ed4:	2b40      	cmp	r3, #64	@ 0x40
 8002ed6:	d058      	beq.n	8002f8a <HAL_TIM_ConfigClockSource+0x13a>
 8002ed8:	2b40      	cmp	r3, #64	@ 0x40
 8002eda:	d86f      	bhi.n	8002fbc <HAL_TIM_ConfigClockSource+0x16c>
 8002edc:	2b30      	cmp	r3, #48	@ 0x30
 8002ede:	d064      	beq.n	8002faa <HAL_TIM_ConfigClockSource+0x15a>
 8002ee0:	2b30      	cmp	r3, #48	@ 0x30
 8002ee2:	d86b      	bhi.n	8002fbc <HAL_TIM_ConfigClockSource+0x16c>
 8002ee4:	2b20      	cmp	r3, #32
 8002ee6:	d060      	beq.n	8002faa <HAL_TIM_ConfigClockSource+0x15a>
 8002ee8:	2b20      	cmp	r3, #32
 8002eea:	d867      	bhi.n	8002fbc <HAL_TIM_ConfigClockSource+0x16c>
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d05c      	beq.n	8002faa <HAL_TIM_ConfigClockSource+0x15a>
 8002ef0:	2b10      	cmp	r3, #16
 8002ef2:	d05a      	beq.n	8002faa <HAL_TIM_ConfigClockSource+0x15a>
 8002ef4:	e062      	b.n	8002fbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f06:	f000 fb63 	bl	80035d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002f18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	609a      	str	r2, [r3, #8]
      break;
 8002f22:	e04f      	b.n	8002fc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f34:	f000 fb4c 	bl	80035d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689a      	ldr	r2, [r3, #8]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f46:	609a      	str	r2, [r3, #8]
      break;
 8002f48:	e03c      	b.n	8002fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f56:	461a      	mov	r2, r3
 8002f58:	f000 fac0 	bl	80034dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2150      	movs	r1, #80	@ 0x50
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 fb19 	bl	800359a <TIM_ITRx_SetConfig>
      break;
 8002f68:	e02c      	b.n	8002fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f76:	461a      	mov	r2, r3
 8002f78:	f000 fadf 	bl	800353a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2160      	movs	r1, #96	@ 0x60
 8002f82:	4618      	mov	r0, r3
 8002f84:	f000 fb09 	bl	800359a <TIM_ITRx_SetConfig>
      break;
 8002f88:	e01c      	b.n	8002fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f96:	461a      	mov	r2, r3
 8002f98:	f000 faa0 	bl	80034dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2140      	movs	r1, #64	@ 0x40
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 faf9 	bl	800359a <TIM_ITRx_SetConfig>
      break;
 8002fa8:	e00c      	b.n	8002fc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	4610      	mov	r0, r2
 8002fb6:	f000 faf0 	bl	800359a <TIM_ITRx_SetConfig>
      break;
 8002fba:	e003      	b.n	8002fc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8002fc0:	e000      	b.n	8002fc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002fc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	b083      	sub	sp, #12
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fe6:	bf00      	nop
 8002fe8:	370c      	adds	r7, #12
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr

08002ff2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ffa:	bf00      	nop
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr

08003006 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003006:	b480      	push	{r7}
 8003008:	b083      	sub	sp, #12
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800300e:	bf00      	nop
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr

0800301a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800301a:	b480      	push	{r7}
 800301c:	b083      	sub	sp, #12
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
	...

08003030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4a43      	ldr	r2, [pc, #268]	@ (8003150 <TIM_Base_SetConfig+0x120>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d013      	beq.n	8003070 <TIM_Base_SetConfig+0x40>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800304e:	d00f      	beq.n	8003070 <TIM_Base_SetConfig+0x40>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4a40      	ldr	r2, [pc, #256]	@ (8003154 <TIM_Base_SetConfig+0x124>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d00b      	beq.n	8003070 <TIM_Base_SetConfig+0x40>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a3f      	ldr	r2, [pc, #252]	@ (8003158 <TIM_Base_SetConfig+0x128>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d007      	beq.n	8003070 <TIM_Base_SetConfig+0x40>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	4a3e      	ldr	r2, [pc, #248]	@ (800315c <TIM_Base_SetConfig+0x12c>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d003      	beq.n	8003070 <TIM_Base_SetConfig+0x40>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	4a3d      	ldr	r2, [pc, #244]	@ (8003160 <TIM_Base_SetConfig+0x130>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d108      	bne.n	8003082 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003076:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	68fa      	ldr	r2, [r7, #12]
 800307e:	4313      	orrs	r3, r2
 8003080:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a32      	ldr	r2, [pc, #200]	@ (8003150 <TIM_Base_SetConfig+0x120>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d02b      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003090:	d027      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a2f      	ldr	r2, [pc, #188]	@ (8003154 <TIM_Base_SetConfig+0x124>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d023      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a2e      	ldr	r2, [pc, #184]	@ (8003158 <TIM_Base_SetConfig+0x128>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d01f      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a2d      	ldr	r2, [pc, #180]	@ (800315c <TIM_Base_SetConfig+0x12c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d01b      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a2c      	ldr	r2, [pc, #176]	@ (8003160 <TIM_Base_SetConfig+0x130>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d017      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a2b      	ldr	r2, [pc, #172]	@ (8003164 <TIM_Base_SetConfig+0x134>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d013      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a2a      	ldr	r2, [pc, #168]	@ (8003168 <TIM_Base_SetConfig+0x138>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d00f      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a29      	ldr	r2, [pc, #164]	@ (800316c <TIM_Base_SetConfig+0x13c>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d00b      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a28      	ldr	r2, [pc, #160]	@ (8003170 <TIM_Base_SetConfig+0x140>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d007      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a27      	ldr	r2, [pc, #156]	@ (8003174 <TIM_Base_SetConfig+0x144>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d003      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a26      	ldr	r2, [pc, #152]	@ (8003178 <TIM_Base_SetConfig+0x148>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d108      	bne.n	80030f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	4313      	orrs	r3, r2
 8003100:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	689a      	ldr	r2, [r3, #8]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a0e      	ldr	r2, [pc, #56]	@ (8003150 <TIM_Base_SetConfig+0x120>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d003      	beq.n	8003122 <TIM_Base_SetConfig+0xf2>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a10      	ldr	r2, [pc, #64]	@ (8003160 <TIM_Base_SetConfig+0x130>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d103      	bne.n	800312a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	691a      	ldr	r2, [r3, #16]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f043 0204 	orr.w	r2, r3, #4
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	68fa      	ldr	r2, [r7, #12]
 8003140:	601a      	str	r2, [r3, #0]
}
 8003142:	bf00      	nop
 8003144:	3714      	adds	r7, #20
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	40010000 	.word	0x40010000
 8003154:	40000400 	.word	0x40000400
 8003158:	40000800 	.word	0x40000800
 800315c:	40000c00 	.word	0x40000c00
 8003160:	40010400 	.word	0x40010400
 8003164:	40014000 	.word	0x40014000
 8003168:	40014400 	.word	0x40014400
 800316c:	40014800 	.word	0x40014800
 8003170:	40001800 	.word	0x40001800
 8003174:	40001c00 	.word	0x40001c00
 8003178:	40002000 	.word	0x40002000

0800317c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800317c:	b480      	push	{r7}
 800317e:	b087      	sub	sp, #28
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a1b      	ldr	r3, [r3, #32]
 800318a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a1b      	ldr	r3, [r3, #32]
 8003190:	f023 0201 	bic.w	r2, r3, #1
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f023 0303 	bic.w	r3, r3, #3
 80031b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	f023 0302 	bic.w	r3, r3, #2
 80031c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	697a      	ldr	r2, [r7, #20]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a20      	ldr	r2, [pc, #128]	@ (8003254 <TIM_OC1_SetConfig+0xd8>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d003      	beq.n	80031e0 <TIM_OC1_SetConfig+0x64>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a1f      	ldr	r2, [pc, #124]	@ (8003258 <TIM_OC1_SetConfig+0xdc>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d10c      	bne.n	80031fa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	f023 0308 	bic.w	r3, r3, #8
 80031e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	f023 0304 	bic.w	r3, r3, #4
 80031f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a15      	ldr	r2, [pc, #84]	@ (8003254 <TIM_OC1_SetConfig+0xd8>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d003      	beq.n	800320a <TIM_OC1_SetConfig+0x8e>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a14      	ldr	r2, [pc, #80]	@ (8003258 <TIM_OC1_SetConfig+0xdc>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d111      	bne.n	800322e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003210:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003218:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	4313      	orrs	r3, r2
 8003222:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	693a      	ldr	r2, [r7, #16]
 800322a:	4313      	orrs	r3, r2
 800322c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	693a      	ldr	r2, [r7, #16]
 8003232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685a      	ldr	r2, [r3, #4]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	697a      	ldr	r2, [r7, #20]
 8003246:	621a      	str	r2, [r3, #32]
}
 8003248:	bf00      	nop
 800324a:	371c      	adds	r7, #28
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	40010000 	.word	0x40010000
 8003258:	40010400 	.word	0x40010400

0800325c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800325c:	b480      	push	{r7}
 800325e:	b087      	sub	sp, #28
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a1b      	ldr	r3, [r3, #32]
 8003270:	f023 0210 	bic.w	r2, r3, #16
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800328a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003292:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	021b      	lsls	r3, r3, #8
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	4313      	orrs	r3, r2
 800329e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	f023 0320 	bic.w	r3, r3, #32
 80032a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a22      	ldr	r2, [pc, #136]	@ (8003340 <TIM_OC2_SetConfig+0xe4>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d003      	beq.n	80032c4 <TIM_OC2_SetConfig+0x68>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a21      	ldr	r2, [pc, #132]	@ (8003344 <TIM_OC2_SetConfig+0xe8>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d10d      	bne.n	80032e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	011b      	lsls	r3, r3, #4
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80032de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	4a17      	ldr	r2, [pc, #92]	@ (8003340 <TIM_OC2_SetConfig+0xe4>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d003      	beq.n	80032f0 <TIM_OC2_SetConfig+0x94>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	4a16      	ldr	r2, [pc, #88]	@ (8003344 <TIM_OC2_SetConfig+0xe8>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d113      	bne.n	8003318 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80032f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	695b      	ldr	r3, [r3, #20]
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	4313      	orrs	r3, r2
 800330a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	699b      	ldr	r3, [r3, #24]
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	4313      	orrs	r3, r2
 8003316:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	693a      	ldr	r2, [r7, #16]
 800331c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	68fa      	ldr	r2, [r7, #12]
 8003322:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	621a      	str	r2, [r3, #32]
}
 8003332:	bf00      	nop
 8003334:	371c      	adds	r7, #28
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	40010000 	.word	0x40010000
 8003344:	40010400 	.word	0x40010400

08003348 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003348:	b480      	push	{r7}
 800334a:	b087      	sub	sp, #28
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a1b      	ldr	r3, [r3, #32]
 8003356:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a1b      	ldr	r3, [r3, #32]
 800335c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	69db      	ldr	r3, [r3, #28]
 800336e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f023 0303 	bic.w	r3, r3, #3
 800337e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	4313      	orrs	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003390:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	021b      	lsls	r3, r3, #8
 8003398:	697a      	ldr	r2, [r7, #20]
 800339a:	4313      	orrs	r3, r2
 800339c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a21      	ldr	r2, [pc, #132]	@ (8003428 <TIM_OC3_SetConfig+0xe0>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d003      	beq.n	80033ae <TIM_OC3_SetConfig+0x66>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a20      	ldr	r2, [pc, #128]	@ (800342c <TIM_OC3_SetConfig+0xe4>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d10d      	bne.n	80033ca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80033b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	021b      	lsls	r3, r3, #8
 80033bc:	697a      	ldr	r2, [r7, #20]
 80033be:	4313      	orrs	r3, r2
 80033c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80033c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a16      	ldr	r2, [pc, #88]	@ (8003428 <TIM_OC3_SetConfig+0xe0>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d003      	beq.n	80033da <TIM_OC3_SetConfig+0x92>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a15      	ldr	r2, [pc, #84]	@ (800342c <TIM_OC3_SetConfig+0xe4>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d113      	bne.n	8003402 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80033e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80033e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	011b      	lsls	r3, r3, #4
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	011b      	lsls	r3, r3, #4
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	4313      	orrs	r3, r2
 8003400:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	685a      	ldr	r2, [r3, #4]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	697a      	ldr	r2, [r7, #20]
 800341a:	621a      	str	r2, [r3, #32]
}
 800341c:	bf00      	nop
 800341e:	371c      	adds	r7, #28
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	40010000 	.word	0x40010000
 800342c:	40010400 	.word	0x40010400

08003430 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003430:	b480      	push	{r7}
 8003432:	b087      	sub	sp, #28
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a1b      	ldr	r3, [r3, #32]
 8003444:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	69db      	ldr	r3, [r3, #28]
 8003456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800345e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003466:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	021b      	lsls	r3, r3, #8
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	4313      	orrs	r3, r2
 8003472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800347a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	031b      	lsls	r3, r3, #12
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	4313      	orrs	r3, r2
 8003486:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a12      	ldr	r2, [pc, #72]	@ (80034d4 <TIM_OC4_SetConfig+0xa4>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d003      	beq.n	8003498 <TIM_OC4_SetConfig+0x68>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a11      	ldr	r2, [pc, #68]	@ (80034d8 <TIM_OC4_SetConfig+0xa8>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d109      	bne.n	80034ac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800349e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	019b      	lsls	r3, r3, #6
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	693a      	ldr	r2, [r7, #16]
 80034c4:	621a      	str	r2, [r3, #32]
}
 80034c6:	bf00      	nop
 80034c8:	371c      	adds	r7, #28
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop
 80034d4:	40010000 	.word	0x40010000
 80034d8:	40010400 	.word	0x40010400

080034dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034dc:	b480      	push	{r7}
 80034de:	b087      	sub	sp, #28
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6a1b      	ldr	r3, [r3, #32]
 80034ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6a1b      	ldr	r3, [r3, #32]
 80034f2:	f023 0201 	bic.w	r2, r3, #1
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	699b      	ldr	r3, [r3, #24]
 80034fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003506:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	011b      	lsls	r3, r3, #4
 800350c:	693a      	ldr	r2, [r7, #16]
 800350e:	4313      	orrs	r3, r2
 8003510:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	f023 030a 	bic.w	r3, r3, #10
 8003518:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800351a:	697a      	ldr	r2, [r7, #20]
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	4313      	orrs	r3, r2
 8003520:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	621a      	str	r2, [r3, #32]
}
 800352e:	bf00      	nop
 8003530:	371c      	adds	r7, #28
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800353a:	b480      	push	{r7}
 800353c:	b087      	sub	sp, #28
 800353e:	af00      	add	r7, sp, #0
 8003540:	60f8      	str	r0, [r7, #12]
 8003542:	60b9      	str	r1, [r7, #8]
 8003544:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6a1b      	ldr	r3, [r3, #32]
 800354a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	f023 0210 	bic.w	r2, r3, #16
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003564:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	031b      	lsls	r3, r3, #12
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	4313      	orrs	r3, r2
 800356e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003576:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	011b      	lsls	r3, r3, #4
 800357c:	697a      	ldr	r2, [r7, #20]
 800357e:	4313      	orrs	r3, r2
 8003580:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	693a      	ldr	r2, [r7, #16]
 8003586:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	621a      	str	r2, [r3, #32]
}
 800358e:	bf00      	nop
 8003590:	371c      	adds	r7, #28
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr

0800359a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800359a:	b480      	push	{r7}
 800359c:	b085      	sub	sp, #20
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
 80035a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80035b2:	683a      	ldr	r2, [r7, #0]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	f043 0307 	orr.w	r3, r3, #7
 80035bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	609a      	str	r2, [r3, #8]
}
 80035c4:	bf00      	nop
 80035c6:	3714      	adds	r7, #20
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b087      	sub	sp, #28
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
 80035dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	021a      	lsls	r2, r3, #8
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	431a      	orrs	r2, r3
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	697a      	ldr	r2, [r7, #20]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	697a      	ldr	r2, [r7, #20]
 8003602:	609a      	str	r2, [r3, #8]
}
 8003604:	bf00      	nop
 8003606:	371c      	adds	r7, #28
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003610:	b480      	push	{r7}
 8003612:	b087      	sub	sp, #28
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	f003 031f 	and.w	r3, r3, #31
 8003622:	2201      	movs	r2, #1
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6a1a      	ldr	r2, [r3, #32]
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	43db      	mvns	r3, r3
 8003632:	401a      	ands	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6a1a      	ldr	r2, [r3, #32]
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	f003 031f 	and.w	r3, r3, #31
 8003642:	6879      	ldr	r1, [r7, #4]
 8003644:	fa01 f303 	lsl.w	r3, r1, r3
 8003648:	431a      	orrs	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	621a      	str	r2, [r3, #32]
}
 800364e:	bf00      	nop
 8003650:	371c      	adds	r7, #28
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
	...

0800365c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800365c:	b480      	push	{r7}
 800365e:	b085      	sub	sp, #20
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800366c:	2b01      	cmp	r3, #1
 800366e:	d101      	bne.n	8003674 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003670:	2302      	movs	r3, #2
 8003672:	e05a      	b.n	800372a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2202      	movs	r2, #2
 8003680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800369a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	68fa      	ldr	r2, [r7, #12]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	68fa      	ldr	r2, [r7, #12]
 80036ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a21      	ldr	r2, [pc, #132]	@ (8003738 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d022      	beq.n	80036fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036c0:	d01d      	beq.n	80036fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a1d      	ldr	r2, [pc, #116]	@ (800373c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d018      	beq.n	80036fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003740 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d013      	beq.n	80036fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a1a      	ldr	r2, [pc, #104]	@ (8003744 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d00e      	beq.n	80036fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a18      	ldr	r2, [pc, #96]	@ (8003748 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d009      	beq.n	80036fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a17      	ldr	r2, [pc, #92]	@ (800374c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d004      	beq.n	80036fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a15      	ldr	r2, [pc, #84]	@ (8003750 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d10c      	bne.n	8003718 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003704:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	68ba      	ldr	r2, [r7, #8]
 800370c:	4313      	orrs	r3, r2
 800370e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68ba      	ldr	r2, [r7, #8]
 8003716:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3714      	adds	r7, #20
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	40010000 	.word	0x40010000
 800373c:	40000400 	.word	0x40000400
 8003740:	40000800 	.word	0x40000800
 8003744:	40000c00 	.word	0x40000c00
 8003748:	40010400 	.word	0x40010400
 800374c:	40014000 	.word	0x40014000
 8003750:	40001800 	.word	0x40001800

08003754 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800375c:	bf00      	nop
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e042      	b.n	8003814 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d106      	bne.n	80037a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f7fd fb8e 	bl	8000ec4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2224      	movs	r2, #36	@ 0x24
 80037ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	68da      	ldr	r2, [r3, #12]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f973 	bl	8003aac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	691a      	ldr	r2, [r3, #16]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80037d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	695a      	ldr	r2, [r3, #20]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80037e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68da      	ldr	r2, [r3, #12]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2220      	movs	r2, #32
 8003800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2220      	movs	r2, #32
 8003808:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003812:	2300      	movs	r3, #0
}
 8003814:	4618      	mov	r0, r3
 8003816:	3708      	adds	r7, #8
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b08a      	sub	sp, #40	@ 0x28
 8003820:	af02      	add	r7, sp, #8
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	603b      	str	r3, [r7, #0]
 8003828:	4613      	mov	r3, r2
 800382a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003836:	b2db      	uxtb	r3, r3
 8003838:	2b20      	cmp	r3, #32
 800383a:	d175      	bne.n	8003928 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d002      	beq.n	8003848 <HAL_UART_Transmit+0x2c>
 8003842:	88fb      	ldrh	r3, [r7, #6]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d101      	bne.n	800384c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e06e      	b.n	800392a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2221      	movs	r2, #33	@ 0x21
 8003856:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800385a:	f7fd fcfb 	bl	8001254 <HAL_GetTick>
 800385e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	88fa      	ldrh	r2, [r7, #6]
 8003864:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	88fa      	ldrh	r2, [r7, #6]
 800386a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003874:	d108      	bne.n	8003888 <HAL_UART_Transmit+0x6c>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d104      	bne.n	8003888 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800387e:	2300      	movs	r3, #0
 8003880:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	61bb      	str	r3, [r7, #24]
 8003886:	e003      	b.n	8003890 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800388c:	2300      	movs	r3, #0
 800388e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003890:	e02e      	b.n	80038f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	9300      	str	r3, [sp, #0]
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	2200      	movs	r2, #0
 800389a:	2180      	movs	r1, #128	@ 0x80
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f000 f848 	bl	8003932 <UART_WaitOnFlagUntilTimeout>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d005      	beq.n	80038b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2220      	movs	r2, #32
 80038ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e03a      	b.n	800392a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d10b      	bne.n	80038d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	881b      	ldrh	r3, [r3, #0]
 80038be:	461a      	mov	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	3302      	adds	r3, #2
 80038ce:	61bb      	str	r3, [r7, #24]
 80038d0:	e007      	b.n	80038e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	781a      	ldrb	r2, [r3, #0]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	3301      	adds	r3, #1
 80038e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	3b01      	subs	r3, #1
 80038ea:	b29a      	uxth	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d1cb      	bne.n	8003892 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	2200      	movs	r2, #0
 8003902:	2140      	movs	r1, #64	@ 0x40
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	f000 f814 	bl	8003932 <UART_WaitOnFlagUntilTimeout>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d005      	beq.n	800391c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2220      	movs	r2, #32
 8003914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e006      	b.n	800392a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2220      	movs	r2, #32
 8003920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003924:	2300      	movs	r3, #0
 8003926:	e000      	b.n	800392a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003928:	2302      	movs	r3, #2
  }
}
 800392a:	4618      	mov	r0, r3
 800392c:	3720      	adds	r7, #32
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}

08003932 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003932:	b580      	push	{r7, lr}
 8003934:	b086      	sub	sp, #24
 8003936:	af00      	add	r7, sp, #0
 8003938:	60f8      	str	r0, [r7, #12]
 800393a:	60b9      	str	r1, [r7, #8]
 800393c:	603b      	str	r3, [r7, #0]
 800393e:	4613      	mov	r3, r2
 8003940:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003942:	e03b      	b.n	80039bc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003944:	6a3b      	ldr	r3, [r7, #32]
 8003946:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800394a:	d037      	beq.n	80039bc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800394c:	f7fd fc82 	bl	8001254 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	6a3a      	ldr	r2, [r7, #32]
 8003958:	429a      	cmp	r2, r3
 800395a:	d302      	bcc.n	8003962 <UART_WaitOnFlagUntilTimeout+0x30>
 800395c:	6a3b      	ldr	r3, [r7, #32]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d101      	bne.n	8003966 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e03a      	b.n	80039dc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	f003 0304 	and.w	r3, r3, #4
 8003970:	2b00      	cmp	r3, #0
 8003972:	d023      	beq.n	80039bc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	2b80      	cmp	r3, #128	@ 0x80
 8003978:	d020      	beq.n	80039bc <UART_WaitOnFlagUntilTimeout+0x8a>
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	2b40      	cmp	r3, #64	@ 0x40
 800397e:	d01d      	beq.n	80039bc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0308 	and.w	r3, r3, #8
 800398a:	2b08      	cmp	r3, #8
 800398c:	d116      	bne.n	80039bc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800398e:	2300      	movs	r3, #0
 8003990:	617b      	str	r3, [r7, #20]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	617b      	str	r3, [r7, #20]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	617b      	str	r3, [r7, #20]
 80039a2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f000 f81d 	bl	80039e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2208      	movs	r2, #8
 80039ae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e00f      	b.n	80039dc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	4013      	ands	r3, r2
 80039c6:	68ba      	ldr	r2, [r7, #8]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	bf0c      	ite	eq
 80039cc:	2301      	moveq	r3, #1
 80039ce:	2300      	movne	r3, #0
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	461a      	mov	r2, r3
 80039d4:	79fb      	ldrb	r3, [r7, #7]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d0b4      	beq.n	8003944 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3718      	adds	r7, #24
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b095      	sub	sp, #84	@ 0x54
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	330c      	adds	r3, #12
 80039f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039f6:	e853 3f00 	ldrex	r3, [r3]
 80039fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80039fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	330c      	adds	r3, #12
 8003a0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a0c:	643a      	str	r2, [r7, #64]	@ 0x40
 8003a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003a14:	e841 2300 	strex	r3, r2, [r1]
 8003a18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d1e5      	bne.n	80039ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	3314      	adds	r3, #20
 8003a26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a28:	6a3b      	ldr	r3, [r7, #32]
 8003a2a:	e853 3f00 	ldrex	r3, [r3]
 8003a2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	f023 0301 	bic.w	r3, r3, #1
 8003a36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	3314      	adds	r3, #20
 8003a3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a48:	e841 2300 	strex	r3, r2, [r1]
 8003a4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1e5      	bne.n	8003a20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d119      	bne.n	8003a90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	330c      	adds	r3, #12
 8003a62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	e853 3f00 	ldrex	r3, [r3]
 8003a6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	f023 0310 	bic.w	r3, r3, #16
 8003a72:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	330c      	adds	r3, #12
 8003a7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a7c:	61ba      	str	r2, [r7, #24]
 8003a7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a80:	6979      	ldr	r1, [r7, #20]
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	e841 2300 	strex	r3, r2, [r1]
 8003a88:	613b      	str	r3, [r7, #16]
   return(result);
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1e5      	bne.n	8003a5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2220      	movs	r2, #32
 8003a94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003a9e:	bf00      	nop
 8003aa0:	3754      	adds	r7, #84	@ 0x54
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
	...

08003aac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003aac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ab0:	b0c0      	sub	sp, #256	@ 0x100
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ac8:	68d9      	ldr	r1, [r3, #12]
 8003aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	ea40 0301 	orr.w	r3, r0, r1
 8003ad4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ada:	689a      	ldr	r2, [r3, #8]
 8003adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae0:	691b      	ldr	r3, [r3, #16]
 8003ae2:	431a      	orrs	r2, r3
 8003ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	431a      	orrs	r2, r3
 8003aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003b04:	f021 010c 	bic.w	r1, r1, #12
 8003b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003b12:	430b      	orrs	r3, r1
 8003b14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b26:	6999      	ldr	r1, [r3, #24]
 8003b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	ea40 0301 	orr.w	r3, r0, r1
 8003b32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	4b8f      	ldr	r3, [pc, #572]	@ (8003d78 <UART_SetConfig+0x2cc>)
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d005      	beq.n	8003b4c <UART_SetConfig+0xa0>
 8003b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	4b8d      	ldr	r3, [pc, #564]	@ (8003d7c <UART_SetConfig+0x2d0>)
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d104      	bne.n	8003b56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b4c:	f7fd ffd6 	bl	8001afc <HAL_RCC_GetPCLK2Freq>
 8003b50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003b54:	e003      	b.n	8003b5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003b56:	f7fd ffbd 	bl	8001ad4 <HAL_RCC_GetPCLK1Freq>
 8003b5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b62:	69db      	ldr	r3, [r3, #28]
 8003b64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b68:	f040 810c 	bne.w	8003d84 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b70:	2200      	movs	r2, #0
 8003b72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003b7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003b7e:	4622      	mov	r2, r4
 8003b80:	462b      	mov	r3, r5
 8003b82:	1891      	adds	r1, r2, r2
 8003b84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003b86:	415b      	adcs	r3, r3
 8003b88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b8e:	4621      	mov	r1, r4
 8003b90:	eb12 0801 	adds.w	r8, r2, r1
 8003b94:	4629      	mov	r1, r5
 8003b96:	eb43 0901 	adc.w	r9, r3, r1
 8003b9a:	f04f 0200 	mov.w	r2, #0
 8003b9e:	f04f 0300 	mov.w	r3, #0
 8003ba2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ba6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003baa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003bae:	4690      	mov	r8, r2
 8003bb0:	4699      	mov	r9, r3
 8003bb2:	4623      	mov	r3, r4
 8003bb4:	eb18 0303 	adds.w	r3, r8, r3
 8003bb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003bbc:	462b      	mov	r3, r5
 8003bbe:	eb49 0303 	adc.w	r3, r9, r3
 8003bc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003bd2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003bd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003bda:	460b      	mov	r3, r1
 8003bdc:	18db      	adds	r3, r3, r3
 8003bde:	653b      	str	r3, [r7, #80]	@ 0x50
 8003be0:	4613      	mov	r3, r2
 8003be2:	eb42 0303 	adc.w	r3, r2, r3
 8003be6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003be8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003bec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003bf0:	f7fc fb5e 	bl	80002b0 <__aeabi_uldivmod>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	4b61      	ldr	r3, [pc, #388]	@ (8003d80 <UART_SetConfig+0x2d4>)
 8003bfa:	fba3 2302 	umull	r2, r3, r3, r2
 8003bfe:	095b      	lsrs	r3, r3, #5
 8003c00:	011c      	lsls	r4, r3, #4
 8003c02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c06:	2200      	movs	r2, #0
 8003c08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c0c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003c10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003c14:	4642      	mov	r2, r8
 8003c16:	464b      	mov	r3, r9
 8003c18:	1891      	adds	r1, r2, r2
 8003c1a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003c1c:	415b      	adcs	r3, r3
 8003c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003c24:	4641      	mov	r1, r8
 8003c26:	eb12 0a01 	adds.w	sl, r2, r1
 8003c2a:	4649      	mov	r1, r9
 8003c2c:	eb43 0b01 	adc.w	fp, r3, r1
 8003c30:	f04f 0200 	mov.w	r2, #0
 8003c34:	f04f 0300 	mov.w	r3, #0
 8003c38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c44:	4692      	mov	sl, r2
 8003c46:	469b      	mov	fp, r3
 8003c48:	4643      	mov	r3, r8
 8003c4a:	eb1a 0303 	adds.w	r3, sl, r3
 8003c4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c52:	464b      	mov	r3, r9
 8003c54:	eb4b 0303 	adc.w	r3, fp, r3
 8003c58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c68:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003c6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c70:	460b      	mov	r3, r1
 8003c72:	18db      	adds	r3, r3, r3
 8003c74:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c76:	4613      	mov	r3, r2
 8003c78:	eb42 0303 	adc.w	r3, r2, r3
 8003c7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003c82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003c86:	f7fc fb13 	bl	80002b0 <__aeabi_uldivmod>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	4611      	mov	r1, r2
 8003c90:	4b3b      	ldr	r3, [pc, #236]	@ (8003d80 <UART_SetConfig+0x2d4>)
 8003c92:	fba3 2301 	umull	r2, r3, r3, r1
 8003c96:	095b      	lsrs	r3, r3, #5
 8003c98:	2264      	movs	r2, #100	@ 0x64
 8003c9a:	fb02 f303 	mul.w	r3, r2, r3
 8003c9e:	1acb      	subs	r3, r1, r3
 8003ca0:	00db      	lsls	r3, r3, #3
 8003ca2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003ca6:	4b36      	ldr	r3, [pc, #216]	@ (8003d80 <UART_SetConfig+0x2d4>)
 8003ca8:	fba3 2302 	umull	r2, r3, r3, r2
 8003cac:	095b      	lsrs	r3, r3, #5
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003cb4:	441c      	add	r4, r3
 8003cb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003cc0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003cc4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003cc8:	4642      	mov	r2, r8
 8003cca:	464b      	mov	r3, r9
 8003ccc:	1891      	adds	r1, r2, r2
 8003cce:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003cd0:	415b      	adcs	r3, r3
 8003cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003cd8:	4641      	mov	r1, r8
 8003cda:	1851      	adds	r1, r2, r1
 8003cdc:	6339      	str	r1, [r7, #48]	@ 0x30
 8003cde:	4649      	mov	r1, r9
 8003ce0:	414b      	adcs	r3, r1
 8003ce2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ce4:	f04f 0200 	mov.w	r2, #0
 8003ce8:	f04f 0300 	mov.w	r3, #0
 8003cec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003cf0:	4659      	mov	r1, fp
 8003cf2:	00cb      	lsls	r3, r1, #3
 8003cf4:	4651      	mov	r1, sl
 8003cf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cfa:	4651      	mov	r1, sl
 8003cfc:	00ca      	lsls	r2, r1, #3
 8003cfe:	4610      	mov	r0, r2
 8003d00:	4619      	mov	r1, r3
 8003d02:	4603      	mov	r3, r0
 8003d04:	4642      	mov	r2, r8
 8003d06:	189b      	adds	r3, r3, r2
 8003d08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d0c:	464b      	mov	r3, r9
 8003d0e:	460a      	mov	r2, r1
 8003d10:	eb42 0303 	adc.w	r3, r2, r3
 8003d14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d24:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003d28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	18db      	adds	r3, r3, r3
 8003d30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d32:	4613      	mov	r3, r2
 8003d34:	eb42 0303 	adc.w	r3, r2, r3
 8003d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d3e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003d42:	f7fc fab5 	bl	80002b0 <__aeabi_uldivmod>
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d80 <UART_SetConfig+0x2d4>)
 8003d4c:	fba3 1302 	umull	r1, r3, r3, r2
 8003d50:	095b      	lsrs	r3, r3, #5
 8003d52:	2164      	movs	r1, #100	@ 0x64
 8003d54:	fb01 f303 	mul.w	r3, r1, r3
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	00db      	lsls	r3, r3, #3
 8003d5c:	3332      	adds	r3, #50	@ 0x32
 8003d5e:	4a08      	ldr	r2, [pc, #32]	@ (8003d80 <UART_SetConfig+0x2d4>)
 8003d60:	fba2 2303 	umull	r2, r3, r2, r3
 8003d64:	095b      	lsrs	r3, r3, #5
 8003d66:	f003 0207 	and.w	r2, r3, #7
 8003d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4422      	add	r2, r4
 8003d72:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d74:	e106      	b.n	8003f84 <UART_SetConfig+0x4d8>
 8003d76:	bf00      	nop
 8003d78:	40011000 	.word	0x40011000
 8003d7c:	40011400 	.word	0x40011400
 8003d80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003d8e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003d92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003d96:	4642      	mov	r2, r8
 8003d98:	464b      	mov	r3, r9
 8003d9a:	1891      	adds	r1, r2, r2
 8003d9c:	6239      	str	r1, [r7, #32]
 8003d9e:	415b      	adcs	r3, r3
 8003da0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003da2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003da6:	4641      	mov	r1, r8
 8003da8:	1854      	adds	r4, r2, r1
 8003daa:	4649      	mov	r1, r9
 8003dac:	eb43 0501 	adc.w	r5, r3, r1
 8003db0:	f04f 0200 	mov.w	r2, #0
 8003db4:	f04f 0300 	mov.w	r3, #0
 8003db8:	00eb      	lsls	r3, r5, #3
 8003dba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003dbe:	00e2      	lsls	r2, r4, #3
 8003dc0:	4614      	mov	r4, r2
 8003dc2:	461d      	mov	r5, r3
 8003dc4:	4643      	mov	r3, r8
 8003dc6:	18e3      	adds	r3, r4, r3
 8003dc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003dcc:	464b      	mov	r3, r9
 8003dce:	eb45 0303 	adc.w	r3, r5, r3
 8003dd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003de2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003de6:	f04f 0200 	mov.w	r2, #0
 8003dea:	f04f 0300 	mov.w	r3, #0
 8003dee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003df2:	4629      	mov	r1, r5
 8003df4:	008b      	lsls	r3, r1, #2
 8003df6:	4621      	mov	r1, r4
 8003df8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003dfc:	4621      	mov	r1, r4
 8003dfe:	008a      	lsls	r2, r1, #2
 8003e00:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003e04:	f7fc fa54 	bl	80002b0 <__aeabi_uldivmod>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	4b60      	ldr	r3, [pc, #384]	@ (8003f90 <UART_SetConfig+0x4e4>)
 8003e0e:	fba3 2302 	umull	r2, r3, r3, r2
 8003e12:	095b      	lsrs	r3, r3, #5
 8003e14:	011c      	lsls	r4, r3, #4
 8003e16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e20:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003e24:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003e28:	4642      	mov	r2, r8
 8003e2a:	464b      	mov	r3, r9
 8003e2c:	1891      	adds	r1, r2, r2
 8003e2e:	61b9      	str	r1, [r7, #24]
 8003e30:	415b      	adcs	r3, r3
 8003e32:	61fb      	str	r3, [r7, #28]
 8003e34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e38:	4641      	mov	r1, r8
 8003e3a:	1851      	adds	r1, r2, r1
 8003e3c:	6139      	str	r1, [r7, #16]
 8003e3e:	4649      	mov	r1, r9
 8003e40:	414b      	adcs	r3, r1
 8003e42:	617b      	str	r3, [r7, #20]
 8003e44:	f04f 0200 	mov.w	r2, #0
 8003e48:	f04f 0300 	mov.w	r3, #0
 8003e4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e50:	4659      	mov	r1, fp
 8003e52:	00cb      	lsls	r3, r1, #3
 8003e54:	4651      	mov	r1, sl
 8003e56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e5a:	4651      	mov	r1, sl
 8003e5c:	00ca      	lsls	r2, r1, #3
 8003e5e:	4610      	mov	r0, r2
 8003e60:	4619      	mov	r1, r3
 8003e62:	4603      	mov	r3, r0
 8003e64:	4642      	mov	r2, r8
 8003e66:	189b      	adds	r3, r3, r2
 8003e68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e6c:	464b      	mov	r3, r9
 8003e6e:	460a      	mov	r2, r1
 8003e70:	eb42 0303 	adc.w	r3, r2, r3
 8003e74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e82:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003e84:	f04f 0200 	mov.w	r2, #0
 8003e88:	f04f 0300 	mov.w	r3, #0
 8003e8c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003e90:	4649      	mov	r1, r9
 8003e92:	008b      	lsls	r3, r1, #2
 8003e94:	4641      	mov	r1, r8
 8003e96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e9a:	4641      	mov	r1, r8
 8003e9c:	008a      	lsls	r2, r1, #2
 8003e9e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003ea2:	f7fc fa05 	bl	80002b0 <__aeabi_uldivmod>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	4611      	mov	r1, r2
 8003eac:	4b38      	ldr	r3, [pc, #224]	@ (8003f90 <UART_SetConfig+0x4e4>)
 8003eae:	fba3 2301 	umull	r2, r3, r3, r1
 8003eb2:	095b      	lsrs	r3, r3, #5
 8003eb4:	2264      	movs	r2, #100	@ 0x64
 8003eb6:	fb02 f303 	mul.w	r3, r2, r3
 8003eba:	1acb      	subs	r3, r1, r3
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	3332      	adds	r3, #50	@ 0x32
 8003ec0:	4a33      	ldr	r2, [pc, #204]	@ (8003f90 <UART_SetConfig+0x4e4>)
 8003ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec6:	095b      	lsrs	r3, r3, #5
 8003ec8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ecc:	441c      	add	r4, r3
 8003ece:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ed6:	677a      	str	r2, [r7, #116]	@ 0x74
 8003ed8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003edc:	4642      	mov	r2, r8
 8003ede:	464b      	mov	r3, r9
 8003ee0:	1891      	adds	r1, r2, r2
 8003ee2:	60b9      	str	r1, [r7, #8]
 8003ee4:	415b      	adcs	r3, r3
 8003ee6:	60fb      	str	r3, [r7, #12]
 8003ee8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003eec:	4641      	mov	r1, r8
 8003eee:	1851      	adds	r1, r2, r1
 8003ef0:	6039      	str	r1, [r7, #0]
 8003ef2:	4649      	mov	r1, r9
 8003ef4:	414b      	adcs	r3, r1
 8003ef6:	607b      	str	r3, [r7, #4]
 8003ef8:	f04f 0200 	mov.w	r2, #0
 8003efc:	f04f 0300 	mov.w	r3, #0
 8003f00:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003f04:	4659      	mov	r1, fp
 8003f06:	00cb      	lsls	r3, r1, #3
 8003f08:	4651      	mov	r1, sl
 8003f0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f0e:	4651      	mov	r1, sl
 8003f10:	00ca      	lsls	r2, r1, #3
 8003f12:	4610      	mov	r0, r2
 8003f14:	4619      	mov	r1, r3
 8003f16:	4603      	mov	r3, r0
 8003f18:	4642      	mov	r2, r8
 8003f1a:	189b      	adds	r3, r3, r2
 8003f1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f1e:	464b      	mov	r3, r9
 8003f20:	460a      	mov	r2, r1
 8003f22:	eb42 0303 	adc.w	r3, r2, r3
 8003f26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f32:	667a      	str	r2, [r7, #100]	@ 0x64
 8003f34:	f04f 0200 	mov.w	r2, #0
 8003f38:	f04f 0300 	mov.w	r3, #0
 8003f3c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003f40:	4649      	mov	r1, r9
 8003f42:	008b      	lsls	r3, r1, #2
 8003f44:	4641      	mov	r1, r8
 8003f46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f4a:	4641      	mov	r1, r8
 8003f4c:	008a      	lsls	r2, r1, #2
 8003f4e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003f52:	f7fc f9ad 	bl	80002b0 <__aeabi_uldivmod>
 8003f56:	4602      	mov	r2, r0
 8003f58:	460b      	mov	r3, r1
 8003f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f90 <UART_SetConfig+0x4e4>)
 8003f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8003f60:	095b      	lsrs	r3, r3, #5
 8003f62:	2164      	movs	r1, #100	@ 0x64
 8003f64:	fb01 f303 	mul.w	r3, r1, r3
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	011b      	lsls	r3, r3, #4
 8003f6c:	3332      	adds	r3, #50	@ 0x32
 8003f6e:	4a08      	ldr	r2, [pc, #32]	@ (8003f90 <UART_SetConfig+0x4e4>)
 8003f70:	fba2 2303 	umull	r2, r3, r2, r3
 8003f74:	095b      	lsrs	r3, r3, #5
 8003f76:	f003 020f 	and.w	r2, r3, #15
 8003f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4422      	add	r2, r4
 8003f82:	609a      	str	r2, [r3, #8]
}
 8003f84:	bf00      	nop
 8003f86:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f90:	51eb851f 	.word	0x51eb851f

08003f94 <std>:
 8003f94:	2300      	movs	r3, #0
 8003f96:	b510      	push	{r4, lr}
 8003f98:	4604      	mov	r4, r0
 8003f9a:	e9c0 3300 	strd	r3, r3, [r0]
 8003f9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003fa2:	6083      	str	r3, [r0, #8]
 8003fa4:	8181      	strh	r1, [r0, #12]
 8003fa6:	6643      	str	r3, [r0, #100]	@ 0x64
 8003fa8:	81c2      	strh	r2, [r0, #14]
 8003faa:	6183      	str	r3, [r0, #24]
 8003fac:	4619      	mov	r1, r3
 8003fae:	2208      	movs	r2, #8
 8003fb0:	305c      	adds	r0, #92	@ 0x5c
 8003fb2:	f000 f906 	bl	80041c2 <memset>
 8003fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003fec <std+0x58>)
 8003fb8:	6263      	str	r3, [r4, #36]	@ 0x24
 8003fba:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff0 <std+0x5c>)
 8003fbc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff4 <std+0x60>)
 8003fc0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff8 <std+0x64>)
 8003fc4:	6323      	str	r3, [r4, #48]	@ 0x30
 8003fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8003ffc <std+0x68>)
 8003fc8:	6224      	str	r4, [r4, #32]
 8003fca:	429c      	cmp	r4, r3
 8003fcc:	d006      	beq.n	8003fdc <std+0x48>
 8003fce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003fd2:	4294      	cmp	r4, r2
 8003fd4:	d002      	beq.n	8003fdc <std+0x48>
 8003fd6:	33d0      	adds	r3, #208	@ 0xd0
 8003fd8:	429c      	cmp	r4, r3
 8003fda:	d105      	bne.n	8003fe8 <std+0x54>
 8003fdc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fe4:	f000 b966 	b.w	80042b4 <__retarget_lock_init_recursive>
 8003fe8:	bd10      	pop	{r4, pc}
 8003fea:	bf00      	nop
 8003fec:	0800413d 	.word	0x0800413d
 8003ff0:	0800415f 	.word	0x0800415f
 8003ff4:	08004197 	.word	0x08004197
 8003ff8:	080041bb 	.word	0x080041bb
 8003ffc:	200001d4 	.word	0x200001d4

08004000 <stdio_exit_handler>:
 8004000:	4a02      	ldr	r2, [pc, #8]	@ (800400c <stdio_exit_handler+0xc>)
 8004002:	4903      	ldr	r1, [pc, #12]	@ (8004010 <stdio_exit_handler+0x10>)
 8004004:	4803      	ldr	r0, [pc, #12]	@ (8004014 <stdio_exit_handler+0x14>)
 8004006:	f000 b869 	b.w	80040dc <_fwalk_sglue>
 800400a:	bf00      	nop
 800400c:	20000024 	.word	0x20000024
 8004010:	08004b51 	.word	0x08004b51
 8004014:	20000034 	.word	0x20000034

08004018 <cleanup_stdio>:
 8004018:	6841      	ldr	r1, [r0, #4]
 800401a:	4b0c      	ldr	r3, [pc, #48]	@ (800404c <cleanup_stdio+0x34>)
 800401c:	4299      	cmp	r1, r3
 800401e:	b510      	push	{r4, lr}
 8004020:	4604      	mov	r4, r0
 8004022:	d001      	beq.n	8004028 <cleanup_stdio+0x10>
 8004024:	f000 fd94 	bl	8004b50 <_fflush_r>
 8004028:	68a1      	ldr	r1, [r4, #8]
 800402a:	4b09      	ldr	r3, [pc, #36]	@ (8004050 <cleanup_stdio+0x38>)
 800402c:	4299      	cmp	r1, r3
 800402e:	d002      	beq.n	8004036 <cleanup_stdio+0x1e>
 8004030:	4620      	mov	r0, r4
 8004032:	f000 fd8d 	bl	8004b50 <_fflush_r>
 8004036:	68e1      	ldr	r1, [r4, #12]
 8004038:	4b06      	ldr	r3, [pc, #24]	@ (8004054 <cleanup_stdio+0x3c>)
 800403a:	4299      	cmp	r1, r3
 800403c:	d004      	beq.n	8004048 <cleanup_stdio+0x30>
 800403e:	4620      	mov	r0, r4
 8004040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004044:	f000 bd84 	b.w	8004b50 <_fflush_r>
 8004048:	bd10      	pop	{r4, pc}
 800404a:	bf00      	nop
 800404c:	200001d4 	.word	0x200001d4
 8004050:	2000023c 	.word	0x2000023c
 8004054:	200002a4 	.word	0x200002a4

08004058 <global_stdio_init.part.0>:
 8004058:	b510      	push	{r4, lr}
 800405a:	4b0b      	ldr	r3, [pc, #44]	@ (8004088 <global_stdio_init.part.0+0x30>)
 800405c:	4c0b      	ldr	r4, [pc, #44]	@ (800408c <global_stdio_init.part.0+0x34>)
 800405e:	4a0c      	ldr	r2, [pc, #48]	@ (8004090 <global_stdio_init.part.0+0x38>)
 8004060:	601a      	str	r2, [r3, #0]
 8004062:	4620      	mov	r0, r4
 8004064:	2200      	movs	r2, #0
 8004066:	2104      	movs	r1, #4
 8004068:	f7ff ff94 	bl	8003f94 <std>
 800406c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004070:	2201      	movs	r2, #1
 8004072:	2109      	movs	r1, #9
 8004074:	f7ff ff8e 	bl	8003f94 <std>
 8004078:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800407c:	2202      	movs	r2, #2
 800407e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004082:	2112      	movs	r1, #18
 8004084:	f7ff bf86 	b.w	8003f94 <std>
 8004088:	2000030c 	.word	0x2000030c
 800408c:	200001d4 	.word	0x200001d4
 8004090:	08004001 	.word	0x08004001

08004094 <__sfp_lock_acquire>:
 8004094:	4801      	ldr	r0, [pc, #4]	@ (800409c <__sfp_lock_acquire+0x8>)
 8004096:	f000 b90e 	b.w	80042b6 <__retarget_lock_acquire_recursive>
 800409a:	bf00      	nop
 800409c:	20000315 	.word	0x20000315

080040a0 <__sfp_lock_release>:
 80040a0:	4801      	ldr	r0, [pc, #4]	@ (80040a8 <__sfp_lock_release+0x8>)
 80040a2:	f000 b909 	b.w	80042b8 <__retarget_lock_release_recursive>
 80040a6:	bf00      	nop
 80040a8:	20000315 	.word	0x20000315

080040ac <__sinit>:
 80040ac:	b510      	push	{r4, lr}
 80040ae:	4604      	mov	r4, r0
 80040b0:	f7ff fff0 	bl	8004094 <__sfp_lock_acquire>
 80040b4:	6a23      	ldr	r3, [r4, #32]
 80040b6:	b11b      	cbz	r3, 80040c0 <__sinit+0x14>
 80040b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040bc:	f7ff bff0 	b.w	80040a0 <__sfp_lock_release>
 80040c0:	4b04      	ldr	r3, [pc, #16]	@ (80040d4 <__sinit+0x28>)
 80040c2:	6223      	str	r3, [r4, #32]
 80040c4:	4b04      	ldr	r3, [pc, #16]	@ (80040d8 <__sinit+0x2c>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d1f5      	bne.n	80040b8 <__sinit+0xc>
 80040cc:	f7ff ffc4 	bl	8004058 <global_stdio_init.part.0>
 80040d0:	e7f2      	b.n	80040b8 <__sinit+0xc>
 80040d2:	bf00      	nop
 80040d4:	08004019 	.word	0x08004019
 80040d8:	2000030c 	.word	0x2000030c

080040dc <_fwalk_sglue>:
 80040dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040e0:	4607      	mov	r7, r0
 80040e2:	4688      	mov	r8, r1
 80040e4:	4614      	mov	r4, r2
 80040e6:	2600      	movs	r6, #0
 80040e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80040ec:	f1b9 0901 	subs.w	r9, r9, #1
 80040f0:	d505      	bpl.n	80040fe <_fwalk_sglue+0x22>
 80040f2:	6824      	ldr	r4, [r4, #0]
 80040f4:	2c00      	cmp	r4, #0
 80040f6:	d1f7      	bne.n	80040e8 <_fwalk_sglue+0xc>
 80040f8:	4630      	mov	r0, r6
 80040fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040fe:	89ab      	ldrh	r3, [r5, #12]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d907      	bls.n	8004114 <_fwalk_sglue+0x38>
 8004104:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004108:	3301      	adds	r3, #1
 800410a:	d003      	beq.n	8004114 <_fwalk_sglue+0x38>
 800410c:	4629      	mov	r1, r5
 800410e:	4638      	mov	r0, r7
 8004110:	47c0      	blx	r8
 8004112:	4306      	orrs	r6, r0
 8004114:	3568      	adds	r5, #104	@ 0x68
 8004116:	e7e9      	b.n	80040ec <_fwalk_sglue+0x10>

08004118 <iprintf>:
 8004118:	b40f      	push	{r0, r1, r2, r3}
 800411a:	b507      	push	{r0, r1, r2, lr}
 800411c:	4906      	ldr	r1, [pc, #24]	@ (8004138 <iprintf+0x20>)
 800411e:	ab04      	add	r3, sp, #16
 8004120:	6808      	ldr	r0, [r1, #0]
 8004122:	f853 2b04 	ldr.w	r2, [r3], #4
 8004126:	6881      	ldr	r1, [r0, #8]
 8004128:	9301      	str	r3, [sp, #4]
 800412a:	f000 f9e9 	bl	8004500 <_vfiprintf_r>
 800412e:	b003      	add	sp, #12
 8004130:	f85d eb04 	ldr.w	lr, [sp], #4
 8004134:	b004      	add	sp, #16
 8004136:	4770      	bx	lr
 8004138:	20000030 	.word	0x20000030

0800413c <__sread>:
 800413c:	b510      	push	{r4, lr}
 800413e:	460c      	mov	r4, r1
 8004140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004144:	f000 f868 	bl	8004218 <_read_r>
 8004148:	2800      	cmp	r0, #0
 800414a:	bfab      	itete	ge
 800414c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800414e:	89a3      	ldrhlt	r3, [r4, #12]
 8004150:	181b      	addge	r3, r3, r0
 8004152:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004156:	bfac      	ite	ge
 8004158:	6563      	strge	r3, [r4, #84]	@ 0x54
 800415a:	81a3      	strhlt	r3, [r4, #12]
 800415c:	bd10      	pop	{r4, pc}

0800415e <__swrite>:
 800415e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004162:	461f      	mov	r7, r3
 8004164:	898b      	ldrh	r3, [r1, #12]
 8004166:	05db      	lsls	r3, r3, #23
 8004168:	4605      	mov	r5, r0
 800416a:	460c      	mov	r4, r1
 800416c:	4616      	mov	r6, r2
 800416e:	d505      	bpl.n	800417c <__swrite+0x1e>
 8004170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004174:	2302      	movs	r3, #2
 8004176:	2200      	movs	r2, #0
 8004178:	f000 f83c 	bl	80041f4 <_lseek_r>
 800417c:	89a3      	ldrh	r3, [r4, #12]
 800417e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004182:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004186:	81a3      	strh	r3, [r4, #12]
 8004188:	4632      	mov	r2, r6
 800418a:	463b      	mov	r3, r7
 800418c:	4628      	mov	r0, r5
 800418e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004192:	f000 b853 	b.w	800423c <_write_r>

08004196 <__sseek>:
 8004196:	b510      	push	{r4, lr}
 8004198:	460c      	mov	r4, r1
 800419a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800419e:	f000 f829 	bl	80041f4 <_lseek_r>
 80041a2:	1c43      	adds	r3, r0, #1
 80041a4:	89a3      	ldrh	r3, [r4, #12]
 80041a6:	bf15      	itete	ne
 80041a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80041aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80041ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80041b2:	81a3      	strheq	r3, [r4, #12]
 80041b4:	bf18      	it	ne
 80041b6:	81a3      	strhne	r3, [r4, #12]
 80041b8:	bd10      	pop	{r4, pc}

080041ba <__sclose>:
 80041ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041be:	f000 b809 	b.w	80041d4 <_close_r>

080041c2 <memset>:
 80041c2:	4402      	add	r2, r0
 80041c4:	4603      	mov	r3, r0
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d100      	bne.n	80041cc <memset+0xa>
 80041ca:	4770      	bx	lr
 80041cc:	f803 1b01 	strb.w	r1, [r3], #1
 80041d0:	e7f9      	b.n	80041c6 <memset+0x4>
	...

080041d4 <_close_r>:
 80041d4:	b538      	push	{r3, r4, r5, lr}
 80041d6:	4d06      	ldr	r5, [pc, #24]	@ (80041f0 <_close_r+0x1c>)
 80041d8:	2300      	movs	r3, #0
 80041da:	4604      	mov	r4, r0
 80041dc:	4608      	mov	r0, r1
 80041de:	602b      	str	r3, [r5, #0]
 80041e0:	f7fc ff2b 	bl	800103a <_close>
 80041e4:	1c43      	adds	r3, r0, #1
 80041e6:	d102      	bne.n	80041ee <_close_r+0x1a>
 80041e8:	682b      	ldr	r3, [r5, #0]
 80041ea:	b103      	cbz	r3, 80041ee <_close_r+0x1a>
 80041ec:	6023      	str	r3, [r4, #0]
 80041ee:	bd38      	pop	{r3, r4, r5, pc}
 80041f0:	20000310 	.word	0x20000310

080041f4 <_lseek_r>:
 80041f4:	b538      	push	{r3, r4, r5, lr}
 80041f6:	4d07      	ldr	r5, [pc, #28]	@ (8004214 <_lseek_r+0x20>)
 80041f8:	4604      	mov	r4, r0
 80041fa:	4608      	mov	r0, r1
 80041fc:	4611      	mov	r1, r2
 80041fe:	2200      	movs	r2, #0
 8004200:	602a      	str	r2, [r5, #0]
 8004202:	461a      	mov	r2, r3
 8004204:	f7fc ff40 	bl	8001088 <_lseek>
 8004208:	1c43      	adds	r3, r0, #1
 800420a:	d102      	bne.n	8004212 <_lseek_r+0x1e>
 800420c:	682b      	ldr	r3, [r5, #0]
 800420e:	b103      	cbz	r3, 8004212 <_lseek_r+0x1e>
 8004210:	6023      	str	r3, [r4, #0]
 8004212:	bd38      	pop	{r3, r4, r5, pc}
 8004214:	20000310 	.word	0x20000310

08004218 <_read_r>:
 8004218:	b538      	push	{r3, r4, r5, lr}
 800421a:	4d07      	ldr	r5, [pc, #28]	@ (8004238 <_read_r+0x20>)
 800421c:	4604      	mov	r4, r0
 800421e:	4608      	mov	r0, r1
 8004220:	4611      	mov	r1, r2
 8004222:	2200      	movs	r2, #0
 8004224:	602a      	str	r2, [r5, #0]
 8004226:	461a      	mov	r2, r3
 8004228:	f7fc fece 	bl	8000fc8 <_read>
 800422c:	1c43      	adds	r3, r0, #1
 800422e:	d102      	bne.n	8004236 <_read_r+0x1e>
 8004230:	682b      	ldr	r3, [r5, #0]
 8004232:	b103      	cbz	r3, 8004236 <_read_r+0x1e>
 8004234:	6023      	str	r3, [r4, #0]
 8004236:	bd38      	pop	{r3, r4, r5, pc}
 8004238:	20000310 	.word	0x20000310

0800423c <_write_r>:
 800423c:	b538      	push	{r3, r4, r5, lr}
 800423e:	4d07      	ldr	r5, [pc, #28]	@ (800425c <_write_r+0x20>)
 8004240:	4604      	mov	r4, r0
 8004242:	4608      	mov	r0, r1
 8004244:	4611      	mov	r1, r2
 8004246:	2200      	movs	r2, #0
 8004248:	602a      	str	r2, [r5, #0]
 800424a:	461a      	mov	r2, r3
 800424c:	f7fc fed9 	bl	8001002 <_write>
 8004250:	1c43      	adds	r3, r0, #1
 8004252:	d102      	bne.n	800425a <_write_r+0x1e>
 8004254:	682b      	ldr	r3, [r5, #0]
 8004256:	b103      	cbz	r3, 800425a <_write_r+0x1e>
 8004258:	6023      	str	r3, [r4, #0]
 800425a:	bd38      	pop	{r3, r4, r5, pc}
 800425c:	20000310 	.word	0x20000310

08004260 <__errno>:
 8004260:	4b01      	ldr	r3, [pc, #4]	@ (8004268 <__errno+0x8>)
 8004262:	6818      	ldr	r0, [r3, #0]
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	20000030 	.word	0x20000030

0800426c <__libc_init_array>:
 800426c:	b570      	push	{r4, r5, r6, lr}
 800426e:	4d0d      	ldr	r5, [pc, #52]	@ (80042a4 <__libc_init_array+0x38>)
 8004270:	4c0d      	ldr	r4, [pc, #52]	@ (80042a8 <__libc_init_array+0x3c>)
 8004272:	1b64      	subs	r4, r4, r5
 8004274:	10a4      	asrs	r4, r4, #2
 8004276:	2600      	movs	r6, #0
 8004278:	42a6      	cmp	r6, r4
 800427a:	d109      	bne.n	8004290 <__libc_init_array+0x24>
 800427c:	4d0b      	ldr	r5, [pc, #44]	@ (80042ac <__libc_init_array+0x40>)
 800427e:	4c0c      	ldr	r4, [pc, #48]	@ (80042b0 <__libc_init_array+0x44>)
 8004280:	f000 fdb6 	bl	8004df0 <_init>
 8004284:	1b64      	subs	r4, r4, r5
 8004286:	10a4      	asrs	r4, r4, #2
 8004288:	2600      	movs	r6, #0
 800428a:	42a6      	cmp	r6, r4
 800428c:	d105      	bne.n	800429a <__libc_init_array+0x2e>
 800428e:	bd70      	pop	{r4, r5, r6, pc}
 8004290:	f855 3b04 	ldr.w	r3, [r5], #4
 8004294:	4798      	blx	r3
 8004296:	3601      	adds	r6, #1
 8004298:	e7ee      	b.n	8004278 <__libc_init_array+0xc>
 800429a:	f855 3b04 	ldr.w	r3, [r5], #4
 800429e:	4798      	blx	r3
 80042a0:	3601      	adds	r6, #1
 80042a2:	e7f2      	b.n	800428a <__libc_init_array+0x1e>
 80042a4:	08004e60 	.word	0x08004e60
 80042a8:	08004e60 	.word	0x08004e60
 80042ac:	08004e60 	.word	0x08004e60
 80042b0:	08004e64 	.word	0x08004e64

080042b4 <__retarget_lock_init_recursive>:
 80042b4:	4770      	bx	lr

080042b6 <__retarget_lock_acquire_recursive>:
 80042b6:	4770      	bx	lr

080042b8 <__retarget_lock_release_recursive>:
 80042b8:	4770      	bx	lr
	...

080042bc <_free_r>:
 80042bc:	b538      	push	{r3, r4, r5, lr}
 80042be:	4605      	mov	r5, r0
 80042c0:	2900      	cmp	r1, #0
 80042c2:	d041      	beq.n	8004348 <_free_r+0x8c>
 80042c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042c8:	1f0c      	subs	r4, r1, #4
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	bfb8      	it	lt
 80042ce:	18e4      	addlt	r4, r4, r3
 80042d0:	f000 f8e0 	bl	8004494 <__malloc_lock>
 80042d4:	4a1d      	ldr	r2, [pc, #116]	@ (800434c <_free_r+0x90>)
 80042d6:	6813      	ldr	r3, [r2, #0]
 80042d8:	b933      	cbnz	r3, 80042e8 <_free_r+0x2c>
 80042da:	6063      	str	r3, [r4, #4]
 80042dc:	6014      	str	r4, [r2, #0]
 80042de:	4628      	mov	r0, r5
 80042e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042e4:	f000 b8dc 	b.w	80044a0 <__malloc_unlock>
 80042e8:	42a3      	cmp	r3, r4
 80042ea:	d908      	bls.n	80042fe <_free_r+0x42>
 80042ec:	6820      	ldr	r0, [r4, #0]
 80042ee:	1821      	adds	r1, r4, r0
 80042f0:	428b      	cmp	r3, r1
 80042f2:	bf01      	itttt	eq
 80042f4:	6819      	ldreq	r1, [r3, #0]
 80042f6:	685b      	ldreq	r3, [r3, #4]
 80042f8:	1809      	addeq	r1, r1, r0
 80042fa:	6021      	streq	r1, [r4, #0]
 80042fc:	e7ed      	b.n	80042da <_free_r+0x1e>
 80042fe:	461a      	mov	r2, r3
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	b10b      	cbz	r3, 8004308 <_free_r+0x4c>
 8004304:	42a3      	cmp	r3, r4
 8004306:	d9fa      	bls.n	80042fe <_free_r+0x42>
 8004308:	6811      	ldr	r1, [r2, #0]
 800430a:	1850      	adds	r0, r2, r1
 800430c:	42a0      	cmp	r0, r4
 800430e:	d10b      	bne.n	8004328 <_free_r+0x6c>
 8004310:	6820      	ldr	r0, [r4, #0]
 8004312:	4401      	add	r1, r0
 8004314:	1850      	adds	r0, r2, r1
 8004316:	4283      	cmp	r3, r0
 8004318:	6011      	str	r1, [r2, #0]
 800431a:	d1e0      	bne.n	80042de <_free_r+0x22>
 800431c:	6818      	ldr	r0, [r3, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	6053      	str	r3, [r2, #4]
 8004322:	4408      	add	r0, r1
 8004324:	6010      	str	r0, [r2, #0]
 8004326:	e7da      	b.n	80042de <_free_r+0x22>
 8004328:	d902      	bls.n	8004330 <_free_r+0x74>
 800432a:	230c      	movs	r3, #12
 800432c:	602b      	str	r3, [r5, #0]
 800432e:	e7d6      	b.n	80042de <_free_r+0x22>
 8004330:	6820      	ldr	r0, [r4, #0]
 8004332:	1821      	adds	r1, r4, r0
 8004334:	428b      	cmp	r3, r1
 8004336:	bf04      	itt	eq
 8004338:	6819      	ldreq	r1, [r3, #0]
 800433a:	685b      	ldreq	r3, [r3, #4]
 800433c:	6063      	str	r3, [r4, #4]
 800433e:	bf04      	itt	eq
 8004340:	1809      	addeq	r1, r1, r0
 8004342:	6021      	streq	r1, [r4, #0]
 8004344:	6054      	str	r4, [r2, #4]
 8004346:	e7ca      	b.n	80042de <_free_r+0x22>
 8004348:	bd38      	pop	{r3, r4, r5, pc}
 800434a:	bf00      	nop
 800434c:	2000031c 	.word	0x2000031c

08004350 <sbrk_aligned>:
 8004350:	b570      	push	{r4, r5, r6, lr}
 8004352:	4e0f      	ldr	r6, [pc, #60]	@ (8004390 <sbrk_aligned+0x40>)
 8004354:	460c      	mov	r4, r1
 8004356:	6831      	ldr	r1, [r6, #0]
 8004358:	4605      	mov	r5, r0
 800435a:	b911      	cbnz	r1, 8004362 <sbrk_aligned+0x12>
 800435c:	f000 fcb4 	bl	8004cc8 <_sbrk_r>
 8004360:	6030      	str	r0, [r6, #0]
 8004362:	4621      	mov	r1, r4
 8004364:	4628      	mov	r0, r5
 8004366:	f000 fcaf 	bl	8004cc8 <_sbrk_r>
 800436a:	1c43      	adds	r3, r0, #1
 800436c:	d103      	bne.n	8004376 <sbrk_aligned+0x26>
 800436e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004372:	4620      	mov	r0, r4
 8004374:	bd70      	pop	{r4, r5, r6, pc}
 8004376:	1cc4      	adds	r4, r0, #3
 8004378:	f024 0403 	bic.w	r4, r4, #3
 800437c:	42a0      	cmp	r0, r4
 800437e:	d0f8      	beq.n	8004372 <sbrk_aligned+0x22>
 8004380:	1a21      	subs	r1, r4, r0
 8004382:	4628      	mov	r0, r5
 8004384:	f000 fca0 	bl	8004cc8 <_sbrk_r>
 8004388:	3001      	adds	r0, #1
 800438a:	d1f2      	bne.n	8004372 <sbrk_aligned+0x22>
 800438c:	e7ef      	b.n	800436e <sbrk_aligned+0x1e>
 800438e:	bf00      	nop
 8004390:	20000318 	.word	0x20000318

08004394 <_malloc_r>:
 8004394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004398:	1ccd      	adds	r5, r1, #3
 800439a:	f025 0503 	bic.w	r5, r5, #3
 800439e:	3508      	adds	r5, #8
 80043a0:	2d0c      	cmp	r5, #12
 80043a2:	bf38      	it	cc
 80043a4:	250c      	movcc	r5, #12
 80043a6:	2d00      	cmp	r5, #0
 80043a8:	4606      	mov	r6, r0
 80043aa:	db01      	blt.n	80043b0 <_malloc_r+0x1c>
 80043ac:	42a9      	cmp	r1, r5
 80043ae:	d904      	bls.n	80043ba <_malloc_r+0x26>
 80043b0:	230c      	movs	r3, #12
 80043b2:	6033      	str	r3, [r6, #0]
 80043b4:	2000      	movs	r0, #0
 80043b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004490 <_malloc_r+0xfc>
 80043be:	f000 f869 	bl	8004494 <__malloc_lock>
 80043c2:	f8d8 3000 	ldr.w	r3, [r8]
 80043c6:	461c      	mov	r4, r3
 80043c8:	bb44      	cbnz	r4, 800441c <_malloc_r+0x88>
 80043ca:	4629      	mov	r1, r5
 80043cc:	4630      	mov	r0, r6
 80043ce:	f7ff ffbf 	bl	8004350 <sbrk_aligned>
 80043d2:	1c43      	adds	r3, r0, #1
 80043d4:	4604      	mov	r4, r0
 80043d6:	d158      	bne.n	800448a <_malloc_r+0xf6>
 80043d8:	f8d8 4000 	ldr.w	r4, [r8]
 80043dc:	4627      	mov	r7, r4
 80043de:	2f00      	cmp	r7, #0
 80043e0:	d143      	bne.n	800446a <_malloc_r+0xd6>
 80043e2:	2c00      	cmp	r4, #0
 80043e4:	d04b      	beq.n	800447e <_malloc_r+0xea>
 80043e6:	6823      	ldr	r3, [r4, #0]
 80043e8:	4639      	mov	r1, r7
 80043ea:	4630      	mov	r0, r6
 80043ec:	eb04 0903 	add.w	r9, r4, r3
 80043f0:	f000 fc6a 	bl	8004cc8 <_sbrk_r>
 80043f4:	4581      	cmp	r9, r0
 80043f6:	d142      	bne.n	800447e <_malloc_r+0xea>
 80043f8:	6821      	ldr	r1, [r4, #0]
 80043fa:	1a6d      	subs	r5, r5, r1
 80043fc:	4629      	mov	r1, r5
 80043fe:	4630      	mov	r0, r6
 8004400:	f7ff ffa6 	bl	8004350 <sbrk_aligned>
 8004404:	3001      	adds	r0, #1
 8004406:	d03a      	beq.n	800447e <_malloc_r+0xea>
 8004408:	6823      	ldr	r3, [r4, #0]
 800440a:	442b      	add	r3, r5
 800440c:	6023      	str	r3, [r4, #0]
 800440e:	f8d8 3000 	ldr.w	r3, [r8]
 8004412:	685a      	ldr	r2, [r3, #4]
 8004414:	bb62      	cbnz	r2, 8004470 <_malloc_r+0xdc>
 8004416:	f8c8 7000 	str.w	r7, [r8]
 800441a:	e00f      	b.n	800443c <_malloc_r+0xa8>
 800441c:	6822      	ldr	r2, [r4, #0]
 800441e:	1b52      	subs	r2, r2, r5
 8004420:	d420      	bmi.n	8004464 <_malloc_r+0xd0>
 8004422:	2a0b      	cmp	r2, #11
 8004424:	d917      	bls.n	8004456 <_malloc_r+0xc2>
 8004426:	1961      	adds	r1, r4, r5
 8004428:	42a3      	cmp	r3, r4
 800442a:	6025      	str	r5, [r4, #0]
 800442c:	bf18      	it	ne
 800442e:	6059      	strne	r1, [r3, #4]
 8004430:	6863      	ldr	r3, [r4, #4]
 8004432:	bf08      	it	eq
 8004434:	f8c8 1000 	streq.w	r1, [r8]
 8004438:	5162      	str	r2, [r4, r5]
 800443a:	604b      	str	r3, [r1, #4]
 800443c:	4630      	mov	r0, r6
 800443e:	f000 f82f 	bl	80044a0 <__malloc_unlock>
 8004442:	f104 000b 	add.w	r0, r4, #11
 8004446:	1d23      	adds	r3, r4, #4
 8004448:	f020 0007 	bic.w	r0, r0, #7
 800444c:	1ac2      	subs	r2, r0, r3
 800444e:	bf1c      	itt	ne
 8004450:	1a1b      	subne	r3, r3, r0
 8004452:	50a3      	strne	r3, [r4, r2]
 8004454:	e7af      	b.n	80043b6 <_malloc_r+0x22>
 8004456:	6862      	ldr	r2, [r4, #4]
 8004458:	42a3      	cmp	r3, r4
 800445a:	bf0c      	ite	eq
 800445c:	f8c8 2000 	streq.w	r2, [r8]
 8004460:	605a      	strne	r2, [r3, #4]
 8004462:	e7eb      	b.n	800443c <_malloc_r+0xa8>
 8004464:	4623      	mov	r3, r4
 8004466:	6864      	ldr	r4, [r4, #4]
 8004468:	e7ae      	b.n	80043c8 <_malloc_r+0x34>
 800446a:	463c      	mov	r4, r7
 800446c:	687f      	ldr	r7, [r7, #4]
 800446e:	e7b6      	b.n	80043de <_malloc_r+0x4a>
 8004470:	461a      	mov	r2, r3
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	42a3      	cmp	r3, r4
 8004476:	d1fb      	bne.n	8004470 <_malloc_r+0xdc>
 8004478:	2300      	movs	r3, #0
 800447a:	6053      	str	r3, [r2, #4]
 800447c:	e7de      	b.n	800443c <_malloc_r+0xa8>
 800447e:	230c      	movs	r3, #12
 8004480:	6033      	str	r3, [r6, #0]
 8004482:	4630      	mov	r0, r6
 8004484:	f000 f80c 	bl	80044a0 <__malloc_unlock>
 8004488:	e794      	b.n	80043b4 <_malloc_r+0x20>
 800448a:	6005      	str	r5, [r0, #0]
 800448c:	e7d6      	b.n	800443c <_malloc_r+0xa8>
 800448e:	bf00      	nop
 8004490:	2000031c 	.word	0x2000031c

08004494 <__malloc_lock>:
 8004494:	4801      	ldr	r0, [pc, #4]	@ (800449c <__malloc_lock+0x8>)
 8004496:	f7ff bf0e 	b.w	80042b6 <__retarget_lock_acquire_recursive>
 800449a:	bf00      	nop
 800449c:	20000314 	.word	0x20000314

080044a0 <__malloc_unlock>:
 80044a0:	4801      	ldr	r0, [pc, #4]	@ (80044a8 <__malloc_unlock+0x8>)
 80044a2:	f7ff bf09 	b.w	80042b8 <__retarget_lock_release_recursive>
 80044a6:	bf00      	nop
 80044a8:	20000314 	.word	0x20000314

080044ac <__sfputc_r>:
 80044ac:	6893      	ldr	r3, [r2, #8]
 80044ae:	3b01      	subs	r3, #1
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	b410      	push	{r4}
 80044b4:	6093      	str	r3, [r2, #8]
 80044b6:	da08      	bge.n	80044ca <__sfputc_r+0x1e>
 80044b8:	6994      	ldr	r4, [r2, #24]
 80044ba:	42a3      	cmp	r3, r4
 80044bc:	db01      	blt.n	80044c2 <__sfputc_r+0x16>
 80044be:	290a      	cmp	r1, #10
 80044c0:	d103      	bne.n	80044ca <__sfputc_r+0x1e>
 80044c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044c6:	f000 bb6b 	b.w	8004ba0 <__swbuf_r>
 80044ca:	6813      	ldr	r3, [r2, #0]
 80044cc:	1c58      	adds	r0, r3, #1
 80044ce:	6010      	str	r0, [r2, #0]
 80044d0:	7019      	strb	r1, [r3, #0]
 80044d2:	4608      	mov	r0, r1
 80044d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044d8:	4770      	bx	lr

080044da <__sfputs_r>:
 80044da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044dc:	4606      	mov	r6, r0
 80044de:	460f      	mov	r7, r1
 80044e0:	4614      	mov	r4, r2
 80044e2:	18d5      	adds	r5, r2, r3
 80044e4:	42ac      	cmp	r4, r5
 80044e6:	d101      	bne.n	80044ec <__sfputs_r+0x12>
 80044e8:	2000      	movs	r0, #0
 80044ea:	e007      	b.n	80044fc <__sfputs_r+0x22>
 80044ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044f0:	463a      	mov	r2, r7
 80044f2:	4630      	mov	r0, r6
 80044f4:	f7ff ffda 	bl	80044ac <__sfputc_r>
 80044f8:	1c43      	adds	r3, r0, #1
 80044fa:	d1f3      	bne.n	80044e4 <__sfputs_r+0xa>
 80044fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004500 <_vfiprintf_r>:
 8004500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004504:	460d      	mov	r5, r1
 8004506:	b09d      	sub	sp, #116	@ 0x74
 8004508:	4614      	mov	r4, r2
 800450a:	4698      	mov	r8, r3
 800450c:	4606      	mov	r6, r0
 800450e:	b118      	cbz	r0, 8004518 <_vfiprintf_r+0x18>
 8004510:	6a03      	ldr	r3, [r0, #32]
 8004512:	b90b      	cbnz	r3, 8004518 <_vfiprintf_r+0x18>
 8004514:	f7ff fdca 	bl	80040ac <__sinit>
 8004518:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800451a:	07d9      	lsls	r1, r3, #31
 800451c:	d405      	bmi.n	800452a <_vfiprintf_r+0x2a>
 800451e:	89ab      	ldrh	r3, [r5, #12]
 8004520:	059a      	lsls	r2, r3, #22
 8004522:	d402      	bmi.n	800452a <_vfiprintf_r+0x2a>
 8004524:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004526:	f7ff fec6 	bl	80042b6 <__retarget_lock_acquire_recursive>
 800452a:	89ab      	ldrh	r3, [r5, #12]
 800452c:	071b      	lsls	r3, r3, #28
 800452e:	d501      	bpl.n	8004534 <_vfiprintf_r+0x34>
 8004530:	692b      	ldr	r3, [r5, #16]
 8004532:	b99b      	cbnz	r3, 800455c <_vfiprintf_r+0x5c>
 8004534:	4629      	mov	r1, r5
 8004536:	4630      	mov	r0, r6
 8004538:	f000 fb70 	bl	8004c1c <__swsetup_r>
 800453c:	b170      	cbz	r0, 800455c <_vfiprintf_r+0x5c>
 800453e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004540:	07dc      	lsls	r4, r3, #31
 8004542:	d504      	bpl.n	800454e <_vfiprintf_r+0x4e>
 8004544:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004548:	b01d      	add	sp, #116	@ 0x74
 800454a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800454e:	89ab      	ldrh	r3, [r5, #12]
 8004550:	0598      	lsls	r0, r3, #22
 8004552:	d4f7      	bmi.n	8004544 <_vfiprintf_r+0x44>
 8004554:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004556:	f7ff feaf 	bl	80042b8 <__retarget_lock_release_recursive>
 800455a:	e7f3      	b.n	8004544 <_vfiprintf_r+0x44>
 800455c:	2300      	movs	r3, #0
 800455e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004560:	2320      	movs	r3, #32
 8004562:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004566:	f8cd 800c 	str.w	r8, [sp, #12]
 800456a:	2330      	movs	r3, #48	@ 0x30
 800456c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800471c <_vfiprintf_r+0x21c>
 8004570:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004574:	f04f 0901 	mov.w	r9, #1
 8004578:	4623      	mov	r3, r4
 800457a:	469a      	mov	sl, r3
 800457c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004580:	b10a      	cbz	r2, 8004586 <_vfiprintf_r+0x86>
 8004582:	2a25      	cmp	r2, #37	@ 0x25
 8004584:	d1f9      	bne.n	800457a <_vfiprintf_r+0x7a>
 8004586:	ebba 0b04 	subs.w	fp, sl, r4
 800458a:	d00b      	beq.n	80045a4 <_vfiprintf_r+0xa4>
 800458c:	465b      	mov	r3, fp
 800458e:	4622      	mov	r2, r4
 8004590:	4629      	mov	r1, r5
 8004592:	4630      	mov	r0, r6
 8004594:	f7ff ffa1 	bl	80044da <__sfputs_r>
 8004598:	3001      	adds	r0, #1
 800459a:	f000 80a7 	beq.w	80046ec <_vfiprintf_r+0x1ec>
 800459e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80045a0:	445a      	add	r2, fp
 80045a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80045a4:	f89a 3000 	ldrb.w	r3, [sl]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f000 809f 	beq.w	80046ec <_vfiprintf_r+0x1ec>
 80045ae:	2300      	movs	r3, #0
 80045b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80045b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045b8:	f10a 0a01 	add.w	sl, sl, #1
 80045bc:	9304      	str	r3, [sp, #16]
 80045be:	9307      	str	r3, [sp, #28]
 80045c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80045c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80045c6:	4654      	mov	r4, sl
 80045c8:	2205      	movs	r2, #5
 80045ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045ce:	4853      	ldr	r0, [pc, #332]	@ (800471c <_vfiprintf_r+0x21c>)
 80045d0:	f7fb fe1e 	bl	8000210 <memchr>
 80045d4:	9a04      	ldr	r2, [sp, #16]
 80045d6:	b9d8      	cbnz	r0, 8004610 <_vfiprintf_r+0x110>
 80045d8:	06d1      	lsls	r1, r2, #27
 80045da:	bf44      	itt	mi
 80045dc:	2320      	movmi	r3, #32
 80045de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045e2:	0713      	lsls	r3, r2, #28
 80045e4:	bf44      	itt	mi
 80045e6:	232b      	movmi	r3, #43	@ 0x2b
 80045e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045ec:	f89a 3000 	ldrb.w	r3, [sl]
 80045f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80045f2:	d015      	beq.n	8004620 <_vfiprintf_r+0x120>
 80045f4:	9a07      	ldr	r2, [sp, #28]
 80045f6:	4654      	mov	r4, sl
 80045f8:	2000      	movs	r0, #0
 80045fa:	f04f 0c0a 	mov.w	ip, #10
 80045fe:	4621      	mov	r1, r4
 8004600:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004604:	3b30      	subs	r3, #48	@ 0x30
 8004606:	2b09      	cmp	r3, #9
 8004608:	d94b      	bls.n	80046a2 <_vfiprintf_r+0x1a2>
 800460a:	b1b0      	cbz	r0, 800463a <_vfiprintf_r+0x13a>
 800460c:	9207      	str	r2, [sp, #28]
 800460e:	e014      	b.n	800463a <_vfiprintf_r+0x13a>
 8004610:	eba0 0308 	sub.w	r3, r0, r8
 8004614:	fa09 f303 	lsl.w	r3, r9, r3
 8004618:	4313      	orrs	r3, r2
 800461a:	9304      	str	r3, [sp, #16]
 800461c:	46a2      	mov	sl, r4
 800461e:	e7d2      	b.n	80045c6 <_vfiprintf_r+0xc6>
 8004620:	9b03      	ldr	r3, [sp, #12]
 8004622:	1d19      	adds	r1, r3, #4
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	9103      	str	r1, [sp, #12]
 8004628:	2b00      	cmp	r3, #0
 800462a:	bfbb      	ittet	lt
 800462c:	425b      	neglt	r3, r3
 800462e:	f042 0202 	orrlt.w	r2, r2, #2
 8004632:	9307      	strge	r3, [sp, #28]
 8004634:	9307      	strlt	r3, [sp, #28]
 8004636:	bfb8      	it	lt
 8004638:	9204      	strlt	r2, [sp, #16]
 800463a:	7823      	ldrb	r3, [r4, #0]
 800463c:	2b2e      	cmp	r3, #46	@ 0x2e
 800463e:	d10a      	bne.n	8004656 <_vfiprintf_r+0x156>
 8004640:	7863      	ldrb	r3, [r4, #1]
 8004642:	2b2a      	cmp	r3, #42	@ 0x2a
 8004644:	d132      	bne.n	80046ac <_vfiprintf_r+0x1ac>
 8004646:	9b03      	ldr	r3, [sp, #12]
 8004648:	1d1a      	adds	r2, r3, #4
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	9203      	str	r2, [sp, #12]
 800464e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004652:	3402      	adds	r4, #2
 8004654:	9305      	str	r3, [sp, #20]
 8004656:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800472c <_vfiprintf_r+0x22c>
 800465a:	7821      	ldrb	r1, [r4, #0]
 800465c:	2203      	movs	r2, #3
 800465e:	4650      	mov	r0, sl
 8004660:	f7fb fdd6 	bl	8000210 <memchr>
 8004664:	b138      	cbz	r0, 8004676 <_vfiprintf_r+0x176>
 8004666:	9b04      	ldr	r3, [sp, #16]
 8004668:	eba0 000a 	sub.w	r0, r0, sl
 800466c:	2240      	movs	r2, #64	@ 0x40
 800466e:	4082      	lsls	r2, r0
 8004670:	4313      	orrs	r3, r2
 8004672:	3401      	adds	r4, #1
 8004674:	9304      	str	r3, [sp, #16]
 8004676:	f814 1b01 	ldrb.w	r1, [r4], #1
 800467a:	4829      	ldr	r0, [pc, #164]	@ (8004720 <_vfiprintf_r+0x220>)
 800467c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004680:	2206      	movs	r2, #6
 8004682:	f7fb fdc5 	bl	8000210 <memchr>
 8004686:	2800      	cmp	r0, #0
 8004688:	d03f      	beq.n	800470a <_vfiprintf_r+0x20a>
 800468a:	4b26      	ldr	r3, [pc, #152]	@ (8004724 <_vfiprintf_r+0x224>)
 800468c:	bb1b      	cbnz	r3, 80046d6 <_vfiprintf_r+0x1d6>
 800468e:	9b03      	ldr	r3, [sp, #12]
 8004690:	3307      	adds	r3, #7
 8004692:	f023 0307 	bic.w	r3, r3, #7
 8004696:	3308      	adds	r3, #8
 8004698:	9303      	str	r3, [sp, #12]
 800469a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800469c:	443b      	add	r3, r7
 800469e:	9309      	str	r3, [sp, #36]	@ 0x24
 80046a0:	e76a      	b.n	8004578 <_vfiprintf_r+0x78>
 80046a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80046a6:	460c      	mov	r4, r1
 80046a8:	2001      	movs	r0, #1
 80046aa:	e7a8      	b.n	80045fe <_vfiprintf_r+0xfe>
 80046ac:	2300      	movs	r3, #0
 80046ae:	3401      	adds	r4, #1
 80046b0:	9305      	str	r3, [sp, #20]
 80046b2:	4619      	mov	r1, r3
 80046b4:	f04f 0c0a 	mov.w	ip, #10
 80046b8:	4620      	mov	r0, r4
 80046ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046be:	3a30      	subs	r2, #48	@ 0x30
 80046c0:	2a09      	cmp	r2, #9
 80046c2:	d903      	bls.n	80046cc <_vfiprintf_r+0x1cc>
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d0c6      	beq.n	8004656 <_vfiprintf_r+0x156>
 80046c8:	9105      	str	r1, [sp, #20]
 80046ca:	e7c4      	b.n	8004656 <_vfiprintf_r+0x156>
 80046cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80046d0:	4604      	mov	r4, r0
 80046d2:	2301      	movs	r3, #1
 80046d4:	e7f0      	b.n	80046b8 <_vfiprintf_r+0x1b8>
 80046d6:	ab03      	add	r3, sp, #12
 80046d8:	9300      	str	r3, [sp, #0]
 80046da:	462a      	mov	r2, r5
 80046dc:	4b12      	ldr	r3, [pc, #72]	@ (8004728 <_vfiprintf_r+0x228>)
 80046de:	a904      	add	r1, sp, #16
 80046e0:	4630      	mov	r0, r6
 80046e2:	f3af 8000 	nop.w
 80046e6:	4607      	mov	r7, r0
 80046e8:	1c78      	adds	r0, r7, #1
 80046ea:	d1d6      	bne.n	800469a <_vfiprintf_r+0x19a>
 80046ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80046ee:	07d9      	lsls	r1, r3, #31
 80046f0:	d405      	bmi.n	80046fe <_vfiprintf_r+0x1fe>
 80046f2:	89ab      	ldrh	r3, [r5, #12]
 80046f4:	059a      	lsls	r2, r3, #22
 80046f6:	d402      	bmi.n	80046fe <_vfiprintf_r+0x1fe>
 80046f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80046fa:	f7ff fddd 	bl	80042b8 <__retarget_lock_release_recursive>
 80046fe:	89ab      	ldrh	r3, [r5, #12]
 8004700:	065b      	lsls	r3, r3, #25
 8004702:	f53f af1f 	bmi.w	8004544 <_vfiprintf_r+0x44>
 8004706:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004708:	e71e      	b.n	8004548 <_vfiprintf_r+0x48>
 800470a:	ab03      	add	r3, sp, #12
 800470c:	9300      	str	r3, [sp, #0]
 800470e:	462a      	mov	r2, r5
 8004710:	4b05      	ldr	r3, [pc, #20]	@ (8004728 <_vfiprintf_r+0x228>)
 8004712:	a904      	add	r1, sp, #16
 8004714:	4630      	mov	r0, r6
 8004716:	f000 f879 	bl	800480c <_printf_i>
 800471a:	e7e4      	b.n	80046e6 <_vfiprintf_r+0x1e6>
 800471c:	08004e24 	.word	0x08004e24
 8004720:	08004e2e 	.word	0x08004e2e
 8004724:	00000000 	.word	0x00000000
 8004728:	080044db 	.word	0x080044db
 800472c:	08004e2a 	.word	0x08004e2a

08004730 <_printf_common>:
 8004730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004734:	4616      	mov	r6, r2
 8004736:	4698      	mov	r8, r3
 8004738:	688a      	ldr	r2, [r1, #8]
 800473a:	690b      	ldr	r3, [r1, #16]
 800473c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004740:	4293      	cmp	r3, r2
 8004742:	bfb8      	it	lt
 8004744:	4613      	movlt	r3, r2
 8004746:	6033      	str	r3, [r6, #0]
 8004748:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800474c:	4607      	mov	r7, r0
 800474e:	460c      	mov	r4, r1
 8004750:	b10a      	cbz	r2, 8004756 <_printf_common+0x26>
 8004752:	3301      	adds	r3, #1
 8004754:	6033      	str	r3, [r6, #0]
 8004756:	6823      	ldr	r3, [r4, #0]
 8004758:	0699      	lsls	r1, r3, #26
 800475a:	bf42      	ittt	mi
 800475c:	6833      	ldrmi	r3, [r6, #0]
 800475e:	3302      	addmi	r3, #2
 8004760:	6033      	strmi	r3, [r6, #0]
 8004762:	6825      	ldr	r5, [r4, #0]
 8004764:	f015 0506 	ands.w	r5, r5, #6
 8004768:	d106      	bne.n	8004778 <_printf_common+0x48>
 800476a:	f104 0a19 	add.w	sl, r4, #25
 800476e:	68e3      	ldr	r3, [r4, #12]
 8004770:	6832      	ldr	r2, [r6, #0]
 8004772:	1a9b      	subs	r3, r3, r2
 8004774:	42ab      	cmp	r3, r5
 8004776:	dc26      	bgt.n	80047c6 <_printf_common+0x96>
 8004778:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800477c:	6822      	ldr	r2, [r4, #0]
 800477e:	3b00      	subs	r3, #0
 8004780:	bf18      	it	ne
 8004782:	2301      	movne	r3, #1
 8004784:	0692      	lsls	r2, r2, #26
 8004786:	d42b      	bmi.n	80047e0 <_printf_common+0xb0>
 8004788:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800478c:	4641      	mov	r1, r8
 800478e:	4638      	mov	r0, r7
 8004790:	47c8      	blx	r9
 8004792:	3001      	adds	r0, #1
 8004794:	d01e      	beq.n	80047d4 <_printf_common+0xa4>
 8004796:	6823      	ldr	r3, [r4, #0]
 8004798:	6922      	ldr	r2, [r4, #16]
 800479a:	f003 0306 	and.w	r3, r3, #6
 800479e:	2b04      	cmp	r3, #4
 80047a0:	bf02      	ittt	eq
 80047a2:	68e5      	ldreq	r5, [r4, #12]
 80047a4:	6833      	ldreq	r3, [r6, #0]
 80047a6:	1aed      	subeq	r5, r5, r3
 80047a8:	68a3      	ldr	r3, [r4, #8]
 80047aa:	bf0c      	ite	eq
 80047ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047b0:	2500      	movne	r5, #0
 80047b2:	4293      	cmp	r3, r2
 80047b4:	bfc4      	itt	gt
 80047b6:	1a9b      	subgt	r3, r3, r2
 80047b8:	18ed      	addgt	r5, r5, r3
 80047ba:	2600      	movs	r6, #0
 80047bc:	341a      	adds	r4, #26
 80047be:	42b5      	cmp	r5, r6
 80047c0:	d11a      	bne.n	80047f8 <_printf_common+0xc8>
 80047c2:	2000      	movs	r0, #0
 80047c4:	e008      	b.n	80047d8 <_printf_common+0xa8>
 80047c6:	2301      	movs	r3, #1
 80047c8:	4652      	mov	r2, sl
 80047ca:	4641      	mov	r1, r8
 80047cc:	4638      	mov	r0, r7
 80047ce:	47c8      	blx	r9
 80047d0:	3001      	adds	r0, #1
 80047d2:	d103      	bne.n	80047dc <_printf_common+0xac>
 80047d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047dc:	3501      	adds	r5, #1
 80047de:	e7c6      	b.n	800476e <_printf_common+0x3e>
 80047e0:	18e1      	adds	r1, r4, r3
 80047e2:	1c5a      	adds	r2, r3, #1
 80047e4:	2030      	movs	r0, #48	@ 0x30
 80047e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80047ea:	4422      	add	r2, r4
 80047ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80047f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80047f4:	3302      	adds	r3, #2
 80047f6:	e7c7      	b.n	8004788 <_printf_common+0x58>
 80047f8:	2301      	movs	r3, #1
 80047fa:	4622      	mov	r2, r4
 80047fc:	4641      	mov	r1, r8
 80047fe:	4638      	mov	r0, r7
 8004800:	47c8      	blx	r9
 8004802:	3001      	adds	r0, #1
 8004804:	d0e6      	beq.n	80047d4 <_printf_common+0xa4>
 8004806:	3601      	adds	r6, #1
 8004808:	e7d9      	b.n	80047be <_printf_common+0x8e>
	...

0800480c <_printf_i>:
 800480c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004810:	7e0f      	ldrb	r7, [r1, #24]
 8004812:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004814:	2f78      	cmp	r7, #120	@ 0x78
 8004816:	4691      	mov	r9, r2
 8004818:	4680      	mov	r8, r0
 800481a:	460c      	mov	r4, r1
 800481c:	469a      	mov	sl, r3
 800481e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004822:	d807      	bhi.n	8004834 <_printf_i+0x28>
 8004824:	2f62      	cmp	r7, #98	@ 0x62
 8004826:	d80a      	bhi.n	800483e <_printf_i+0x32>
 8004828:	2f00      	cmp	r7, #0
 800482a:	f000 80d1 	beq.w	80049d0 <_printf_i+0x1c4>
 800482e:	2f58      	cmp	r7, #88	@ 0x58
 8004830:	f000 80b8 	beq.w	80049a4 <_printf_i+0x198>
 8004834:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004838:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800483c:	e03a      	b.n	80048b4 <_printf_i+0xa8>
 800483e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004842:	2b15      	cmp	r3, #21
 8004844:	d8f6      	bhi.n	8004834 <_printf_i+0x28>
 8004846:	a101      	add	r1, pc, #4	@ (adr r1, 800484c <_printf_i+0x40>)
 8004848:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800484c:	080048a5 	.word	0x080048a5
 8004850:	080048b9 	.word	0x080048b9
 8004854:	08004835 	.word	0x08004835
 8004858:	08004835 	.word	0x08004835
 800485c:	08004835 	.word	0x08004835
 8004860:	08004835 	.word	0x08004835
 8004864:	080048b9 	.word	0x080048b9
 8004868:	08004835 	.word	0x08004835
 800486c:	08004835 	.word	0x08004835
 8004870:	08004835 	.word	0x08004835
 8004874:	08004835 	.word	0x08004835
 8004878:	080049b7 	.word	0x080049b7
 800487c:	080048e3 	.word	0x080048e3
 8004880:	08004971 	.word	0x08004971
 8004884:	08004835 	.word	0x08004835
 8004888:	08004835 	.word	0x08004835
 800488c:	080049d9 	.word	0x080049d9
 8004890:	08004835 	.word	0x08004835
 8004894:	080048e3 	.word	0x080048e3
 8004898:	08004835 	.word	0x08004835
 800489c:	08004835 	.word	0x08004835
 80048a0:	08004979 	.word	0x08004979
 80048a4:	6833      	ldr	r3, [r6, #0]
 80048a6:	1d1a      	adds	r2, r3, #4
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	6032      	str	r2, [r6, #0]
 80048ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80048b4:	2301      	movs	r3, #1
 80048b6:	e09c      	b.n	80049f2 <_printf_i+0x1e6>
 80048b8:	6833      	ldr	r3, [r6, #0]
 80048ba:	6820      	ldr	r0, [r4, #0]
 80048bc:	1d19      	adds	r1, r3, #4
 80048be:	6031      	str	r1, [r6, #0]
 80048c0:	0606      	lsls	r6, r0, #24
 80048c2:	d501      	bpl.n	80048c8 <_printf_i+0xbc>
 80048c4:	681d      	ldr	r5, [r3, #0]
 80048c6:	e003      	b.n	80048d0 <_printf_i+0xc4>
 80048c8:	0645      	lsls	r5, r0, #25
 80048ca:	d5fb      	bpl.n	80048c4 <_printf_i+0xb8>
 80048cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80048d0:	2d00      	cmp	r5, #0
 80048d2:	da03      	bge.n	80048dc <_printf_i+0xd0>
 80048d4:	232d      	movs	r3, #45	@ 0x2d
 80048d6:	426d      	negs	r5, r5
 80048d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048dc:	4858      	ldr	r0, [pc, #352]	@ (8004a40 <_printf_i+0x234>)
 80048de:	230a      	movs	r3, #10
 80048e0:	e011      	b.n	8004906 <_printf_i+0xfa>
 80048e2:	6821      	ldr	r1, [r4, #0]
 80048e4:	6833      	ldr	r3, [r6, #0]
 80048e6:	0608      	lsls	r0, r1, #24
 80048e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80048ec:	d402      	bmi.n	80048f4 <_printf_i+0xe8>
 80048ee:	0649      	lsls	r1, r1, #25
 80048f0:	bf48      	it	mi
 80048f2:	b2ad      	uxthmi	r5, r5
 80048f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80048f6:	4852      	ldr	r0, [pc, #328]	@ (8004a40 <_printf_i+0x234>)
 80048f8:	6033      	str	r3, [r6, #0]
 80048fa:	bf14      	ite	ne
 80048fc:	230a      	movne	r3, #10
 80048fe:	2308      	moveq	r3, #8
 8004900:	2100      	movs	r1, #0
 8004902:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004906:	6866      	ldr	r6, [r4, #4]
 8004908:	60a6      	str	r6, [r4, #8]
 800490a:	2e00      	cmp	r6, #0
 800490c:	db05      	blt.n	800491a <_printf_i+0x10e>
 800490e:	6821      	ldr	r1, [r4, #0]
 8004910:	432e      	orrs	r6, r5
 8004912:	f021 0104 	bic.w	r1, r1, #4
 8004916:	6021      	str	r1, [r4, #0]
 8004918:	d04b      	beq.n	80049b2 <_printf_i+0x1a6>
 800491a:	4616      	mov	r6, r2
 800491c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004920:	fb03 5711 	mls	r7, r3, r1, r5
 8004924:	5dc7      	ldrb	r7, [r0, r7]
 8004926:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800492a:	462f      	mov	r7, r5
 800492c:	42bb      	cmp	r3, r7
 800492e:	460d      	mov	r5, r1
 8004930:	d9f4      	bls.n	800491c <_printf_i+0x110>
 8004932:	2b08      	cmp	r3, #8
 8004934:	d10b      	bne.n	800494e <_printf_i+0x142>
 8004936:	6823      	ldr	r3, [r4, #0]
 8004938:	07df      	lsls	r7, r3, #31
 800493a:	d508      	bpl.n	800494e <_printf_i+0x142>
 800493c:	6923      	ldr	r3, [r4, #16]
 800493e:	6861      	ldr	r1, [r4, #4]
 8004940:	4299      	cmp	r1, r3
 8004942:	bfde      	ittt	le
 8004944:	2330      	movle	r3, #48	@ 0x30
 8004946:	f806 3c01 	strble.w	r3, [r6, #-1]
 800494a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800494e:	1b92      	subs	r2, r2, r6
 8004950:	6122      	str	r2, [r4, #16]
 8004952:	f8cd a000 	str.w	sl, [sp]
 8004956:	464b      	mov	r3, r9
 8004958:	aa03      	add	r2, sp, #12
 800495a:	4621      	mov	r1, r4
 800495c:	4640      	mov	r0, r8
 800495e:	f7ff fee7 	bl	8004730 <_printf_common>
 8004962:	3001      	adds	r0, #1
 8004964:	d14a      	bne.n	80049fc <_printf_i+0x1f0>
 8004966:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800496a:	b004      	add	sp, #16
 800496c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004970:	6823      	ldr	r3, [r4, #0]
 8004972:	f043 0320 	orr.w	r3, r3, #32
 8004976:	6023      	str	r3, [r4, #0]
 8004978:	4832      	ldr	r0, [pc, #200]	@ (8004a44 <_printf_i+0x238>)
 800497a:	2778      	movs	r7, #120	@ 0x78
 800497c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004980:	6823      	ldr	r3, [r4, #0]
 8004982:	6831      	ldr	r1, [r6, #0]
 8004984:	061f      	lsls	r7, r3, #24
 8004986:	f851 5b04 	ldr.w	r5, [r1], #4
 800498a:	d402      	bmi.n	8004992 <_printf_i+0x186>
 800498c:	065f      	lsls	r7, r3, #25
 800498e:	bf48      	it	mi
 8004990:	b2ad      	uxthmi	r5, r5
 8004992:	6031      	str	r1, [r6, #0]
 8004994:	07d9      	lsls	r1, r3, #31
 8004996:	bf44      	itt	mi
 8004998:	f043 0320 	orrmi.w	r3, r3, #32
 800499c:	6023      	strmi	r3, [r4, #0]
 800499e:	b11d      	cbz	r5, 80049a8 <_printf_i+0x19c>
 80049a0:	2310      	movs	r3, #16
 80049a2:	e7ad      	b.n	8004900 <_printf_i+0xf4>
 80049a4:	4826      	ldr	r0, [pc, #152]	@ (8004a40 <_printf_i+0x234>)
 80049a6:	e7e9      	b.n	800497c <_printf_i+0x170>
 80049a8:	6823      	ldr	r3, [r4, #0]
 80049aa:	f023 0320 	bic.w	r3, r3, #32
 80049ae:	6023      	str	r3, [r4, #0]
 80049b0:	e7f6      	b.n	80049a0 <_printf_i+0x194>
 80049b2:	4616      	mov	r6, r2
 80049b4:	e7bd      	b.n	8004932 <_printf_i+0x126>
 80049b6:	6833      	ldr	r3, [r6, #0]
 80049b8:	6825      	ldr	r5, [r4, #0]
 80049ba:	6961      	ldr	r1, [r4, #20]
 80049bc:	1d18      	adds	r0, r3, #4
 80049be:	6030      	str	r0, [r6, #0]
 80049c0:	062e      	lsls	r6, r5, #24
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	d501      	bpl.n	80049ca <_printf_i+0x1be>
 80049c6:	6019      	str	r1, [r3, #0]
 80049c8:	e002      	b.n	80049d0 <_printf_i+0x1c4>
 80049ca:	0668      	lsls	r0, r5, #25
 80049cc:	d5fb      	bpl.n	80049c6 <_printf_i+0x1ba>
 80049ce:	8019      	strh	r1, [r3, #0]
 80049d0:	2300      	movs	r3, #0
 80049d2:	6123      	str	r3, [r4, #16]
 80049d4:	4616      	mov	r6, r2
 80049d6:	e7bc      	b.n	8004952 <_printf_i+0x146>
 80049d8:	6833      	ldr	r3, [r6, #0]
 80049da:	1d1a      	adds	r2, r3, #4
 80049dc:	6032      	str	r2, [r6, #0]
 80049de:	681e      	ldr	r6, [r3, #0]
 80049e0:	6862      	ldr	r2, [r4, #4]
 80049e2:	2100      	movs	r1, #0
 80049e4:	4630      	mov	r0, r6
 80049e6:	f7fb fc13 	bl	8000210 <memchr>
 80049ea:	b108      	cbz	r0, 80049f0 <_printf_i+0x1e4>
 80049ec:	1b80      	subs	r0, r0, r6
 80049ee:	6060      	str	r0, [r4, #4]
 80049f0:	6863      	ldr	r3, [r4, #4]
 80049f2:	6123      	str	r3, [r4, #16]
 80049f4:	2300      	movs	r3, #0
 80049f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049fa:	e7aa      	b.n	8004952 <_printf_i+0x146>
 80049fc:	6923      	ldr	r3, [r4, #16]
 80049fe:	4632      	mov	r2, r6
 8004a00:	4649      	mov	r1, r9
 8004a02:	4640      	mov	r0, r8
 8004a04:	47d0      	blx	sl
 8004a06:	3001      	adds	r0, #1
 8004a08:	d0ad      	beq.n	8004966 <_printf_i+0x15a>
 8004a0a:	6823      	ldr	r3, [r4, #0]
 8004a0c:	079b      	lsls	r3, r3, #30
 8004a0e:	d413      	bmi.n	8004a38 <_printf_i+0x22c>
 8004a10:	68e0      	ldr	r0, [r4, #12]
 8004a12:	9b03      	ldr	r3, [sp, #12]
 8004a14:	4298      	cmp	r0, r3
 8004a16:	bfb8      	it	lt
 8004a18:	4618      	movlt	r0, r3
 8004a1a:	e7a6      	b.n	800496a <_printf_i+0x15e>
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	4632      	mov	r2, r6
 8004a20:	4649      	mov	r1, r9
 8004a22:	4640      	mov	r0, r8
 8004a24:	47d0      	blx	sl
 8004a26:	3001      	adds	r0, #1
 8004a28:	d09d      	beq.n	8004966 <_printf_i+0x15a>
 8004a2a:	3501      	adds	r5, #1
 8004a2c:	68e3      	ldr	r3, [r4, #12]
 8004a2e:	9903      	ldr	r1, [sp, #12]
 8004a30:	1a5b      	subs	r3, r3, r1
 8004a32:	42ab      	cmp	r3, r5
 8004a34:	dcf2      	bgt.n	8004a1c <_printf_i+0x210>
 8004a36:	e7eb      	b.n	8004a10 <_printf_i+0x204>
 8004a38:	2500      	movs	r5, #0
 8004a3a:	f104 0619 	add.w	r6, r4, #25
 8004a3e:	e7f5      	b.n	8004a2c <_printf_i+0x220>
 8004a40:	08004e35 	.word	0x08004e35
 8004a44:	08004e46 	.word	0x08004e46

08004a48 <__sflush_r>:
 8004a48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a50:	0716      	lsls	r6, r2, #28
 8004a52:	4605      	mov	r5, r0
 8004a54:	460c      	mov	r4, r1
 8004a56:	d454      	bmi.n	8004b02 <__sflush_r+0xba>
 8004a58:	684b      	ldr	r3, [r1, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	dc02      	bgt.n	8004a64 <__sflush_r+0x1c>
 8004a5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	dd48      	ble.n	8004af6 <__sflush_r+0xae>
 8004a64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a66:	2e00      	cmp	r6, #0
 8004a68:	d045      	beq.n	8004af6 <__sflush_r+0xae>
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004a70:	682f      	ldr	r7, [r5, #0]
 8004a72:	6a21      	ldr	r1, [r4, #32]
 8004a74:	602b      	str	r3, [r5, #0]
 8004a76:	d030      	beq.n	8004ada <__sflush_r+0x92>
 8004a78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004a7a:	89a3      	ldrh	r3, [r4, #12]
 8004a7c:	0759      	lsls	r1, r3, #29
 8004a7e:	d505      	bpl.n	8004a8c <__sflush_r+0x44>
 8004a80:	6863      	ldr	r3, [r4, #4]
 8004a82:	1ad2      	subs	r2, r2, r3
 8004a84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004a86:	b10b      	cbz	r3, 8004a8c <__sflush_r+0x44>
 8004a88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004a8a:	1ad2      	subs	r2, r2, r3
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a90:	6a21      	ldr	r1, [r4, #32]
 8004a92:	4628      	mov	r0, r5
 8004a94:	47b0      	blx	r6
 8004a96:	1c43      	adds	r3, r0, #1
 8004a98:	89a3      	ldrh	r3, [r4, #12]
 8004a9a:	d106      	bne.n	8004aaa <__sflush_r+0x62>
 8004a9c:	6829      	ldr	r1, [r5, #0]
 8004a9e:	291d      	cmp	r1, #29
 8004aa0:	d82b      	bhi.n	8004afa <__sflush_r+0xb2>
 8004aa2:	4a2a      	ldr	r2, [pc, #168]	@ (8004b4c <__sflush_r+0x104>)
 8004aa4:	40ca      	lsrs	r2, r1
 8004aa6:	07d6      	lsls	r6, r2, #31
 8004aa8:	d527      	bpl.n	8004afa <__sflush_r+0xb2>
 8004aaa:	2200      	movs	r2, #0
 8004aac:	6062      	str	r2, [r4, #4]
 8004aae:	04d9      	lsls	r1, r3, #19
 8004ab0:	6922      	ldr	r2, [r4, #16]
 8004ab2:	6022      	str	r2, [r4, #0]
 8004ab4:	d504      	bpl.n	8004ac0 <__sflush_r+0x78>
 8004ab6:	1c42      	adds	r2, r0, #1
 8004ab8:	d101      	bne.n	8004abe <__sflush_r+0x76>
 8004aba:	682b      	ldr	r3, [r5, #0]
 8004abc:	b903      	cbnz	r3, 8004ac0 <__sflush_r+0x78>
 8004abe:	6560      	str	r0, [r4, #84]	@ 0x54
 8004ac0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ac2:	602f      	str	r7, [r5, #0]
 8004ac4:	b1b9      	cbz	r1, 8004af6 <__sflush_r+0xae>
 8004ac6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004aca:	4299      	cmp	r1, r3
 8004acc:	d002      	beq.n	8004ad4 <__sflush_r+0x8c>
 8004ace:	4628      	mov	r0, r5
 8004ad0:	f7ff fbf4 	bl	80042bc <_free_r>
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ad8:	e00d      	b.n	8004af6 <__sflush_r+0xae>
 8004ada:	2301      	movs	r3, #1
 8004adc:	4628      	mov	r0, r5
 8004ade:	47b0      	blx	r6
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	1c50      	adds	r0, r2, #1
 8004ae4:	d1c9      	bne.n	8004a7a <__sflush_r+0x32>
 8004ae6:	682b      	ldr	r3, [r5, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d0c6      	beq.n	8004a7a <__sflush_r+0x32>
 8004aec:	2b1d      	cmp	r3, #29
 8004aee:	d001      	beq.n	8004af4 <__sflush_r+0xac>
 8004af0:	2b16      	cmp	r3, #22
 8004af2:	d11e      	bne.n	8004b32 <__sflush_r+0xea>
 8004af4:	602f      	str	r7, [r5, #0]
 8004af6:	2000      	movs	r0, #0
 8004af8:	e022      	b.n	8004b40 <__sflush_r+0xf8>
 8004afa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004afe:	b21b      	sxth	r3, r3
 8004b00:	e01b      	b.n	8004b3a <__sflush_r+0xf2>
 8004b02:	690f      	ldr	r7, [r1, #16]
 8004b04:	2f00      	cmp	r7, #0
 8004b06:	d0f6      	beq.n	8004af6 <__sflush_r+0xae>
 8004b08:	0793      	lsls	r3, r2, #30
 8004b0a:	680e      	ldr	r6, [r1, #0]
 8004b0c:	bf08      	it	eq
 8004b0e:	694b      	ldreq	r3, [r1, #20]
 8004b10:	600f      	str	r7, [r1, #0]
 8004b12:	bf18      	it	ne
 8004b14:	2300      	movne	r3, #0
 8004b16:	eba6 0807 	sub.w	r8, r6, r7
 8004b1a:	608b      	str	r3, [r1, #8]
 8004b1c:	f1b8 0f00 	cmp.w	r8, #0
 8004b20:	dde9      	ble.n	8004af6 <__sflush_r+0xae>
 8004b22:	6a21      	ldr	r1, [r4, #32]
 8004b24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004b26:	4643      	mov	r3, r8
 8004b28:	463a      	mov	r2, r7
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	47b0      	blx	r6
 8004b2e:	2800      	cmp	r0, #0
 8004b30:	dc08      	bgt.n	8004b44 <__sflush_r+0xfc>
 8004b32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b3a:	81a3      	strh	r3, [r4, #12]
 8004b3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b44:	4407      	add	r7, r0
 8004b46:	eba8 0800 	sub.w	r8, r8, r0
 8004b4a:	e7e7      	b.n	8004b1c <__sflush_r+0xd4>
 8004b4c:	20400001 	.word	0x20400001

08004b50 <_fflush_r>:
 8004b50:	b538      	push	{r3, r4, r5, lr}
 8004b52:	690b      	ldr	r3, [r1, #16]
 8004b54:	4605      	mov	r5, r0
 8004b56:	460c      	mov	r4, r1
 8004b58:	b913      	cbnz	r3, 8004b60 <_fflush_r+0x10>
 8004b5a:	2500      	movs	r5, #0
 8004b5c:	4628      	mov	r0, r5
 8004b5e:	bd38      	pop	{r3, r4, r5, pc}
 8004b60:	b118      	cbz	r0, 8004b6a <_fflush_r+0x1a>
 8004b62:	6a03      	ldr	r3, [r0, #32]
 8004b64:	b90b      	cbnz	r3, 8004b6a <_fflush_r+0x1a>
 8004b66:	f7ff faa1 	bl	80040ac <__sinit>
 8004b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d0f3      	beq.n	8004b5a <_fflush_r+0xa>
 8004b72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004b74:	07d0      	lsls	r0, r2, #31
 8004b76:	d404      	bmi.n	8004b82 <_fflush_r+0x32>
 8004b78:	0599      	lsls	r1, r3, #22
 8004b7a:	d402      	bmi.n	8004b82 <_fflush_r+0x32>
 8004b7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b7e:	f7ff fb9a 	bl	80042b6 <__retarget_lock_acquire_recursive>
 8004b82:	4628      	mov	r0, r5
 8004b84:	4621      	mov	r1, r4
 8004b86:	f7ff ff5f 	bl	8004a48 <__sflush_r>
 8004b8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b8c:	07da      	lsls	r2, r3, #31
 8004b8e:	4605      	mov	r5, r0
 8004b90:	d4e4      	bmi.n	8004b5c <_fflush_r+0xc>
 8004b92:	89a3      	ldrh	r3, [r4, #12]
 8004b94:	059b      	lsls	r3, r3, #22
 8004b96:	d4e1      	bmi.n	8004b5c <_fflush_r+0xc>
 8004b98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b9a:	f7ff fb8d 	bl	80042b8 <__retarget_lock_release_recursive>
 8004b9e:	e7dd      	b.n	8004b5c <_fflush_r+0xc>

08004ba0 <__swbuf_r>:
 8004ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba2:	460e      	mov	r6, r1
 8004ba4:	4614      	mov	r4, r2
 8004ba6:	4605      	mov	r5, r0
 8004ba8:	b118      	cbz	r0, 8004bb2 <__swbuf_r+0x12>
 8004baa:	6a03      	ldr	r3, [r0, #32]
 8004bac:	b90b      	cbnz	r3, 8004bb2 <__swbuf_r+0x12>
 8004bae:	f7ff fa7d 	bl	80040ac <__sinit>
 8004bb2:	69a3      	ldr	r3, [r4, #24]
 8004bb4:	60a3      	str	r3, [r4, #8]
 8004bb6:	89a3      	ldrh	r3, [r4, #12]
 8004bb8:	071a      	lsls	r2, r3, #28
 8004bba:	d501      	bpl.n	8004bc0 <__swbuf_r+0x20>
 8004bbc:	6923      	ldr	r3, [r4, #16]
 8004bbe:	b943      	cbnz	r3, 8004bd2 <__swbuf_r+0x32>
 8004bc0:	4621      	mov	r1, r4
 8004bc2:	4628      	mov	r0, r5
 8004bc4:	f000 f82a 	bl	8004c1c <__swsetup_r>
 8004bc8:	b118      	cbz	r0, 8004bd2 <__swbuf_r+0x32>
 8004bca:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004bce:	4638      	mov	r0, r7
 8004bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bd2:	6823      	ldr	r3, [r4, #0]
 8004bd4:	6922      	ldr	r2, [r4, #16]
 8004bd6:	1a98      	subs	r0, r3, r2
 8004bd8:	6963      	ldr	r3, [r4, #20]
 8004bda:	b2f6      	uxtb	r6, r6
 8004bdc:	4283      	cmp	r3, r0
 8004bde:	4637      	mov	r7, r6
 8004be0:	dc05      	bgt.n	8004bee <__swbuf_r+0x4e>
 8004be2:	4621      	mov	r1, r4
 8004be4:	4628      	mov	r0, r5
 8004be6:	f7ff ffb3 	bl	8004b50 <_fflush_r>
 8004bea:	2800      	cmp	r0, #0
 8004bec:	d1ed      	bne.n	8004bca <__swbuf_r+0x2a>
 8004bee:	68a3      	ldr	r3, [r4, #8]
 8004bf0:	3b01      	subs	r3, #1
 8004bf2:	60a3      	str	r3, [r4, #8]
 8004bf4:	6823      	ldr	r3, [r4, #0]
 8004bf6:	1c5a      	adds	r2, r3, #1
 8004bf8:	6022      	str	r2, [r4, #0]
 8004bfa:	701e      	strb	r6, [r3, #0]
 8004bfc:	6962      	ldr	r2, [r4, #20]
 8004bfe:	1c43      	adds	r3, r0, #1
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d004      	beq.n	8004c0e <__swbuf_r+0x6e>
 8004c04:	89a3      	ldrh	r3, [r4, #12]
 8004c06:	07db      	lsls	r3, r3, #31
 8004c08:	d5e1      	bpl.n	8004bce <__swbuf_r+0x2e>
 8004c0a:	2e0a      	cmp	r6, #10
 8004c0c:	d1df      	bne.n	8004bce <__swbuf_r+0x2e>
 8004c0e:	4621      	mov	r1, r4
 8004c10:	4628      	mov	r0, r5
 8004c12:	f7ff ff9d 	bl	8004b50 <_fflush_r>
 8004c16:	2800      	cmp	r0, #0
 8004c18:	d0d9      	beq.n	8004bce <__swbuf_r+0x2e>
 8004c1a:	e7d6      	b.n	8004bca <__swbuf_r+0x2a>

08004c1c <__swsetup_r>:
 8004c1c:	b538      	push	{r3, r4, r5, lr}
 8004c1e:	4b29      	ldr	r3, [pc, #164]	@ (8004cc4 <__swsetup_r+0xa8>)
 8004c20:	4605      	mov	r5, r0
 8004c22:	6818      	ldr	r0, [r3, #0]
 8004c24:	460c      	mov	r4, r1
 8004c26:	b118      	cbz	r0, 8004c30 <__swsetup_r+0x14>
 8004c28:	6a03      	ldr	r3, [r0, #32]
 8004c2a:	b90b      	cbnz	r3, 8004c30 <__swsetup_r+0x14>
 8004c2c:	f7ff fa3e 	bl	80040ac <__sinit>
 8004c30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c34:	0719      	lsls	r1, r3, #28
 8004c36:	d422      	bmi.n	8004c7e <__swsetup_r+0x62>
 8004c38:	06da      	lsls	r2, r3, #27
 8004c3a:	d407      	bmi.n	8004c4c <__swsetup_r+0x30>
 8004c3c:	2209      	movs	r2, #9
 8004c3e:	602a      	str	r2, [r5, #0]
 8004c40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c44:	81a3      	strh	r3, [r4, #12]
 8004c46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c4a:	e033      	b.n	8004cb4 <__swsetup_r+0x98>
 8004c4c:	0758      	lsls	r0, r3, #29
 8004c4e:	d512      	bpl.n	8004c76 <__swsetup_r+0x5a>
 8004c50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004c52:	b141      	cbz	r1, 8004c66 <__swsetup_r+0x4a>
 8004c54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004c58:	4299      	cmp	r1, r3
 8004c5a:	d002      	beq.n	8004c62 <__swsetup_r+0x46>
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	f7ff fb2d 	bl	80042bc <_free_r>
 8004c62:	2300      	movs	r3, #0
 8004c64:	6363      	str	r3, [r4, #52]	@ 0x34
 8004c66:	89a3      	ldrh	r3, [r4, #12]
 8004c68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004c6c:	81a3      	strh	r3, [r4, #12]
 8004c6e:	2300      	movs	r3, #0
 8004c70:	6063      	str	r3, [r4, #4]
 8004c72:	6923      	ldr	r3, [r4, #16]
 8004c74:	6023      	str	r3, [r4, #0]
 8004c76:	89a3      	ldrh	r3, [r4, #12]
 8004c78:	f043 0308 	orr.w	r3, r3, #8
 8004c7c:	81a3      	strh	r3, [r4, #12]
 8004c7e:	6923      	ldr	r3, [r4, #16]
 8004c80:	b94b      	cbnz	r3, 8004c96 <__swsetup_r+0x7a>
 8004c82:	89a3      	ldrh	r3, [r4, #12]
 8004c84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004c88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c8c:	d003      	beq.n	8004c96 <__swsetup_r+0x7a>
 8004c8e:	4621      	mov	r1, r4
 8004c90:	4628      	mov	r0, r5
 8004c92:	f000 f84f 	bl	8004d34 <__smakebuf_r>
 8004c96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c9a:	f013 0201 	ands.w	r2, r3, #1
 8004c9e:	d00a      	beq.n	8004cb6 <__swsetup_r+0x9a>
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	60a2      	str	r2, [r4, #8]
 8004ca4:	6962      	ldr	r2, [r4, #20]
 8004ca6:	4252      	negs	r2, r2
 8004ca8:	61a2      	str	r2, [r4, #24]
 8004caa:	6922      	ldr	r2, [r4, #16]
 8004cac:	b942      	cbnz	r2, 8004cc0 <__swsetup_r+0xa4>
 8004cae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004cb2:	d1c5      	bne.n	8004c40 <__swsetup_r+0x24>
 8004cb4:	bd38      	pop	{r3, r4, r5, pc}
 8004cb6:	0799      	lsls	r1, r3, #30
 8004cb8:	bf58      	it	pl
 8004cba:	6962      	ldrpl	r2, [r4, #20]
 8004cbc:	60a2      	str	r2, [r4, #8]
 8004cbe:	e7f4      	b.n	8004caa <__swsetup_r+0x8e>
 8004cc0:	2000      	movs	r0, #0
 8004cc2:	e7f7      	b.n	8004cb4 <__swsetup_r+0x98>
 8004cc4:	20000030 	.word	0x20000030

08004cc8 <_sbrk_r>:
 8004cc8:	b538      	push	{r3, r4, r5, lr}
 8004cca:	4d06      	ldr	r5, [pc, #24]	@ (8004ce4 <_sbrk_r+0x1c>)
 8004ccc:	2300      	movs	r3, #0
 8004cce:	4604      	mov	r4, r0
 8004cd0:	4608      	mov	r0, r1
 8004cd2:	602b      	str	r3, [r5, #0]
 8004cd4:	f7fc f9e6 	bl	80010a4 <_sbrk>
 8004cd8:	1c43      	adds	r3, r0, #1
 8004cda:	d102      	bne.n	8004ce2 <_sbrk_r+0x1a>
 8004cdc:	682b      	ldr	r3, [r5, #0]
 8004cde:	b103      	cbz	r3, 8004ce2 <_sbrk_r+0x1a>
 8004ce0:	6023      	str	r3, [r4, #0]
 8004ce2:	bd38      	pop	{r3, r4, r5, pc}
 8004ce4:	20000310 	.word	0x20000310

08004ce8 <__swhatbuf_r>:
 8004ce8:	b570      	push	{r4, r5, r6, lr}
 8004cea:	460c      	mov	r4, r1
 8004cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cf0:	2900      	cmp	r1, #0
 8004cf2:	b096      	sub	sp, #88	@ 0x58
 8004cf4:	4615      	mov	r5, r2
 8004cf6:	461e      	mov	r6, r3
 8004cf8:	da0d      	bge.n	8004d16 <__swhatbuf_r+0x2e>
 8004cfa:	89a3      	ldrh	r3, [r4, #12]
 8004cfc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004d00:	f04f 0100 	mov.w	r1, #0
 8004d04:	bf14      	ite	ne
 8004d06:	2340      	movne	r3, #64	@ 0x40
 8004d08:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004d0c:	2000      	movs	r0, #0
 8004d0e:	6031      	str	r1, [r6, #0]
 8004d10:	602b      	str	r3, [r5, #0]
 8004d12:	b016      	add	sp, #88	@ 0x58
 8004d14:	bd70      	pop	{r4, r5, r6, pc}
 8004d16:	466a      	mov	r2, sp
 8004d18:	f000 f848 	bl	8004dac <_fstat_r>
 8004d1c:	2800      	cmp	r0, #0
 8004d1e:	dbec      	blt.n	8004cfa <__swhatbuf_r+0x12>
 8004d20:	9901      	ldr	r1, [sp, #4]
 8004d22:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004d26:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004d2a:	4259      	negs	r1, r3
 8004d2c:	4159      	adcs	r1, r3
 8004d2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004d32:	e7eb      	b.n	8004d0c <__swhatbuf_r+0x24>

08004d34 <__smakebuf_r>:
 8004d34:	898b      	ldrh	r3, [r1, #12]
 8004d36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d38:	079d      	lsls	r5, r3, #30
 8004d3a:	4606      	mov	r6, r0
 8004d3c:	460c      	mov	r4, r1
 8004d3e:	d507      	bpl.n	8004d50 <__smakebuf_r+0x1c>
 8004d40:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004d44:	6023      	str	r3, [r4, #0]
 8004d46:	6123      	str	r3, [r4, #16]
 8004d48:	2301      	movs	r3, #1
 8004d4a:	6163      	str	r3, [r4, #20]
 8004d4c:	b003      	add	sp, #12
 8004d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d50:	ab01      	add	r3, sp, #4
 8004d52:	466a      	mov	r2, sp
 8004d54:	f7ff ffc8 	bl	8004ce8 <__swhatbuf_r>
 8004d58:	9f00      	ldr	r7, [sp, #0]
 8004d5a:	4605      	mov	r5, r0
 8004d5c:	4639      	mov	r1, r7
 8004d5e:	4630      	mov	r0, r6
 8004d60:	f7ff fb18 	bl	8004394 <_malloc_r>
 8004d64:	b948      	cbnz	r0, 8004d7a <__smakebuf_r+0x46>
 8004d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d6a:	059a      	lsls	r2, r3, #22
 8004d6c:	d4ee      	bmi.n	8004d4c <__smakebuf_r+0x18>
 8004d6e:	f023 0303 	bic.w	r3, r3, #3
 8004d72:	f043 0302 	orr.w	r3, r3, #2
 8004d76:	81a3      	strh	r3, [r4, #12]
 8004d78:	e7e2      	b.n	8004d40 <__smakebuf_r+0xc>
 8004d7a:	89a3      	ldrh	r3, [r4, #12]
 8004d7c:	6020      	str	r0, [r4, #0]
 8004d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d82:	81a3      	strh	r3, [r4, #12]
 8004d84:	9b01      	ldr	r3, [sp, #4]
 8004d86:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004d8a:	b15b      	cbz	r3, 8004da4 <__smakebuf_r+0x70>
 8004d8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d90:	4630      	mov	r0, r6
 8004d92:	f000 f81d 	bl	8004dd0 <_isatty_r>
 8004d96:	b128      	cbz	r0, 8004da4 <__smakebuf_r+0x70>
 8004d98:	89a3      	ldrh	r3, [r4, #12]
 8004d9a:	f023 0303 	bic.w	r3, r3, #3
 8004d9e:	f043 0301 	orr.w	r3, r3, #1
 8004da2:	81a3      	strh	r3, [r4, #12]
 8004da4:	89a3      	ldrh	r3, [r4, #12]
 8004da6:	431d      	orrs	r5, r3
 8004da8:	81a5      	strh	r5, [r4, #12]
 8004daa:	e7cf      	b.n	8004d4c <__smakebuf_r+0x18>

08004dac <_fstat_r>:
 8004dac:	b538      	push	{r3, r4, r5, lr}
 8004dae:	4d07      	ldr	r5, [pc, #28]	@ (8004dcc <_fstat_r+0x20>)
 8004db0:	2300      	movs	r3, #0
 8004db2:	4604      	mov	r4, r0
 8004db4:	4608      	mov	r0, r1
 8004db6:	4611      	mov	r1, r2
 8004db8:	602b      	str	r3, [r5, #0]
 8004dba:	f7fc f94a 	bl	8001052 <_fstat>
 8004dbe:	1c43      	adds	r3, r0, #1
 8004dc0:	d102      	bne.n	8004dc8 <_fstat_r+0x1c>
 8004dc2:	682b      	ldr	r3, [r5, #0]
 8004dc4:	b103      	cbz	r3, 8004dc8 <_fstat_r+0x1c>
 8004dc6:	6023      	str	r3, [r4, #0]
 8004dc8:	bd38      	pop	{r3, r4, r5, pc}
 8004dca:	bf00      	nop
 8004dcc:	20000310 	.word	0x20000310

08004dd0 <_isatty_r>:
 8004dd0:	b538      	push	{r3, r4, r5, lr}
 8004dd2:	4d06      	ldr	r5, [pc, #24]	@ (8004dec <_isatty_r+0x1c>)
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	4604      	mov	r4, r0
 8004dd8:	4608      	mov	r0, r1
 8004dda:	602b      	str	r3, [r5, #0]
 8004ddc:	f7fc f949 	bl	8001072 <_isatty>
 8004de0:	1c43      	adds	r3, r0, #1
 8004de2:	d102      	bne.n	8004dea <_isatty_r+0x1a>
 8004de4:	682b      	ldr	r3, [r5, #0]
 8004de6:	b103      	cbz	r3, 8004dea <_isatty_r+0x1a>
 8004de8:	6023      	str	r3, [r4, #0]
 8004dea:	bd38      	pop	{r3, r4, r5, pc}
 8004dec:	20000310 	.word	0x20000310

08004df0 <_init>:
 8004df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004df2:	bf00      	nop
 8004df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004df6:	bc08      	pop	{r3}
 8004df8:	469e      	mov	lr, r3
 8004dfa:	4770      	bx	lr

08004dfc <_fini>:
 8004dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dfe:	bf00      	nop
 8004e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e02:	bc08      	pop	{r3}
 8004e04:	469e      	mov	lr, r3
 8004e06:	4770      	bx	lr
