[2021-09-09 09:06:41,720]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-09 09:06:41,721]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:06:42,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; ".

Peak memory: 14704640 bytes

[2021-09-09 09:06:42,117]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:06:42,279]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34586624 bytes

[2021-09-09 09:06:42,281]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-09 09:06:42,281]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:06:42,323]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :106
		klut.num_gates():75
		max delay       :4
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :66
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 7413760 bytes

[2021-09-09 09:06:42,323]mapper_test.py:220:[INFO]: area: 75 level: 4
[2021-09-09 10:54:24,416]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-09 10:54:24,416]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:54:24,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; ".

Peak memory: 14299136 bytes

[2021-09-09 10:54:24,776]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:54:24,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34578432 bytes

[2021-09-09 10:54:24,940]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-09 10:54:24,940]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:54:26,764]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :95
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :3
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 15482880 bytes

[2021-09-09 10:54:26,765]mapper_test.py:220:[INFO]: area: 95 level: 3
[2021-09-09 12:23:26,868]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-09 12:23:26,868]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:23:27,304]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; ".

Peak memory: 14262272 bytes

[2021-09-09 12:23:27,305]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:23:27,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34738176 bytes

[2021-09-09 12:23:27,486]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-09 12:23:27,487]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:23:29,459]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :98
score:100
	Report mapping result:
		klut_size()     :118
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :74
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 15626240 bytes

[2021-09-09 12:23:29,459]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-09 14:47:05,571]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-09 14:47:05,571]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:47:05,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; ".

Peak memory: 14548992 bytes

[2021-09-09 14:47:05,939]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:47:06,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34729984 bytes

[2021-09-09 14:47:06,063]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-09 14:47:06,063]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:51:54,316]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-09 14:51:54,316]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:51:54,316]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:51:54,441]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34824192 bytes

[2021-09-09 14:51:54,443]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-09 14:51:54,443]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:51:56,292]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 15564800 bytes

[2021-09-09 14:51:56,293]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-09 15:20:55,152]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-09 15:20:55,152]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:20:55,152]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:20:55,290]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34516992 bytes

[2021-09-09 15:20:55,292]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-09 15:20:55,292]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:20:57,300]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 15466496 bytes

[2021-09-09 15:20:57,301]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-09 15:58:54,451]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-09 15:58:54,451]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:58:54,451]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:58:54,594]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34832384 bytes

[2021-09-09 15:58:54,596]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-09 15:58:54,596]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:58:56,638]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 15716352 bytes

[2021-09-09 15:58:56,638]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-09 16:33:30,600]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-09 16:33:30,600]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:33:30,601]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:33:30,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 35123200 bytes

[2021-09-09 16:33:30,739]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-09 16:33:30,739]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:33:32,750]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 15724544 bytes

[2021-09-09 16:33:32,751]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-09 17:10:13,513]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-09 17:10:13,514]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:13,514]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:13,655]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34684928 bytes

[2021-09-09 17:10:13,656]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-09 17:10:13,656]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:15,757]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 15716352 bytes

[2021-09-09 17:10:15,758]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-13 23:18:28,942]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-13 23:18:28,943]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:28,943]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:29,067]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34566144 bytes

[2021-09-13 23:18:29,069]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-13 23:18:29,069]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:30,828]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 13705216 bytes

[2021-09-13 23:18:30,829]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-13 23:39:57,595]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-13 23:39:57,596]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:39:57,596]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:39:57,724]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34570240 bytes

[2021-09-13 23:39:57,726]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-13 23:39:57,727]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:39:57,763]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 7217152 bytes

[2021-09-13 23:39:57,764]mapper_test.py:220:[INFO]: area: 95 level: 4
[2021-09-14 08:46:47,836]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-14 08:46:47,837]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:46:47,837]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:46:47,996]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34500608 bytes

[2021-09-14 08:46:47,997]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-14 08:46:47,997]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:46:49,759]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 15527936 bytes

[2021-09-14 08:46:49,760]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-14 09:18:53,454]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-14 09:18:53,455]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:53,455]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:53,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34304000 bytes

[2021-09-14 09:18:53,637]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-14 09:18:53,637]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:53,683]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 7651328 bytes

[2021-09-14 09:18:53,683]mapper_test.py:220:[INFO]: area: 95 level: 4
[2021-09-15 15:22:46,273]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-15 15:22:46,273]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:22:46,273]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:22:46,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34324480 bytes

[2021-09-15 15:22:46,446]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-15 15:22:46,446]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:22:48,113]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 15986688 bytes

[2021-09-15 15:22:48,113]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-15 15:52:32,932]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-15 15:52:32,932]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:32,933]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:33,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34299904 bytes

[2021-09-15 15:52:33,051]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-15 15:52:33,051]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:33,082]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 7344128 bytes

[2021-09-15 15:52:33,083]mapper_test.py:220:[INFO]: area: 95 level: 4
[2021-09-18 13:53:26,546]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-18 13:53:26,547]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:26,547]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:26,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34291712 bytes

[2021-09-18 13:53:26,659]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-18 13:53:26,660]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:28,270]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 12804096 bytes

[2021-09-18 13:53:28,270]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-18 16:18:24,641]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-18 16:18:24,641]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:24,641]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:24,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34414592 bytes

[2021-09-18 16:18:24,762]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-18 16:18:24,763]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:26,422]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 12857344 bytes

[2021-09-18 16:18:26,423]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-22 08:52:56,682]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-22 08:52:56,682]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:52:56,682]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:52:56,801]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34697216 bytes

[2021-09-22 08:52:56,803]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-22 08:52:56,803]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:52:57,639]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 12152832 bytes

[2021-09-22 08:52:57,640]mapper_test.py:220:[INFO]: area: 95 level: 4
[2021-09-22 11:17:15,338]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-22 11:17:15,338]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:15,339]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:15,510]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34435072 bytes

[2021-09-22 11:17:15,512]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-22 11:17:15,512]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:17,167]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 12541952 bytes

[2021-09-22 11:17:17,168]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-23 16:35:08,150]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-23 16:35:08,151]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:08,151]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:08,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34426880 bytes

[2021-09-23 16:35:08,268]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-23 16:35:08,268]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:09,903]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
balancing!
	current map manager:
		current min nodes:221
		current min depth:8
rewriting!
	current map manager:
		current min nodes:221
		current min depth:8
balancing!
	current map manager:
		current min nodes:221
		current min depth:8
rewriting!
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11972608 bytes

[2021-09-23 16:35:09,904]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-23 16:59:13,148]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-23 16:59:13,149]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:13,149]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:13,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34316288 bytes

[2021-09-23 16:59:13,288]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-23 16:59:13,288]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:14,918]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
balancing!
	current map manager:
		current min nodes:221
		current min depth:8
rewriting!
	current map manager:
		current min nodes:221
		current min depth:8
balancing!
	current map manager:
		current min nodes:221
		current min depth:8
rewriting!
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 12525568 bytes

[2021-09-23 16:59:14,919]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-23 17:40:20,732]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-23 17:40:20,732]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:20,732]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:20,845]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34451456 bytes

[2021-09-23 17:40:20,847]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-23 17:40:20,848]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:22,459]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
balancing!
	current map manager:
		current min nodes:221
		current min depth:8
rewriting!
	current map manager:
		current min nodes:221
		current min depth:8
balancing!
	current map manager:
		current min nodes:221
		current min depth:8
rewriting!
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11902976 bytes

[2021-09-23 17:40:22,460]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-23 17:59:52,123]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-23 17:59:52,124]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:59:52,124]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:59:52,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34447360 bytes

[2021-09-23 17:59:52,245]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-23 17:59:52,245]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:59:53,887]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
balancing!
	current map manager:
		current min nodes:221
		current min depth:8
rewriting!
	current map manager:
		current min nodes:221
		current min depth:8
balancing!
	current map manager:
		current min nodes:221
		current min depth:8
rewriting!
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 12107776 bytes

[2021-09-23 17:59:53,888]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-27 16:27:18,354]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-27 16:27:18,355]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:18,355]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:18,522]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34353152 bytes

[2021-09-27 16:27:18,524]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-27 16:27:18,524]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:20,146]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
balancing!
	current map manager:
		current min nodes:221
		current min depth:8
rewriting!
	current map manager:
		current min nodes:221
		current min depth:8
balancing!
	current map manager:
		current min nodes:221
		current min depth:8
rewriting!
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 12345344 bytes

[2021-09-27 16:27:20,147]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-27 17:34:10,220]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-27 17:34:10,220]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:10,220]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:10,387]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34529280 bytes

[2021-09-27 17:34:10,388]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-27 17:34:10,389]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:11,997]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
balancing!
	current map manager:
		current min nodes:221
		current min depth:8
rewriting!
	current map manager:
		current min nodes:221
		current min depth:8
balancing!
	current map manager:
		current min nodes:221
		current min depth:8
rewriting!
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 12382208 bytes

[2021-09-27 17:34:11,997]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-28 02:00:20,811]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-28 02:00:20,812]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:20,812]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:20,925]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34381824 bytes

[2021-09-28 02:00:20,927]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-28 02:00:20,927]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:22,562]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 12492800 bytes

[2021-09-28 02:00:22,563]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-28 16:40:20,766]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-28 16:40:20,766]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:20,767]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:20,884]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34787328 bytes

[2021-09-28 16:40:20,885]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-28 16:40:20,886]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:22,502]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 12402688 bytes

[2021-09-28 16:40:22,502]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-09-28 17:19:15,757]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-09-28 17:19:15,757]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:15,758]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:15,936]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34365440 bytes

[2021-09-28 17:19:15,938]mapper_test.py:156:[INFO]: area: 72 level: 4
[2021-09-28 17:19:15,938]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:17,543]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 12312576 bytes

[2021-09-28 17:19:17,544]mapper_test.py:220:[INFO]: area: 105 level: 3
[2021-10-09 10:37:18,517]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-09 10:37:18,518]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:18,518]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:18,641]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34234368 bytes

[2021-10-09 10:37:18,643]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-09 10:37:18,643]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:18,710]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 7561216 bytes

[2021-10-09 10:37:18,710]mapper_test.py:224:[INFO]: area: 105 level: 3
[2021-10-09 11:19:59,335]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-09 11:19:59,335]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:19:59,336]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:19:59,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34529280 bytes

[2021-10-09 11:19:59,460]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-09 11:19:59,460]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:19:59,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 7458816 bytes

[2021-10-09 11:19:59,560]mapper_test.py:224:[INFO]: area: 105 level: 3
[2021-10-09 16:28:30,036]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-09 16:28:30,037]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:30,037]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:30,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34521088 bytes

[2021-10-09 16:28:30,186]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-09 16:28:30,186]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:31,035]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11137024 bytes

[2021-10-09 16:28:31,036]mapper_test.py:224:[INFO]: area: 95 level: 4
[2021-10-09 16:45:40,607]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-09 16:45:40,607]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:40,607]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:40,781]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34566144 bytes

[2021-10-09 16:45:40,783]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-09 16:45:40,784]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:41,641]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11255808 bytes

[2021-10-09 16:45:41,642]mapper_test.py:224:[INFO]: area: 95 level: 4
[2021-10-12 10:50:04,553]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-12 10:50:04,554]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:50:04,554]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:50:04,676]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34263040 bytes

[2021-10-12 10:50:04,678]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-12 10:50:04,678]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:06,409]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11685888 bytes

[2021-10-12 10:50:06,410]mapper_test.py:224:[INFO]: area: 105 level: 3
[2021-10-12 11:13:52,951]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-12 11:13:52,951]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:52,952]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:53,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34570240 bytes

[2021-10-12 11:13:53,133]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-12 11:13:53,133]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:13:53,205]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 7221248 bytes

[2021-10-12 11:13:53,205]mapper_test.py:224:[INFO]: area: 105 level: 3
[2021-10-12 13:25:30,770]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-12 13:25:30,771]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:30,771]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:30,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34611200 bytes

[2021-10-12 13:25:30,892]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-12 13:25:30,893]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:32,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11583488 bytes

[2021-10-12 13:25:32,678]mapper_test.py:224:[INFO]: area: 105 level: 3
[2021-10-12 14:56:06,324]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-12 14:56:06,324]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:06,325]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:06,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34390016 bytes

[2021-10-12 14:56:06,449]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-12 14:56:06,450]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:08,205]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11563008 bytes

[2021-10-12 14:56:08,205]mapper_test.py:224:[INFO]: area: 105 level: 3
[2021-10-12 18:40:40,619]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-12 18:40:40,620]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:40:40,620]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:40:40,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34349056 bytes

[2021-10-12 18:40:40,794]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-12 18:40:40,795]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:40:42,508]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11415552 bytes

[2021-10-12 18:40:42,508]mapper_test.py:224:[INFO]: area: 105 level: 3
[2021-10-18 11:34:08,836]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-18 11:34:08,837]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:08,837]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:08,954]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34205696 bytes

[2021-10-18 11:34:08,955]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-18 11:34:08,956]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:10,705]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11337728 bytes

[2021-10-18 11:34:10,706]mapper_test.py:224:[INFO]: area: 105 level: 3
[2021-10-18 12:02:33,571]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-18 12:02:33,572]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:33,572]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:33,695]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34586624 bytes

[2021-10-18 12:02:33,697]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-18 12:02:33,697]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:33,728]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 6283264 bytes

[2021-10-18 12:02:33,728]mapper_test.py:224:[INFO]: area: 95 level: 4
[2021-10-19 14:10:31,001]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-19 14:10:31,002]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:31,002]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:31,119]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34316288 bytes

[2021-10-19 14:10:31,121]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-19 14:10:31,121]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:31,146]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 6205440 bytes

[2021-10-19 14:10:31,147]mapper_test.py:224:[INFO]: area: 95 level: 4
[2021-10-22 13:28:37,285]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-22 13:28:37,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:37,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:37,399]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34549760 bytes

[2021-10-22 13:28:37,401]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-22 13:28:37,402]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:37,481]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 9035776 bytes

[2021-10-22 13:28:37,482]mapper_test.py:224:[INFO]: area: 95 level: 4
[2021-10-22 13:49:30,118]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-22 13:49:30,119]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:30,119]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:30,235]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34398208 bytes

[2021-10-22 13:49:30,237]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-22 13:49:30,237]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:30,312]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 9289728 bytes

[2021-10-22 13:49:30,313]mapper_test.py:224:[INFO]: area: 95 level: 4
[2021-10-22 14:00:52,199]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-22 14:00:52,199]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:52,199]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:52,366]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34447360 bytes

[2021-10-22 14:00:52,367]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-22 14:00:52,368]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:52,407]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 6258688 bytes

[2021-10-22 14:00:52,407]mapper_test.py:224:[INFO]: area: 95 level: 4
[2021-10-22 14:04:12,891]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-22 14:04:12,891]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:12,891]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:13,015]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34332672 bytes

[2021-10-22 14:04:13,017]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-22 14:04:13,017]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:13,039]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 6090752 bytes

[2021-10-22 14:04:13,040]mapper_test.py:224:[INFO]: area: 95 level: 4
[2021-10-23 13:24:20,786]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-23 13:24:20,787]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:20,787]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:20,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34557952 bytes

[2021-10-23 13:24:20,978]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-23 13:24:20,979]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:22,762]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :148
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :73
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11476992 bytes

[2021-10-23 13:24:22,763]mapper_test.py:224:[INFO]: area: 117 level: 4
[2021-10-24 17:35:33,601]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-24 17:35:33,601]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:33,602]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:33,762]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34312192 bytes

[2021-10-24 17:35:33,763]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-24 17:35:33,764]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:35,453]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11440128 bytes

[2021-10-24 17:35:35,453]mapper_test.py:224:[INFO]: area: 95 level: 4
[2021-10-24 17:55:59,644]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-24 17:55:59,644]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:55:59,645]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:55:59,763]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34410496 bytes

[2021-10-24 17:55:59,765]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-24 17:55:59,765]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:56:01,443]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
	current map manager:
		current min nodes:221
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :95
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :105
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11341824 bytes

[2021-10-24 17:56:01,444]mapper_test.py:224:[INFO]: area: 105 level: 3
[2021-10-26 10:24:05,525]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-26 10:24:05,525]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:05,526]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:05,642]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34455552 bytes

[2021-10-26 10:24:05,644]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-26 10:24:05,645]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:05,679]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	current map manager:
		current min nodes:221
		current min depth:9
	Report mapping result:
		klut_size()     :121
		klut.num_gates():90
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 6279168 bytes

[2021-10-26 10:24:05,679]mapper_test.py:224:[INFO]: area: 90 level: 4
[2021-10-26 10:53:15,645]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-26 10:53:15,646]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:15,646]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:15,772]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34316288 bytes

[2021-10-26 10:53:15,773]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-26 10:53:15,773]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:17,525]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	Report mapping result:
		klut_size()     :130
		klut.num_gates():99
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :58
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11182080 bytes

[2021-10-26 10:53:17,526]mapper_test.py:224:[INFO]: area: 99 level: 3
[2021-10-26 11:15:01,370]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-26 11:15:01,370]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:15:01,370]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:15:01,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34492416 bytes

[2021-10-26 11:15:01,499]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-26 11:15:01,499]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:15:03,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	Report mapping result:
		klut_size()     :147
		klut.num_gates():116
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :53
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11104256 bytes

[2021-10-26 11:15:03,186]mapper_test.py:224:[INFO]: area: 116 level: 4
[2021-10-26 12:13:06,403]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-26 12:13:06,404]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:06,404]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:06,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34217984 bytes

[2021-10-26 12:13:06,561]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-26 12:13:06,561]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:08,299]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 11300864 bytes

[2021-10-26 12:13:08,300]mapper_test.py:224:[INFO]: area: 105 level: 3
[2021-10-26 14:11:44,717]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-26 14:11:44,718]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:44,718]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:44,840]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34291712 bytes

[2021-10-26 14:11:44,842]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-26 14:11:44,842]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:44,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	Report mapping result:
		klut_size()     :121
		klut.num_gates():90
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 6164480 bytes

[2021-10-26 14:11:44,874]mapper_test.py:224:[INFO]: area: 90 level: 4
[2021-10-29 16:08:46,833]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-10-29 16:08:46,834]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:46,834]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:46,999]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34316288 bytes

[2021-10-29 16:08:47,001]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-10-29 16:08:47,001]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:47,042]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	Report mapping result:
		klut_size()     :160
		klut.num_gates():129
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :61
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
Peak memory: 6131712 bytes

[2021-10-29 16:08:47,042]mapper_test.py:224:[INFO]: area: 129 level: 5
[2021-11-03 09:49:46,412]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-03 09:49:46,413]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:46,413]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:46,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34476032 bytes

[2021-11-03 09:49:46,531]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-03 09:49:46,531]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:46,586]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	Report mapping result:
		klut_size()     :160
		klut.num_gates():129
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :61
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig_output.v
	Peak memory: 6369280 bytes

[2021-11-03 09:49:46,587]mapper_test.py:226:[INFO]: area: 129 level: 4
[2021-11-03 10:01:45,708]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-03 10:01:45,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:45,708]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:45,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34299904 bytes

[2021-11-03 10:01:45,830]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-03 10:01:45,830]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:45,867]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	Report mapping result:
		klut_size()     :157
		klut.num_gates():126
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :69
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig_output.v
	Peak memory: 6324224 bytes

[2021-11-03 10:01:45,868]mapper_test.py:226:[INFO]: area: 126 level: 4
[2021-11-03 13:41:46,310]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-03 13:41:46,311]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:46,311]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:46,435]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34398208 bytes

[2021-11-03 13:41:46,437]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-03 13:41:46,437]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:46,475]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	Report mapping result:
		klut_size()     :157
		klut.num_gates():126
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :69
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig_output.v
	Peak memory: 6254592 bytes

[2021-11-03 13:41:46,476]mapper_test.py:226:[INFO]: area: 126 level: 4
[2021-11-03 13:48:01,655]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-03 13:48:01,656]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:01,656]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:01,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34598912 bytes

[2021-11-03 13:48:01,778]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-03 13:48:01,778]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:01,814]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	Report mapping result:
		klut_size()     :157
		klut.num_gates():126
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :69
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig_output.v
	Peak memory: 6385664 bytes

[2021-11-03 13:48:01,815]mapper_test.py:226:[INFO]: area: 126 level: 4
[2021-11-04 15:54:52,302]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-04 15:54:52,303]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:52,303]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:52,484]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34439168 bytes

[2021-11-04 15:54:52,485]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-04 15:54:52,486]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:52,524]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	Report mapping result:
		klut_size()     :134
		klut.num_gates():103
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :65
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig_output.v
	Peak memory: 6479872 bytes

[2021-11-04 15:54:52,524]mapper_test.py:226:[INFO]: area: 103 level: 4
[2021-11-04 17:06:49,346]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-04 17:06:49,346]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:49,347]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:49,472]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34189312 bytes

[2021-11-04 17:06:49,473]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-04 17:06:49,474]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:49,509]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.003411 secs
Mapping time: 0.003399 secs
	Report mapping result:
		klut_size()     :134
		klut.num_gates():103
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :65
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig_output.v
	Peak memory: 6455296 bytes

[2021-11-04 17:06:49,509]mapper_test.py:230:[INFO]: area: 103 level: 4
[2021-11-16 12:26:47,489]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-16 12:26:47,490]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:47,490]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:47,613]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34504704 bytes

[2021-11-16 12:26:47,615]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-16 12:26:47,615]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:47,649]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.003654 secs
	Report mapping result:
		klut_size()     :134
		klut.num_gates():103
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 6254592 bytes

[2021-11-16 12:26:47,650]mapper_test.py:228:[INFO]: area: 103 level: 4
[2021-11-16 14:15:42,338]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-16 14:15:42,338]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:42,338]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:42,458]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34521088 bytes

[2021-11-16 14:15:42,460]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-16 14:15:42,461]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:42,486]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.003626 secs
	Report mapping result:
		klut_size()     :134
		klut.num_gates():103
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 6225920 bytes

[2021-11-16 14:15:42,487]mapper_test.py:228:[INFO]: area: 103 level: 4
[2021-11-16 14:22:01,773]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-16 14:22:01,773]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:01,773]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:01,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34717696 bytes

[2021-11-16 14:22:01,909]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-16 14:22:01,910]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:01,982]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.00415 secs
	Report mapping result:
		klut_size()     :134
		klut.num_gates():103
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 6254592 bytes

[2021-11-16 14:22:01,982]mapper_test.py:228:[INFO]: area: 103 level: 4
[2021-11-16 14:28:16,259]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-16 14:28:16,259]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:28:16,259]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:28:16,384]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34316288 bytes

[2021-11-16 14:28:16,386]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-16 14:28:16,386]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:28:16,414]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
best size: 95
curr size: 95
Mapping time: 0.00361 secs
	Report mapping result:
		klut_size()     :134
		klut.num_gates():103
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 6221824 bytes

[2021-11-16 14:28:16,414]mapper_test.py:228:[INFO]: area: 103 level: 4
[2021-11-17 16:34:39,996]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-17 16:34:39,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:39,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:40,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34181120 bytes

[2021-11-17 16:34:40,128]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-17 16:34:40,128]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:40,157]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.004043 secs
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 6230016 bytes

[2021-11-17 16:34:40,157]mapper_test.py:228:[INFO]: area: 95 level: 4
[2021-11-18 10:17:05,277]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-18 10:17:05,278]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:05,278]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:05,404]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34418688 bytes

[2021-11-18 10:17:05,405]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-18 10:17:05,406]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:05,442]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.007307 secs
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 6520832 bytes

[2021-11-18 10:17:05,443]mapper_test.py:228:[INFO]: area: 95 level: 4
[2021-11-23 16:09:55,990]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-23 16:09:55,990]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:55,991]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:56,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34443264 bytes

[2021-11-23 16:09:56,113]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-23 16:09:56,113]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:56,149]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.007271 secs
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 6369280 bytes

[2021-11-23 16:09:56,149]mapper_test.py:228:[INFO]: area: 95 level: 4
[2021-11-23 16:40:53,520]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-23 16:40:53,520]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:53,520]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:53,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34656256 bytes

[2021-11-23 16:40:53,699]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-23 16:40:53,699]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:53,737]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.007225 secs
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 6340608 bytes

[2021-11-23 16:40:53,738]mapper_test.py:228:[INFO]: area: 95 level: 4
[2021-11-24 11:37:43,712]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-24 11:37:43,713]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:43,713]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:43,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34390016 bytes

[2021-11-24 11:37:43,836]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-24 11:37:43,836]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:43,864]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.000231 secs
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 6094848 bytes

[2021-11-24 11:37:43,865]mapper_test.py:228:[INFO]: area: 95 level: 4
[2021-11-24 12:00:58,585]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-24 12:00:58,586]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:00:58,586]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:00:58,702]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34570240 bytes

[2021-11-24 12:00:58,704]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-24 12:00:58,704]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:00:58,724]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.000196 secs
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 6311936 bytes

[2021-11-24 12:00:58,725]mapper_test.py:228:[INFO]: area: 95 level: 4
[2021-11-24 12:04:25,333]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-24 12:04:25,334]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:25,334]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:25,449]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34533376 bytes

[2021-11-24 12:04:25,450]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-24 12:04:25,451]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:25,477]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.003526 secs
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 6127616 bytes

[2021-11-24 12:04:25,477]mapper_test.py:228:[INFO]: area: 95 level: 4
[2021-11-24 12:10:17,650]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-24 12:10:17,650]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:17,651]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:17,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34385920 bytes

[2021-11-24 12:10:17,772]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-24 12:10:17,772]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:17,796]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00097 secs
	Report mapping result:
		klut_size()     :104
		klut.num_gates():73
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :58
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 5931008 bytes

[2021-11-24 12:10:17,796]mapper_test.py:228:[INFO]: area: 73 level: 4
[2021-11-24 12:56:23,915]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-24 12:56:23,915]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:23,915]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:24,038]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34533376 bytes

[2021-11-24 12:56:24,040]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-24 12:56:24,040]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:24,065]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.003472 secs
	Report mapping result:
		klut_size()     :126
		klut.num_gates():95
		max delay       :4
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 6160384 bytes

[2021-11-24 12:56:24,066]mapper_test.py:228:[INFO]: area: 95 level: 4
[2021-11-24 13:00:45,350]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-24 13:00:45,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:00:45,351]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:00:45,520]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34177024 bytes

[2021-11-24 13:00:45,522]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-24 13:00:45,522]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:00:47,276]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.003447 secs
Mapping time: 0.004066 secs
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 11128832 bytes

[2021-11-24 13:00:47,277]mapper_test.py:228:[INFO]: area: 105 level: 3
[2021-11-24 13:24:24,416]mapper_test.py:79:[INFO]: run case "b09_comb"
[2021-11-24 13:24:24,417]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:24,417]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:24,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     191.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      95.0.  Edge =      322.  Cut =      873.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
E:  Del =    4.00.  Ar =      75.0.  Edge =      267.  Cut =      866.  T =     0.00 sec
F:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      274.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
A:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
E:  Del =    4.00.  Ar =      72.0.  Edge =      254.  Cut =      727.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %
Peak memory: 34201600 bytes

[2021-11-24 13:24:24,542]mapper_test.py:160:[INFO]: area: 72 level: 4
[2021-11-24 13:24:24,542]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:26,235]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
Mapping time: 0.000186 secs
Mapping time: 0.000204 secs
	Report mapping result:
		klut_size()     :136
		klut.num_gates():105
		max delay       :3
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :72
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v
	Peak memory: 11116544 bytes

[2021-11-24 13:24:26,235]mapper_test.py:228:[INFO]: area: 105 level: 3
