set ::env(PROJECT_NAME) usimplez
set ::env(DESIGN_TOP) usimplez_top
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/usimplez/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/usimplez/rtl/usimplez_top.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
