$date
	Thu Mar 21 19:45:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dynamic_pointer_tb $end
$var wire 16 ! dp_data_out [15:0] $end
$var reg 1 " clk $end
$var reg 16 # dp_data_in [15:0] $end
$var reg 1 $ inc_dp $end
$var reg 1 % load_dp $end
$var reg 1 & reset $end
$var reg 1 ' write_dp $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 16 ( dp_data_in [15:0] $end
$var wire 1 $ inc_dp $end
$var wire 1 % load_dp $end
$var wire 1 & reset $end
$var wire 1 ' write_dp $end
$var reg 16 ) dp_data_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
bx (
x'
1&
x%
x$
bx #
0"
b0 !
$end
#5
1"
#10
0"
b11100000000000 #
b11100000000000 (
1%
0&
#15
b11100000000000 !
b11100000000000 )
1"
#20
0"
1$
0%
#25
b11100000000001 !
b11100000000001 )
1"
#30
0"
0$
#35
1"
#40
0"
1$
#45
b11100000000010 !
b11100000000010 )
1"
#50
0"
b101000000000000 #
b101000000000000 (
1'
0$
#55
b101000000000000 !
b101000000000000 )
1"
#60
0"
0'
#65
1"
#70
0"
1$
#75
b101000000000001 !
b101000000000001 )
1"
#80
0"
0$
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
