#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Tue Sep 28 14:52:40 2021
# Process ID: 6132
# Log file: C:/MyProjects/FPGA/test/test.runs/c_shift_ram_32Wx1024D_synth_1/c_shift_ram_32Wx1024D.vds
# Journal file: C:/MyProjects/FPGA/test/test.runs/c_shift_ram_32Wx1024D_synth_1\vivado.jou
#-----------------------------------------------------------
source c_shift_ram_32Wx1024D.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xcvu095-ffvc2104-1L-i-es2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir C:/MyProjects/FPGA/test/test.cache/wt [current_project]
# set_property parent.project_path C:/MyProjects/FPGA/test/test.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_ip C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'c_shift_ram_32Wx1024D' generated file not found 'c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_shift_ram_32Wx1024D' generated file not found 'c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_shift_ram_32Wx1024D' generated file not found 'c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_shift_ram_32Wx1024D' generated file not found 'c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_shift_ram_32Wx1024D' generated file not found 'c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D_funcsim.vhdl'. Please regenerate to continue.
# set_property used_in_implementation false [get_files -all c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D.dcp]
# set_property is_locked true [get_files C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file c_shift_ram_32Wx1024D.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top c_shift_ram_32Wx1024D -part xcvu095-ffvc2104-1L-i-es2 -mode out_of_context
Command: synth_design -top c_shift_ram_32Wx1024D -part xcvu095-ffvc2104-1L-i-es2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 245.629 ; gain = 92.582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_32Wx1024D' [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/synth/c_shift_ram_32Wx1024D.vhd:68]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0' declared at 'c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:109' bound to instance 'U0' of component 'c_shift_ram_v12_0' [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/synth/c_shift_ram_32Wx1024D.vhd:120]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0__parameterized0' [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:148]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_viv' declared at 'c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2485' bound to instance 'i_synth' of component 'c_shift_ram_v12_0_viv' [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy' [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_viv' [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1956]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (1#1) [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy' (2#1) [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' (3#1) [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0__parameterized0' (4#1) [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_32Wx1024D' (5#1) [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/synth/c_shift_ram_32Wx1024D.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:17:48 ; elapsed = 00:18:24 . Memory (MB): peak = 439.273 ; gain = 286.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:17:48 ; elapsed = 00:18:25 . Memory (MB): peak = 439.273 ; gain = 286.227
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtexu/virtexu/xcvu095/ClockRegion.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/virtexu/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtexu/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtexu/virtexu/xcvu095/ffvc2104/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/virtexu/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtexu/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/MyProjects/FPGA/test/test.runs/c_shift_ram_32Wx1024D_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/MyProjects/FPGA/test/test.runs/c_shift_ram_32Wx1024D_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 951.172 ; gain = 9.934
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:18:15 ; elapsed = 00:18:52 . Memory (MB): peak = 951.172 ; gain = 798.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffvc2104-1L-i-es2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:18:15 ; elapsed = 00:18:52 . Memory (MB): peak = 951.172 ; gain = 798.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/MyProjects/FPGA/test/test.runs/c_shift_ram_32Wx1024D_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:18:15 ; elapsed = 00:18:52 . Memory (MB): peak = 951.172 ; gain = 798.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:18:31 ; elapsed = 00:19:09 . Memory (MB): peak = 951.172 ; gain = 798.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:18:31 ; elapsed = 00:19:09 . Memory (MB): peak = 951.172 ; gain = 798.125
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:18:31 ; elapsed = 00:19:09 . Memory (MB): peak = 951.172 ; gain = 798.125
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:18:31 ; elapsed = 00:19:09 . Memory (MB): peak = 951.172 ; gain = 798.125

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:18:32 ; elapsed = 00:19:10 . Memory (MB): peak = 951.172 ; gain = 798.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:18:32 ; elapsed = 00:19:10 . Memory (MB): peak = 951.172 ; gain = 798.125
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:18:32 ; elapsed = 00:19:10 . Memory (MB): peak = 951.172 ; gain = 798.125

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:18:32 ; elapsed = 00:19:10 . Memory (MB): peak = 951.172 ; gain = 798.125
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:18:49 ; elapsed = 00:19:29 . Memory (MB): peak = 1097.316 ; gain = 944.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:18:49 ; elapsed = 00:19:30 . Memory (MB): peak = 1104.457 ; gain = 951.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:18:50 ; elapsed = 00:19:30 . Memory (MB): peak = 1114.379 ; gain = 961.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:18:50 ; elapsed = 00:19:31 . Memory (MB): peak = 1114.379 ; gain = 961.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:18:50 ; elapsed = 00:19:31 . Memory (MB): peak = 1114.379 ; gain = 961.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:18:50 ; elapsed = 00:19:31 . Memory (MB): peak = 1114.379 ; gain = 961.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT6    |    64|
|2     |MUXF7   |   544|
|3     |MUXF8   |   256|
|4     |SRLC32E |  1024|
|5     |FDRE    |    32|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:18:50 ; elapsed = 00:19:31 . Memory (MB): peak = 1114.379 ; gain = 961.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:19:02 . Memory (MB): peak = 1114.379 ; gain = 404.965
Synthesis Optimization Complete : Time (s): cpu = 00:18:50 ; elapsed = 00:19:31 . Memory (MB): peak = 1114.379 ; gain = 961.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:18:53 ; elapsed = 00:19:31 . Memory (MB): peak = 1114.379 ; gain = 916.863
# rename_ref -prefix_all c_shift_ram_32Wx1024D_
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
# write_checkpoint -noxdef c_shift_ram_32Wx1024D.dcp
# catch { report_utilization -file c_shift_ram_32Wx1024D_utilization_synth.rpt -pb c_shift_ram_32Wx1024D_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1114.379 ; gain = 0.000
# if { [catch {
#   file copy -force C:/MyProjects/FPGA/test/test.runs/c_shift_ram_32Wx1024D_synth_1/c_shift_ram_32Wx1024D.dcp C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_32Wx1024D_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 15:12:23 2021...
