#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Sep 19 17:12:13 2025
# Process ID: 19676
# Current directory: F:/Xilinx_Vivado/Verilog_Projects/Tutorial/half_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6716 F:\Xilinx_Vivado\Verilog_Projects\Tutorial\half_adder\half_adder.xpr
# Log file: F:/Xilinx_Vivado/Verilog_Projects/Tutorial/half_adder/vivado.log
# Journal file: F:/Xilinx_Vivado/Verilog_Projects/Tutorial/half_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx_Vivado/Verilog_Projects/Tutorial/half_adder/half_adder.xpr
update_compile_order -fileset sources_1
launch_simulation
source TB_HalfAdder.tcl
close_sim
synth_design -rtl -name rtl_1
