/* Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPCS4) Path("Y:/LabRad/lattice/FPGA_firmware/DDS_phase_coherent_2012_12_02/") File("DDS.pof") MfrSpec(OpMask(1) Child_OpMask(1 1));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
