// Seed: 740398079
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input tri id_6,
    output wor id_7,
    output wand id_8,
    output supply0 id_9,
    output tri0 id_10,
    input tri id_11,
    input supply0 id_12,
    input tri0 id_13,
    output wor id_14,
    input wor id_15,
    input supply0 id_16,
    output wand id_17
);
  wire id_19;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1,
    input  uwire id_2
);
  uwire id_4;
  module_0(
      id_2,
      id_0,
      id_4,
      id_2,
      id_2,
      id_4,
      id_2,
      id_1,
      id_4,
      id_0,
      id_1,
      id_4,
      id_4,
      id_4,
      id_0,
      id_2,
      id_4,
      id_0
  );
  assign id_4 = id_2;
endmodule
