
Driver_And_ISR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000217c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800228c  0800228c  0000328c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080022b8  080022b8  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080022b8  080022b8  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080022b8  080022b8  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080022b8  080022b8  000032b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080022bc  080022bc  000032bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080022c0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f4  2000000c  080022cc  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000500  080022cc  00004500  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097e5  00000000  00000000  00004035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c29  00000000  00000000  0000d81a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000928  00000000  00000000  0000f448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000706  00000000  00000000  0000fd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001776  00000000  00000000  00010476  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aae0  00000000  00000000  00011bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087b2a  00000000  00000000  0001c6cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a41f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002418  00000000  00000000  000a423c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000a6654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	08002274 	.word	0x08002274

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	08002274 	.word	0x08002274

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 f974 	bl	8000440 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f806 	bl	8000168 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 f86a 	bl	8000234 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000160:	f000 f83e 	bl	80001e0 <MX_USART1_UART_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000164:	bf00      	nop
 8000166:	e7fd      	b.n	8000164 <main+0x14>

08000168 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000168:	b580      	push	{r7, lr}
 800016a:	b090      	sub	sp, #64	@ 0x40
 800016c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800016e:	f107 0318 	add.w	r3, r7, #24
 8000172:	2228      	movs	r2, #40	@ 0x28
 8000174:	2100      	movs	r1, #0
 8000176:	4618      	mov	r0, r3
 8000178:	f002 f850 	bl	800221c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800017c:	1d3b      	adds	r3, r7, #4
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
 8000182:	605a      	str	r2, [r3, #4]
 8000184:	609a      	str	r2, [r3, #8]
 8000186:	60da      	str	r2, [r3, #12]
 8000188:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800018a:	2302      	movs	r3, #2
 800018c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800018e:	2301      	movs	r3, #1
 8000190:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000192:	2310      	movs	r3, #16
 8000194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000196:	2300      	movs	r3, #0
 8000198:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800019a:	f107 0318 	add.w	r3, r7, #24
 800019e:	4618      	mov	r0, r3
 80001a0:	f000 fcf4 	bl	8000b8c <HAL_RCC_OscConfig>
 80001a4:	4603      	mov	r3, r0
 80001a6:	2b00      	cmp	r3, #0
 80001a8:	d001      	beq.n	80001ae <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001aa:	f000 f859 	bl	8000260 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ae:	230f      	movs	r3, #15
 80001b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001b2:	2300      	movs	r3, #0
 80001b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001b6:	2300      	movs	r3, #0
 80001b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001ba:	2300      	movs	r3, #0
 80001bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001be:	2300      	movs	r3, #0
 80001c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001c2:	1d3b      	adds	r3, r7, #4
 80001c4:	2100      	movs	r1, #0
 80001c6:	4618      	mov	r0, r3
 80001c8:	f000 ff62 	bl	8001090 <HAL_RCC_ClockConfig>
 80001cc:	4603      	mov	r3, r0
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d001      	beq.n	80001d6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80001d2:	f000 f845 	bl	8000260 <Error_Handler>
  }
}
 80001d6:	bf00      	nop
 80001d8:	3740      	adds	r7, #64	@ 0x40
 80001da:	46bd      	mov	sp, r7
 80001dc:	bd80      	pop	{r7, pc}
	...

080001e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80001e4:	4b11      	ldr	r3, [pc, #68]	@ (800022c <MX_USART1_UART_Init+0x4c>)
 80001e6:	4a12      	ldr	r2, [pc, #72]	@ (8000230 <MX_USART1_UART_Init+0x50>)
 80001e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80001ea:	4b10      	ldr	r3, [pc, #64]	@ (800022c <MX_USART1_UART_Init+0x4c>)
 80001ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80001f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80001f2:	4b0e      	ldr	r3, [pc, #56]	@ (800022c <MX_USART1_UART_Init+0x4c>)
 80001f4:	2200      	movs	r2, #0
 80001f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80001f8:	4b0c      	ldr	r3, [pc, #48]	@ (800022c <MX_USART1_UART_Init+0x4c>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80001fe:	4b0b      	ldr	r3, [pc, #44]	@ (800022c <MX_USART1_UART_Init+0x4c>)
 8000200:	2200      	movs	r2, #0
 8000202:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000204:	4b09      	ldr	r3, [pc, #36]	@ (800022c <MX_USART1_UART_Init+0x4c>)
 8000206:	220c      	movs	r2, #12
 8000208:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800020a:	4b08      	ldr	r3, [pc, #32]	@ (800022c <MX_USART1_UART_Init+0x4c>)
 800020c:	2200      	movs	r2, #0
 800020e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000210:	4b06      	ldr	r3, [pc, #24]	@ (800022c <MX_USART1_UART_Init+0x4c>)
 8000212:	2200      	movs	r2, #0
 8000214:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000216:	4805      	ldr	r0, [pc, #20]	@ (800022c <MX_USART1_UART_Init+0x4c>)
 8000218:	f001 f8c8 	bl	80013ac <HAL_UART_Init>
 800021c:	4603      	mov	r3, r0
 800021e:	2b00      	cmp	r3, #0
 8000220:	d001      	beq.n	8000226 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000222:	f000 f81d 	bl	8000260 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000226:	bf00      	nop
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	20000028 	.word	0x20000028
 8000230:	40013800 	.word	0x40013800

08000234 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800023a:	4b08      	ldr	r3, [pc, #32]	@ (800025c <MX_GPIO_Init+0x28>)
 800023c:	699b      	ldr	r3, [r3, #24]
 800023e:	4a07      	ldr	r2, [pc, #28]	@ (800025c <MX_GPIO_Init+0x28>)
 8000240:	f043 0304 	orr.w	r3, r3, #4
 8000244:	6193      	str	r3, [r2, #24]
 8000246:	4b05      	ldr	r3, [pc, #20]	@ (800025c <MX_GPIO_Init+0x28>)
 8000248:	699b      	ldr	r3, [r3, #24]
 800024a:	f003 0304 	and.w	r3, r3, #4
 800024e:	607b      	str	r3, [r7, #4]
 8000250:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000252:	bf00      	nop
 8000254:	370c      	adds	r7, #12
 8000256:	46bd      	mov	sp, r7
 8000258:	bc80      	pop	{r7}
 800025a:	4770      	bx	lr
 800025c:	40021000 	.word	0x40021000

08000260 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000260:	b480      	push	{r7}
 8000262:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000264:	b672      	cpsid	i
}
 8000266:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000268:	bf00      	nop
 800026a:	e7fd      	b.n	8000268 <Error_Handler+0x8>

0800026c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b084      	sub	sp, #16
 8000270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000272:	4b18      	ldr	r3, [pc, #96]	@ (80002d4 <HAL_MspInit+0x68>)
 8000274:	699b      	ldr	r3, [r3, #24]
 8000276:	4a17      	ldr	r2, [pc, #92]	@ (80002d4 <HAL_MspInit+0x68>)
 8000278:	f043 0301 	orr.w	r3, r3, #1
 800027c:	6193      	str	r3, [r2, #24]
 800027e:	4b15      	ldr	r3, [pc, #84]	@ (80002d4 <HAL_MspInit+0x68>)
 8000280:	699b      	ldr	r3, [r3, #24]
 8000282:	f003 0301 	and.w	r3, r3, #1
 8000286:	60bb      	str	r3, [r7, #8]
 8000288:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800028a:	4b12      	ldr	r3, [pc, #72]	@ (80002d4 <HAL_MspInit+0x68>)
 800028c:	69db      	ldr	r3, [r3, #28]
 800028e:	4a11      	ldr	r2, [pc, #68]	@ (80002d4 <HAL_MspInit+0x68>)
 8000290:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000294:	61d3      	str	r3, [r2, #28]
 8000296:	4b0f      	ldr	r3, [pc, #60]	@ (80002d4 <HAL_MspInit+0x68>)
 8000298:	69db      	ldr	r3, [r3, #28]
 800029a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800029e:	607b      	str	r3, [r7, #4]
 80002a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80002a2:	2200      	movs	r2, #0
 80002a4:	210f      	movs	r1, #15
 80002a6:	f06f 0001 	mvn.w	r0, #1
 80002aa:	f000 fa02 	bl	80006b2 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80002ae:	4b0a      	ldr	r3, [pc, #40]	@ (80002d8 <HAL_MspInit+0x6c>)
 80002b0:	685b      	ldr	r3, [r3, #4]
 80002b2:	60fb      	str	r3, [r7, #12]
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80002ba:	60fb      	str	r3, [r7, #12]
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80002c2:	60fb      	str	r3, [r7, #12]
 80002c4:	4a04      	ldr	r2, [pc, #16]	@ (80002d8 <HAL_MspInit+0x6c>)
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002ca:	bf00      	nop
 80002cc:	3710      	adds	r7, #16
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
 80002d2:	bf00      	nop
 80002d4:	40021000 	.word	0x40021000
 80002d8:	40010000 	.word	0x40010000

080002dc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b088      	sub	sp, #32
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002e4:	f107 0310 	add.w	r3, r7, #16
 80002e8:	2200      	movs	r2, #0
 80002ea:	601a      	str	r2, [r3, #0]
 80002ec:	605a      	str	r2, [r3, #4]
 80002ee:	609a      	str	r2, [r3, #8]
 80002f0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	4a20      	ldr	r2, [pc, #128]	@ (8000378 <HAL_UART_MspInit+0x9c>)
 80002f8:	4293      	cmp	r3, r2
 80002fa:	d139      	bne.n	8000370 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80002fc:	4b1f      	ldr	r3, [pc, #124]	@ (800037c <HAL_UART_MspInit+0xa0>)
 80002fe:	699b      	ldr	r3, [r3, #24]
 8000300:	4a1e      	ldr	r2, [pc, #120]	@ (800037c <HAL_UART_MspInit+0xa0>)
 8000302:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000306:	6193      	str	r3, [r2, #24]
 8000308:	4b1c      	ldr	r3, [pc, #112]	@ (800037c <HAL_UART_MspInit+0xa0>)
 800030a:	699b      	ldr	r3, [r3, #24]
 800030c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000310:	60fb      	str	r3, [r7, #12]
 8000312:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000314:	4b19      	ldr	r3, [pc, #100]	@ (800037c <HAL_UART_MspInit+0xa0>)
 8000316:	699b      	ldr	r3, [r3, #24]
 8000318:	4a18      	ldr	r2, [pc, #96]	@ (800037c <HAL_UART_MspInit+0xa0>)
 800031a:	f043 0304 	orr.w	r3, r3, #4
 800031e:	6193      	str	r3, [r2, #24]
 8000320:	4b16      	ldr	r3, [pc, #88]	@ (800037c <HAL_UART_MspInit+0xa0>)
 8000322:	699b      	ldr	r3, [r3, #24]
 8000324:	f003 0304 	and.w	r3, r3, #4
 8000328:	60bb      	str	r3, [r7, #8]
 800032a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800032c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000330:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000332:	2302      	movs	r3, #2
 8000334:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000336:	2303      	movs	r3, #3
 8000338:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800033a:	f107 0310 	add.w	r3, r7, #16
 800033e:	4619      	mov	r1, r3
 8000340:	480f      	ldr	r0, [pc, #60]	@ (8000380 <HAL_UART_MspInit+0xa4>)
 8000342:	f000 fa9f 	bl	8000884 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000346:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800034a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800034c:	2300      	movs	r3, #0
 800034e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000350:	2300      	movs	r3, #0
 8000352:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000354:	f107 0310 	add.w	r3, r7, #16
 8000358:	4619      	mov	r1, r3
 800035a:	4809      	ldr	r0, [pc, #36]	@ (8000380 <HAL_UART_MspInit+0xa4>)
 800035c:	f000 fa92 	bl	8000884 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000360:	2200      	movs	r2, #0
 8000362:	2105      	movs	r1, #5
 8000364:	2025      	movs	r0, #37	@ 0x25
 8000366:	f000 f9a4 	bl	80006b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800036a:	2025      	movs	r0, #37	@ 0x25
 800036c:	f000 f9bd 	bl	80006ea <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000370:	bf00      	nop
 8000372:	3720      	adds	r7, #32
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}
 8000378:	40013800 	.word	0x40013800
 800037c:	40021000 	.word	0x40021000
 8000380:	40010800 	.word	0x40010800

08000384 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000388:	bf00      	nop
 800038a:	e7fd      	b.n	8000388 <NMI_Handler+0x4>

0800038c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000390:	bf00      	nop
 8000392:	e7fd      	b.n	8000390 <HardFault_Handler+0x4>

08000394 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000398:	bf00      	nop
 800039a:	e7fd      	b.n	8000398 <MemManage_Handler+0x4>

0800039c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003a0:	bf00      	nop
 80003a2:	e7fd      	b.n	80003a0 <BusFault_Handler+0x4>

080003a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003a8:	bf00      	nop
 80003aa:	e7fd      	b.n	80003a8 <UsageFault_Handler+0x4>

080003ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003b0:	bf00      	nop
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bc80      	pop	{r7}
 80003b6:	4770      	bx	lr

080003b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003bc:	f000 f886 	bl	80004cc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80003c0:	f001 feaa 	bl	8002118 <xTaskGetSchedulerState>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b01      	cmp	r3, #1
 80003c8:	d001      	beq.n	80003ce <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80003ca:	f001 ff05 	bl	80021d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003ce:	bf00      	nop
 80003d0:	bd80      	pop	{r7, pc}
	...

080003d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80003d8:	4802      	ldr	r0, [pc, #8]	@ (80003e4 <USART1_IRQHandler+0x10>)
 80003da:	f001 f837 	bl	800144c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	20000028 	.word	0x20000028

080003e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003ec:	bf00      	nop
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bc80      	pop	{r7}
 80003f2:	4770      	bx	lr

080003f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80003f4:	f7ff fff8 	bl	80003e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003f8:	480b      	ldr	r0, [pc, #44]	@ (8000428 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80003fa:	490c      	ldr	r1, [pc, #48]	@ (800042c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80003fc:	4a0c      	ldr	r2, [pc, #48]	@ (8000430 <LoopFillZerobss+0x16>)
  movs r3, #0
 80003fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000400:	e002      	b.n	8000408 <LoopCopyDataInit>

08000402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000406:	3304      	adds	r3, #4

08000408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800040a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800040c:	d3f9      	bcc.n	8000402 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800040e:	4a09      	ldr	r2, [pc, #36]	@ (8000434 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000410:	4c09      	ldr	r4, [pc, #36]	@ (8000438 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000414:	e001      	b.n	800041a <LoopFillZerobss>

08000416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000418:	3204      	adds	r2, #4

0800041a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800041a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800041c:	d3fb      	bcc.n	8000416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800041e:	f001 ff05 	bl	800222c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000422:	f7ff fe95 	bl	8000150 <main>
  bx lr
 8000426:	4770      	bx	lr
  ldr r0, =_sdata
 8000428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800042c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000430:	080022c0 	.word	0x080022c0
  ldr r2, =_sbss
 8000434:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000438:	20000500 	.word	0x20000500

0800043c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800043c:	e7fe      	b.n	800043c <ADC1_2_IRQHandler>
	...

08000440 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000444:	4b08      	ldr	r3, [pc, #32]	@ (8000468 <HAL_Init+0x28>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a07      	ldr	r2, [pc, #28]	@ (8000468 <HAL_Init+0x28>)
 800044a:	f043 0310 	orr.w	r3, r3, #16
 800044e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000450:	2003      	movs	r0, #3
 8000452:	f000 f923 	bl	800069c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000456:	200f      	movs	r0, #15
 8000458:	f000 f808 	bl	800046c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800045c:	f7ff ff06 	bl	800026c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000460:	2300      	movs	r3, #0
}
 8000462:	4618      	mov	r0, r3
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	40022000 	.word	0x40022000

0800046c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000474:	4b12      	ldr	r3, [pc, #72]	@ (80004c0 <HAL_InitTick+0x54>)
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	4b12      	ldr	r3, [pc, #72]	@ (80004c4 <HAL_InitTick+0x58>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	4619      	mov	r1, r3
 800047e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000482:	fbb3 f3f1 	udiv	r3, r3, r1
 8000486:	fbb2 f3f3 	udiv	r3, r2, r3
 800048a:	4618      	mov	r0, r3
 800048c:	f000 f93b 	bl	8000706 <HAL_SYSTICK_Config>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d001      	beq.n	800049a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000496:	2301      	movs	r3, #1
 8000498:	e00e      	b.n	80004b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	2b0f      	cmp	r3, #15
 800049e:	d80a      	bhi.n	80004b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004a0:	2200      	movs	r2, #0
 80004a2:	6879      	ldr	r1, [r7, #4]
 80004a4:	f04f 30ff 	mov.w	r0, #4294967295
 80004a8:	f000 f903 	bl	80006b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004ac:	4a06      	ldr	r2, [pc, #24]	@ (80004c8 <HAL_InitTick+0x5c>)
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004b2:	2300      	movs	r3, #0
 80004b4:	e000      	b.n	80004b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004b6:	2301      	movs	r3, #1
}
 80004b8:	4618      	mov	r0, r3
 80004ba:	3708      	adds	r7, #8
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	20000000 	.word	0x20000000
 80004c4:	20000008 	.word	0x20000008
 80004c8:	20000004 	.word	0x20000004

080004cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004d0:	4b05      	ldr	r3, [pc, #20]	@ (80004e8 <HAL_IncTick+0x1c>)
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	461a      	mov	r2, r3
 80004d6:	4b05      	ldr	r3, [pc, #20]	@ (80004ec <HAL_IncTick+0x20>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	4413      	add	r3, r2
 80004dc:	4a03      	ldr	r2, [pc, #12]	@ (80004ec <HAL_IncTick+0x20>)
 80004de:	6013      	str	r3, [r2, #0]
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bc80      	pop	{r7}
 80004e6:	4770      	bx	lr
 80004e8:	20000008 	.word	0x20000008
 80004ec:	20000070 	.word	0x20000070

080004f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  return uwTick;
 80004f4:	4b02      	ldr	r3, [pc, #8]	@ (8000500 <HAL_GetTick+0x10>)
 80004f6:	681b      	ldr	r3, [r3, #0]
}
 80004f8:	4618      	mov	r0, r3
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bc80      	pop	{r7}
 80004fe:	4770      	bx	lr
 8000500:	20000070 	.word	0x20000070

08000504 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000504:	b480      	push	{r7}
 8000506:	b085      	sub	sp, #20
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	f003 0307 	and.w	r3, r3, #7
 8000512:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000514:	4b0c      	ldr	r3, [pc, #48]	@ (8000548 <__NVIC_SetPriorityGrouping+0x44>)
 8000516:	68db      	ldr	r3, [r3, #12]
 8000518:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800051a:	68ba      	ldr	r2, [r7, #8]
 800051c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000520:	4013      	ands	r3, r2
 8000522:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000524:	68fb      	ldr	r3, [r7, #12]
 8000526:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000528:	68bb      	ldr	r3, [r7, #8]
 800052a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800052c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000530:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000534:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000536:	4a04      	ldr	r2, [pc, #16]	@ (8000548 <__NVIC_SetPriorityGrouping+0x44>)
 8000538:	68bb      	ldr	r3, [r7, #8]
 800053a:	60d3      	str	r3, [r2, #12]
}
 800053c:	bf00      	nop
 800053e:	3714      	adds	r7, #20
 8000540:	46bd      	mov	sp, r7
 8000542:	bc80      	pop	{r7}
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	e000ed00 	.word	0xe000ed00

0800054c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000550:	4b04      	ldr	r3, [pc, #16]	@ (8000564 <__NVIC_GetPriorityGrouping+0x18>)
 8000552:	68db      	ldr	r3, [r3, #12]
 8000554:	0a1b      	lsrs	r3, r3, #8
 8000556:	f003 0307 	and.w	r3, r3, #7
}
 800055a:	4618      	mov	r0, r3
 800055c:	46bd      	mov	sp, r7
 800055e:	bc80      	pop	{r7}
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	e000ed00 	.word	0xe000ed00

08000568 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000576:	2b00      	cmp	r3, #0
 8000578:	db0b      	blt.n	8000592 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800057a:	79fb      	ldrb	r3, [r7, #7]
 800057c:	f003 021f 	and.w	r2, r3, #31
 8000580:	4906      	ldr	r1, [pc, #24]	@ (800059c <__NVIC_EnableIRQ+0x34>)
 8000582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000586:	095b      	lsrs	r3, r3, #5
 8000588:	2001      	movs	r0, #1
 800058a:	fa00 f202 	lsl.w	r2, r0, r2
 800058e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000592:	bf00      	nop
 8000594:	370c      	adds	r7, #12
 8000596:	46bd      	mov	sp, r7
 8000598:	bc80      	pop	{r7}
 800059a:	4770      	bx	lr
 800059c:	e000e100 	.word	0xe000e100

080005a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	4603      	mov	r3, r0
 80005a8:	6039      	str	r1, [r7, #0]
 80005aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	db0a      	blt.n	80005ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	b2da      	uxtb	r2, r3
 80005b8:	490c      	ldr	r1, [pc, #48]	@ (80005ec <__NVIC_SetPriority+0x4c>)
 80005ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005be:	0112      	lsls	r2, r2, #4
 80005c0:	b2d2      	uxtb	r2, r2
 80005c2:	440b      	add	r3, r1
 80005c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005c8:	e00a      	b.n	80005e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	b2da      	uxtb	r2, r3
 80005ce:	4908      	ldr	r1, [pc, #32]	@ (80005f0 <__NVIC_SetPriority+0x50>)
 80005d0:	79fb      	ldrb	r3, [r7, #7]
 80005d2:	f003 030f 	and.w	r3, r3, #15
 80005d6:	3b04      	subs	r3, #4
 80005d8:	0112      	lsls	r2, r2, #4
 80005da:	b2d2      	uxtb	r2, r2
 80005dc:	440b      	add	r3, r1
 80005de:	761a      	strb	r2, [r3, #24]
}
 80005e0:	bf00      	nop
 80005e2:	370c      	adds	r7, #12
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bc80      	pop	{r7}
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	e000e100 	.word	0xe000e100
 80005f0:	e000ed00 	.word	0xe000ed00

080005f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b089      	sub	sp, #36	@ 0x24
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	60f8      	str	r0, [r7, #12]
 80005fc:	60b9      	str	r1, [r7, #8]
 80005fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	f003 0307 	and.w	r3, r3, #7
 8000606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000608:	69fb      	ldr	r3, [r7, #28]
 800060a:	f1c3 0307 	rsb	r3, r3, #7
 800060e:	2b04      	cmp	r3, #4
 8000610:	bf28      	it	cs
 8000612:	2304      	movcs	r3, #4
 8000614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	3304      	adds	r3, #4
 800061a:	2b06      	cmp	r3, #6
 800061c:	d902      	bls.n	8000624 <NVIC_EncodePriority+0x30>
 800061e:	69fb      	ldr	r3, [r7, #28]
 8000620:	3b03      	subs	r3, #3
 8000622:	e000      	b.n	8000626 <NVIC_EncodePriority+0x32>
 8000624:	2300      	movs	r3, #0
 8000626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000628:	f04f 32ff 	mov.w	r2, #4294967295
 800062c:	69bb      	ldr	r3, [r7, #24]
 800062e:	fa02 f303 	lsl.w	r3, r2, r3
 8000632:	43da      	mvns	r2, r3
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	401a      	ands	r2, r3
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800063c:	f04f 31ff 	mov.w	r1, #4294967295
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	fa01 f303 	lsl.w	r3, r1, r3
 8000646:	43d9      	mvns	r1, r3
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800064c:	4313      	orrs	r3, r2
         );
}
 800064e:	4618      	mov	r0, r3
 8000650:	3724      	adds	r7, #36	@ 0x24
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	3b01      	subs	r3, #1
 8000664:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000668:	d301      	bcc.n	800066e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800066a:	2301      	movs	r3, #1
 800066c:	e00f      	b.n	800068e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800066e:	4a0a      	ldr	r2, [pc, #40]	@ (8000698 <SysTick_Config+0x40>)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	3b01      	subs	r3, #1
 8000674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000676:	210f      	movs	r1, #15
 8000678:	f04f 30ff 	mov.w	r0, #4294967295
 800067c:	f7ff ff90 	bl	80005a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000680:	4b05      	ldr	r3, [pc, #20]	@ (8000698 <SysTick_Config+0x40>)
 8000682:	2200      	movs	r2, #0
 8000684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000686:	4b04      	ldr	r3, [pc, #16]	@ (8000698 <SysTick_Config+0x40>)
 8000688:	2207      	movs	r2, #7
 800068a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800068c:	2300      	movs	r3, #0
}
 800068e:	4618      	mov	r0, r3
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	e000e010 	.word	0xe000e010

0800069c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f7ff ff2d 	bl	8000504 <__NVIC_SetPriorityGrouping>
}
 80006aa:	bf00      	nop
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b086      	sub	sp, #24
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	4603      	mov	r3, r0
 80006ba:	60b9      	str	r1, [r7, #8]
 80006bc:	607a      	str	r2, [r7, #4]
 80006be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006c0:	2300      	movs	r3, #0
 80006c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006c4:	f7ff ff42 	bl	800054c <__NVIC_GetPriorityGrouping>
 80006c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	68b9      	ldr	r1, [r7, #8]
 80006ce:	6978      	ldr	r0, [r7, #20]
 80006d0:	f7ff ff90 	bl	80005f4 <NVIC_EncodePriority>
 80006d4:	4602      	mov	r2, r0
 80006d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006da:	4611      	mov	r1, r2
 80006dc:	4618      	mov	r0, r3
 80006de:	f7ff ff5f 	bl	80005a0 <__NVIC_SetPriority>
}
 80006e2:	bf00      	nop
 80006e4:	3718      	adds	r7, #24
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}

080006ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	b082      	sub	sp, #8
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	4603      	mov	r3, r0
 80006f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80006f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f8:	4618      	mov	r0, r3
 80006fa:	f7ff ff35 	bl	8000568 <__NVIC_EnableIRQ>
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	b082      	sub	sp, #8
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f7ff ffa2 	bl	8000658 <SysTick_Config>
 8000714:	4603      	mov	r3, r0
}
 8000716:	4618      	mov	r0, r3
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800071e:	b480      	push	{r7}
 8000720:	b085      	sub	sp, #20
 8000722:	af00      	add	r7, sp, #0
 8000724:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000726:	2300      	movs	r3, #0
 8000728:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000730:	b2db      	uxtb	r3, r3
 8000732:	2b02      	cmp	r3, #2
 8000734:	d008      	beq.n	8000748 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	2204      	movs	r2, #4
 800073a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2200      	movs	r2, #0
 8000740:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e020      	b.n	800078a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	f022 020e 	bic.w	r2, r2, #14
 8000756:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	f022 0201 	bic.w	r2, r2, #1
 8000766:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000770:	2101      	movs	r1, #1
 8000772:	fa01 f202 	lsl.w	r2, r1, r2
 8000776:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2200      	movs	r2, #0
 8000784:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000788:	7bfb      	ldrb	r3, [r7, #15]
}
 800078a:	4618      	mov	r0, r3
 800078c:	3714      	adds	r7, #20
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr

08000794 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800079c:	2300      	movs	r3, #0
 800079e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	2b02      	cmp	r3, #2
 80007aa:	d005      	beq.n	80007b8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2204      	movs	r2, #4
 80007b0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80007b2:	2301      	movs	r3, #1
 80007b4:	73fb      	strb	r3, [r7, #15]
 80007b6:	e051      	b.n	800085c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	681a      	ldr	r2, [r3, #0]
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	f022 020e 	bic.w	r2, r2, #14
 80007c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f022 0201 	bic.w	r2, r2, #1
 80007d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a22      	ldr	r2, [pc, #136]	@ (8000868 <HAL_DMA_Abort_IT+0xd4>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d029      	beq.n	8000836 <HAL_DMA_Abort_IT+0xa2>
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a21      	ldr	r2, [pc, #132]	@ (800086c <HAL_DMA_Abort_IT+0xd8>)
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d022      	beq.n	8000832 <HAL_DMA_Abort_IT+0x9e>
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a1f      	ldr	r2, [pc, #124]	@ (8000870 <HAL_DMA_Abort_IT+0xdc>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d01a      	beq.n	800082c <HAL_DMA_Abort_IT+0x98>
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a1e      	ldr	r2, [pc, #120]	@ (8000874 <HAL_DMA_Abort_IT+0xe0>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d012      	beq.n	8000826 <HAL_DMA_Abort_IT+0x92>
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a1c      	ldr	r2, [pc, #112]	@ (8000878 <HAL_DMA_Abort_IT+0xe4>)
 8000806:	4293      	cmp	r3, r2
 8000808:	d00a      	beq.n	8000820 <HAL_DMA_Abort_IT+0x8c>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4a1b      	ldr	r2, [pc, #108]	@ (800087c <HAL_DMA_Abort_IT+0xe8>)
 8000810:	4293      	cmp	r3, r2
 8000812:	d102      	bne.n	800081a <HAL_DMA_Abort_IT+0x86>
 8000814:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000818:	e00e      	b.n	8000838 <HAL_DMA_Abort_IT+0xa4>
 800081a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800081e:	e00b      	b.n	8000838 <HAL_DMA_Abort_IT+0xa4>
 8000820:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000824:	e008      	b.n	8000838 <HAL_DMA_Abort_IT+0xa4>
 8000826:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800082a:	e005      	b.n	8000838 <HAL_DMA_Abort_IT+0xa4>
 800082c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000830:	e002      	b.n	8000838 <HAL_DMA_Abort_IT+0xa4>
 8000832:	2310      	movs	r3, #16
 8000834:	e000      	b.n	8000838 <HAL_DMA_Abort_IT+0xa4>
 8000836:	2301      	movs	r3, #1
 8000838:	4a11      	ldr	r2, [pc, #68]	@ (8000880 <HAL_DMA_Abort_IT+0xec>)
 800083a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	2201      	movs	r2, #1
 8000840:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2200      	movs	r2, #0
 8000848:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000850:	2b00      	cmp	r3, #0
 8000852:	d003      	beq.n	800085c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000858:	6878      	ldr	r0, [r7, #4]
 800085a:	4798      	blx	r3
    } 
  }
  return status;
 800085c:	7bfb      	ldrb	r3, [r7, #15]
}
 800085e:	4618      	mov	r0, r3
 8000860:	3710      	adds	r7, #16
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40020008 	.word	0x40020008
 800086c:	4002001c 	.word	0x4002001c
 8000870:	40020030 	.word	0x40020030
 8000874:	40020044 	.word	0x40020044
 8000878:	40020058 	.word	0x40020058
 800087c:	4002006c 	.word	0x4002006c
 8000880:	40020000 	.word	0x40020000

08000884 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000884:	b480      	push	{r7}
 8000886:	b08b      	sub	sp, #44	@ 0x2c
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800088e:	2300      	movs	r3, #0
 8000890:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000892:	2300      	movs	r3, #0
 8000894:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000896:	e169      	b.n	8000b6c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000898:	2201      	movs	r2, #1
 800089a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800089c:	fa02 f303 	lsl.w	r3, r2, r3
 80008a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	69fa      	ldr	r2, [r7, #28]
 80008a8:	4013      	ands	r3, r2
 80008aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008ac:	69ba      	ldr	r2, [r7, #24]
 80008ae:	69fb      	ldr	r3, [r7, #28]
 80008b0:	429a      	cmp	r2, r3
 80008b2:	f040 8158 	bne.w	8000b66 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	685b      	ldr	r3, [r3, #4]
 80008ba:	4a9a      	ldr	r2, [pc, #616]	@ (8000b24 <HAL_GPIO_Init+0x2a0>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d05e      	beq.n	800097e <HAL_GPIO_Init+0xfa>
 80008c0:	4a98      	ldr	r2, [pc, #608]	@ (8000b24 <HAL_GPIO_Init+0x2a0>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d875      	bhi.n	80009b2 <HAL_GPIO_Init+0x12e>
 80008c6:	4a98      	ldr	r2, [pc, #608]	@ (8000b28 <HAL_GPIO_Init+0x2a4>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d058      	beq.n	800097e <HAL_GPIO_Init+0xfa>
 80008cc:	4a96      	ldr	r2, [pc, #600]	@ (8000b28 <HAL_GPIO_Init+0x2a4>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d86f      	bhi.n	80009b2 <HAL_GPIO_Init+0x12e>
 80008d2:	4a96      	ldr	r2, [pc, #600]	@ (8000b2c <HAL_GPIO_Init+0x2a8>)
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d052      	beq.n	800097e <HAL_GPIO_Init+0xfa>
 80008d8:	4a94      	ldr	r2, [pc, #592]	@ (8000b2c <HAL_GPIO_Init+0x2a8>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d869      	bhi.n	80009b2 <HAL_GPIO_Init+0x12e>
 80008de:	4a94      	ldr	r2, [pc, #592]	@ (8000b30 <HAL_GPIO_Init+0x2ac>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d04c      	beq.n	800097e <HAL_GPIO_Init+0xfa>
 80008e4:	4a92      	ldr	r2, [pc, #584]	@ (8000b30 <HAL_GPIO_Init+0x2ac>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d863      	bhi.n	80009b2 <HAL_GPIO_Init+0x12e>
 80008ea:	4a92      	ldr	r2, [pc, #584]	@ (8000b34 <HAL_GPIO_Init+0x2b0>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d046      	beq.n	800097e <HAL_GPIO_Init+0xfa>
 80008f0:	4a90      	ldr	r2, [pc, #576]	@ (8000b34 <HAL_GPIO_Init+0x2b0>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d85d      	bhi.n	80009b2 <HAL_GPIO_Init+0x12e>
 80008f6:	2b12      	cmp	r3, #18
 80008f8:	d82a      	bhi.n	8000950 <HAL_GPIO_Init+0xcc>
 80008fa:	2b12      	cmp	r3, #18
 80008fc:	d859      	bhi.n	80009b2 <HAL_GPIO_Init+0x12e>
 80008fe:	a201      	add	r2, pc, #4	@ (adr r2, 8000904 <HAL_GPIO_Init+0x80>)
 8000900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000904:	0800097f 	.word	0x0800097f
 8000908:	08000959 	.word	0x08000959
 800090c:	0800096b 	.word	0x0800096b
 8000910:	080009ad 	.word	0x080009ad
 8000914:	080009b3 	.word	0x080009b3
 8000918:	080009b3 	.word	0x080009b3
 800091c:	080009b3 	.word	0x080009b3
 8000920:	080009b3 	.word	0x080009b3
 8000924:	080009b3 	.word	0x080009b3
 8000928:	080009b3 	.word	0x080009b3
 800092c:	080009b3 	.word	0x080009b3
 8000930:	080009b3 	.word	0x080009b3
 8000934:	080009b3 	.word	0x080009b3
 8000938:	080009b3 	.word	0x080009b3
 800093c:	080009b3 	.word	0x080009b3
 8000940:	080009b3 	.word	0x080009b3
 8000944:	080009b3 	.word	0x080009b3
 8000948:	08000961 	.word	0x08000961
 800094c:	08000975 	.word	0x08000975
 8000950:	4a79      	ldr	r2, [pc, #484]	@ (8000b38 <HAL_GPIO_Init+0x2b4>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d013      	beq.n	800097e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000956:	e02c      	b.n	80009b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	68db      	ldr	r3, [r3, #12]
 800095c:	623b      	str	r3, [r7, #32]
          break;
 800095e:	e029      	b.n	80009b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	68db      	ldr	r3, [r3, #12]
 8000964:	3304      	adds	r3, #4
 8000966:	623b      	str	r3, [r7, #32]
          break;
 8000968:	e024      	b.n	80009b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	68db      	ldr	r3, [r3, #12]
 800096e:	3308      	adds	r3, #8
 8000970:	623b      	str	r3, [r7, #32]
          break;
 8000972:	e01f      	b.n	80009b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	68db      	ldr	r3, [r3, #12]
 8000978:	330c      	adds	r3, #12
 800097a:	623b      	str	r3, [r7, #32]
          break;
 800097c:	e01a      	b.n	80009b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	689b      	ldr	r3, [r3, #8]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d102      	bne.n	800098c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000986:	2304      	movs	r3, #4
 8000988:	623b      	str	r3, [r7, #32]
          break;
 800098a:	e013      	b.n	80009b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	689b      	ldr	r3, [r3, #8]
 8000990:	2b01      	cmp	r3, #1
 8000992:	d105      	bne.n	80009a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000994:	2308      	movs	r3, #8
 8000996:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	69fa      	ldr	r2, [r7, #28]
 800099c:	611a      	str	r2, [r3, #16]
          break;
 800099e:	e009      	b.n	80009b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009a0:	2308      	movs	r3, #8
 80009a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	69fa      	ldr	r2, [r7, #28]
 80009a8:	615a      	str	r2, [r3, #20]
          break;
 80009aa:	e003      	b.n	80009b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009ac:	2300      	movs	r3, #0
 80009ae:	623b      	str	r3, [r7, #32]
          break;
 80009b0:	e000      	b.n	80009b4 <HAL_GPIO_Init+0x130>
          break;
 80009b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	2bff      	cmp	r3, #255	@ 0xff
 80009b8:	d801      	bhi.n	80009be <HAL_GPIO_Init+0x13a>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	e001      	b.n	80009c2 <HAL_GPIO_Init+0x13e>
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	3304      	adds	r3, #4
 80009c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009c4:	69bb      	ldr	r3, [r7, #24]
 80009c6:	2bff      	cmp	r3, #255	@ 0xff
 80009c8:	d802      	bhi.n	80009d0 <HAL_GPIO_Init+0x14c>
 80009ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	e002      	b.n	80009d6 <HAL_GPIO_Init+0x152>
 80009d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009d2:	3b08      	subs	r3, #8
 80009d4:	009b      	lsls	r3, r3, #2
 80009d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	210f      	movs	r1, #15
 80009de:	693b      	ldr	r3, [r7, #16]
 80009e0:	fa01 f303 	lsl.w	r3, r1, r3
 80009e4:	43db      	mvns	r3, r3
 80009e6:	401a      	ands	r2, r3
 80009e8:	6a39      	ldr	r1, [r7, #32]
 80009ea:	693b      	ldr	r3, [r7, #16]
 80009ec:	fa01 f303 	lsl.w	r3, r1, r3
 80009f0:	431a      	orrs	r2, r3
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	685b      	ldr	r3, [r3, #4]
 80009fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	f000 80b1 	beq.w	8000b66 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a04:	4b4d      	ldr	r3, [pc, #308]	@ (8000b3c <HAL_GPIO_Init+0x2b8>)
 8000a06:	699b      	ldr	r3, [r3, #24]
 8000a08:	4a4c      	ldr	r2, [pc, #304]	@ (8000b3c <HAL_GPIO_Init+0x2b8>)
 8000a0a:	f043 0301 	orr.w	r3, r3, #1
 8000a0e:	6193      	str	r3, [r2, #24]
 8000a10:	4b4a      	ldr	r3, [pc, #296]	@ (8000b3c <HAL_GPIO_Init+0x2b8>)
 8000a12:	699b      	ldr	r3, [r3, #24]
 8000a14:	f003 0301 	and.w	r3, r3, #1
 8000a18:	60bb      	str	r3, [r7, #8]
 8000a1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a1c:	4a48      	ldr	r2, [pc, #288]	@ (8000b40 <HAL_GPIO_Init+0x2bc>)
 8000a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a20:	089b      	lsrs	r3, r3, #2
 8000a22:	3302      	adds	r3, #2
 8000a24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a2c:	f003 0303 	and.w	r3, r3, #3
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	220f      	movs	r2, #15
 8000a34:	fa02 f303 	lsl.w	r3, r2, r3
 8000a38:	43db      	mvns	r3, r3
 8000a3a:	68fa      	ldr	r2, [r7, #12]
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	4a40      	ldr	r2, [pc, #256]	@ (8000b44 <HAL_GPIO_Init+0x2c0>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d013      	beq.n	8000a70 <HAL_GPIO_Init+0x1ec>
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	4a3f      	ldr	r2, [pc, #252]	@ (8000b48 <HAL_GPIO_Init+0x2c4>)
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	d00d      	beq.n	8000a6c <HAL_GPIO_Init+0x1e8>
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	4a3e      	ldr	r2, [pc, #248]	@ (8000b4c <HAL_GPIO_Init+0x2c8>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d007      	beq.n	8000a68 <HAL_GPIO_Init+0x1e4>
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	4a3d      	ldr	r2, [pc, #244]	@ (8000b50 <HAL_GPIO_Init+0x2cc>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d101      	bne.n	8000a64 <HAL_GPIO_Init+0x1e0>
 8000a60:	2303      	movs	r3, #3
 8000a62:	e006      	b.n	8000a72 <HAL_GPIO_Init+0x1ee>
 8000a64:	2304      	movs	r3, #4
 8000a66:	e004      	b.n	8000a72 <HAL_GPIO_Init+0x1ee>
 8000a68:	2302      	movs	r3, #2
 8000a6a:	e002      	b.n	8000a72 <HAL_GPIO_Init+0x1ee>
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	e000      	b.n	8000a72 <HAL_GPIO_Init+0x1ee>
 8000a70:	2300      	movs	r3, #0
 8000a72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a74:	f002 0203 	and.w	r2, r2, #3
 8000a78:	0092      	lsls	r2, r2, #2
 8000a7a:	4093      	lsls	r3, r2
 8000a7c:	68fa      	ldr	r2, [r7, #12]
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a82:	492f      	ldr	r1, [pc, #188]	@ (8000b40 <HAL_GPIO_Init+0x2bc>)
 8000a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a86:	089b      	lsrs	r3, r3, #2
 8000a88:	3302      	adds	r3, #2
 8000a8a:	68fa      	ldr	r2, [r7, #12]
 8000a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d006      	beq.n	8000aaa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a9c:	4b2d      	ldr	r3, [pc, #180]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000a9e:	689a      	ldr	r2, [r3, #8]
 8000aa0:	492c      	ldr	r1, [pc, #176]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000aa2:	69bb      	ldr	r3, [r7, #24]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	608b      	str	r3, [r1, #8]
 8000aa8:	e006      	b.n	8000ab8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000aaa:	4b2a      	ldr	r3, [pc, #168]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000aac:	689a      	ldr	r2, [r3, #8]
 8000aae:	69bb      	ldr	r3, [r7, #24]
 8000ab0:	43db      	mvns	r3, r3
 8000ab2:	4928      	ldr	r1, [pc, #160]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d006      	beq.n	8000ad2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ac4:	4b23      	ldr	r3, [pc, #140]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000ac6:	68da      	ldr	r2, [r3, #12]
 8000ac8:	4922      	ldr	r1, [pc, #136]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000aca:	69bb      	ldr	r3, [r7, #24]
 8000acc:	4313      	orrs	r3, r2
 8000ace:	60cb      	str	r3, [r1, #12]
 8000ad0:	e006      	b.n	8000ae0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ad2:	4b20      	ldr	r3, [pc, #128]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000ad4:	68da      	ldr	r2, [r3, #12]
 8000ad6:	69bb      	ldr	r3, [r7, #24]
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	491e      	ldr	r1, [pc, #120]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000adc:	4013      	ands	r3, r2
 8000ade:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d006      	beq.n	8000afa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000aec:	4b19      	ldr	r3, [pc, #100]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000aee:	685a      	ldr	r2, [r3, #4]
 8000af0:	4918      	ldr	r1, [pc, #96]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000af2:	69bb      	ldr	r3, [r7, #24]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	604b      	str	r3, [r1, #4]
 8000af8:	e006      	b.n	8000b08 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000afa:	4b16      	ldr	r3, [pc, #88]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000afc:	685a      	ldr	r2, [r3, #4]
 8000afe:	69bb      	ldr	r3, [r7, #24]
 8000b00:	43db      	mvns	r3, r3
 8000b02:	4914      	ldr	r1, [pc, #80]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000b04:	4013      	ands	r3, r2
 8000b06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d021      	beq.n	8000b58 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b14:	4b0f      	ldr	r3, [pc, #60]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	490e      	ldr	r1, [pc, #56]	@ (8000b54 <HAL_GPIO_Init+0x2d0>)
 8000b1a:	69bb      	ldr	r3, [r7, #24]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	600b      	str	r3, [r1, #0]
 8000b20:	e021      	b.n	8000b66 <HAL_GPIO_Init+0x2e2>
 8000b22:	bf00      	nop
 8000b24:	10320000 	.word	0x10320000
 8000b28:	10310000 	.word	0x10310000
 8000b2c:	10220000 	.word	0x10220000
 8000b30:	10210000 	.word	0x10210000
 8000b34:	10120000 	.word	0x10120000
 8000b38:	10110000 	.word	0x10110000
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	40010000 	.word	0x40010000
 8000b44:	40010800 	.word	0x40010800
 8000b48:	40010c00 	.word	0x40010c00
 8000b4c:	40011000 	.word	0x40011000
 8000b50:	40011400 	.word	0x40011400
 8000b54:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b58:	4b0b      	ldr	r3, [pc, #44]	@ (8000b88 <HAL_GPIO_Init+0x304>)
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	43db      	mvns	r3, r3
 8000b60:	4909      	ldr	r1, [pc, #36]	@ (8000b88 <HAL_GPIO_Init+0x304>)
 8000b62:	4013      	ands	r3, r2
 8000b64:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b68:	3301      	adds	r3, #1
 8000b6a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b72:	fa22 f303 	lsr.w	r3, r2, r3
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	f47f ae8e 	bne.w	8000898 <HAL_GPIO_Init+0x14>
  }
}
 8000b7c:	bf00      	nop
 8000b7e:	bf00      	nop
 8000b80:	372c      	adds	r7, #44	@ 0x2c
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr
 8000b88:	40010400 	.word	0x40010400

08000b8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d101      	bne.n	8000b9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	e272      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	f000 8087 	beq.w	8000cba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bac:	4b92      	ldr	r3, [pc, #584]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f003 030c 	and.w	r3, r3, #12
 8000bb4:	2b04      	cmp	r3, #4
 8000bb6:	d00c      	beq.n	8000bd2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bb8:	4b8f      	ldr	r3, [pc, #572]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	f003 030c 	and.w	r3, r3, #12
 8000bc0:	2b08      	cmp	r3, #8
 8000bc2:	d112      	bne.n	8000bea <HAL_RCC_OscConfig+0x5e>
 8000bc4:	4b8c      	ldr	r3, [pc, #560]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000bd0:	d10b      	bne.n	8000bea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bd2:	4b89      	ldr	r3, [pc, #548]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d06c      	beq.n	8000cb8 <HAL_RCC_OscConfig+0x12c>
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d168      	bne.n	8000cb8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000be6:	2301      	movs	r3, #1
 8000be8:	e24c      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000bf2:	d106      	bne.n	8000c02 <HAL_RCC_OscConfig+0x76>
 8000bf4:	4b80      	ldr	r3, [pc, #512]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a7f      	ldr	r2, [pc, #508]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000bfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000bfe:	6013      	str	r3, [r2, #0]
 8000c00:	e02e      	b.n	8000c60 <HAL_RCC_OscConfig+0xd4>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d10c      	bne.n	8000c24 <HAL_RCC_OscConfig+0x98>
 8000c0a:	4b7b      	ldr	r3, [pc, #492]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a7a      	ldr	r2, [pc, #488]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c14:	6013      	str	r3, [r2, #0]
 8000c16:	4b78      	ldr	r3, [pc, #480]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4a77      	ldr	r2, [pc, #476]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c1c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c20:	6013      	str	r3, [r2, #0]
 8000c22:	e01d      	b.n	8000c60 <HAL_RCC_OscConfig+0xd4>
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c2c:	d10c      	bne.n	8000c48 <HAL_RCC_OscConfig+0xbc>
 8000c2e:	4b72      	ldr	r3, [pc, #456]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a71      	ldr	r2, [pc, #452]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c38:	6013      	str	r3, [r2, #0]
 8000c3a:	4b6f      	ldr	r3, [pc, #444]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4a6e      	ldr	r2, [pc, #440]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c44:	6013      	str	r3, [r2, #0]
 8000c46:	e00b      	b.n	8000c60 <HAL_RCC_OscConfig+0xd4>
 8000c48:	4b6b      	ldr	r3, [pc, #428]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a6a      	ldr	r2, [pc, #424]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c52:	6013      	str	r3, [r2, #0]
 8000c54:	4b68      	ldr	r3, [pc, #416]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a67      	ldr	r2, [pc, #412]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c5e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d013      	beq.n	8000c90 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c68:	f7ff fc42 	bl	80004f0 <HAL_GetTick>
 8000c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c6e:	e008      	b.n	8000c82 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c70:	f7ff fc3e 	bl	80004f0 <HAL_GetTick>
 8000c74:	4602      	mov	r2, r0
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	2b64      	cmp	r3, #100	@ 0x64
 8000c7c:	d901      	bls.n	8000c82 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	e200      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c82:	4b5d      	ldr	r3, [pc, #372]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d0f0      	beq.n	8000c70 <HAL_RCC_OscConfig+0xe4>
 8000c8e:	e014      	b.n	8000cba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c90:	f7ff fc2e 	bl	80004f0 <HAL_GetTick>
 8000c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c96:	e008      	b.n	8000caa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c98:	f7ff fc2a 	bl	80004f0 <HAL_GetTick>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	2b64      	cmp	r3, #100	@ 0x64
 8000ca4:	d901      	bls.n	8000caa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	e1ec      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000caa:	4b53      	ldr	r3, [pc, #332]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d1f0      	bne.n	8000c98 <HAL_RCC_OscConfig+0x10c>
 8000cb6:	e000      	b.n	8000cba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f003 0302 	and.w	r3, r3, #2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d063      	beq.n	8000d8e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cc6:	4b4c      	ldr	r3, [pc, #304]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	f003 030c 	and.w	r3, r3, #12
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d00b      	beq.n	8000cea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000cd2:	4b49      	ldr	r3, [pc, #292]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	f003 030c 	and.w	r3, r3, #12
 8000cda:	2b08      	cmp	r3, #8
 8000cdc:	d11c      	bne.n	8000d18 <HAL_RCC_OscConfig+0x18c>
 8000cde:	4b46      	ldr	r3, [pc, #280]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d116      	bne.n	8000d18 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cea:	4b43      	ldr	r3, [pc, #268]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f003 0302 	and.w	r3, r3, #2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d005      	beq.n	8000d02 <HAL_RCC_OscConfig+0x176>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	691b      	ldr	r3, [r3, #16]
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d001      	beq.n	8000d02 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e1c0      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d02:	4b3d      	ldr	r3, [pc, #244]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	695b      	ldr	r3, [r3, #20]
 8000d0e:	00db      	lsls	r3, r3, #3
 8000d10:	4939      	ldr	r1, [pc, #228]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000d12:	4313      	orrs	r3, r2
 8000d14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d16:	e03a      	b.n	8000d8e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	691b      	ldr	r3, [r3, #16]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d020      	beq.n	8000d62 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d20:	4b36      	ldr	r3, [pc, #216]	@ (8000dfc <HAL_RCC_OscConfig+0x270>)
 8000d22:	2201      	movs	r2, #1
 8000d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d26:	f7ff fbe3 	bl	80004f0 <HAL_GetTick>
 8000d2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d2c:	e008      	b.n	8000d40 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d2e:	f7ff fbdf 	bl	80004f0 <HAL_GetTick>
 8000d32:	4602      	mov	r2, r0
 8000d34:	693b      	ldr	r3, [r7, #16]
 8000d36:	1ad3      	subs	r3, r2, r3
 8000d38:	2b02      	cmp	r3, #2
 8000d3a:	d901      	bls.n	8000d40 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	e1a1      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d40:	4b2d      	ldr	r3, [pc, #180]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f003 0302 	and.w	r3, r3, #2
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d0f0      	beq.n	8000d2e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	695b      	ldr	r3, [r3, #20]
 8000d58:	00db      	lsls	r3, r3, #3
 8000d5a:	4927      	ldr	r1, [pc, #156]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	600b      	str	r3, [r1, #0]
 8000d60:	e015      	b.n	8000d8e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d62:	4b26      	ldr	r3, [pc, #152]	@ (8000dfc <HAL_RCC_OscConfig+0x270>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d68:	f7ff fbc2 	bl	80004f0 <HAL_GetTick>
 8000d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d6e:	e008      	b.n	8000d82 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d70:	f7ff fbbe 	bl	80004f0 <HAL_GetTick>
 8000d74:	4602      	mov	r2, r0
 8000d76:	693b      	ldr	r3, [r7, #16]
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	2b02      	cmp	r3, #2
 8000d7c:	d901      	bls.n	8000d82 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000d7e:	2303      	movs	r3, #3
 8000d80:	e180      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d82:	4b1d      	ldr	r3, [pc, #116]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f003 0302 	and.w	r3, r3, #2
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d1f0      	bne.n	8000d70 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f003 0308 	and.w	r3, r3, #8
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d03a      	beq.n	8000e10 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	699b      	ldr	r3, [r3, #24]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d019      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000da2:	4b17      	ldr	r3, [pc, #92]	@ (8000e00 <HAL_RCC_OscConfig+0x274>)
 8000da4:	2201      	movs	r2, #1
 8000da6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000da8:	f7ff fba2 	bl	80004f0 <HAL_GetTick>
 8000dac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dae:	e008      	b.n	8000dc2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000db0:	f7ff fb9e 	bl	80004f0 <HAL_GetTick>
 8000db4:	4602      	mov	r2, r0
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	2b02      	cmp	r3, #2
 8000dbc:	d901      	bls.n	8000dc2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000dbe:	2303      	movs	r3, #3
 8000dc0:	e160      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8000df8 <HAL_RCC_OscConfig+0x26c>)
 8000dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dc6:	f003 0302 	and.w	r3, r3, #2
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d0f0      	beq.n	8000db0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000dce:	2001      	movs	r0, #1
 8000dd0:	f000 face 	bl	8001370 <RCC_Delay>
 8000dd4:	e01c      	b.n	8000e10 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8000e00 <HAL_RCC_OscConfig+0x274>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ddc:	f7ff fb88 	bl	80004f0 <HAL_GetTick>
 8000de0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000de2:	e00f      	b.n	8000e04 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000de4:	f7ff fb84 	bl	80004f0 <HAL_GetTick>
 8000de8:	4602      	mov	r2, r0
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	1ad3      	subs	r3, r2, r3
 8000dee:	2b02      	cmp	r3, #2
 8000df0:	d908      	bls.n	8000e04 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000df2:	2303      	movs	r3, #3
 8000df4:	e146      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
 8000df6:	bf00      	nop
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	42420000 	.word	0x42420000
 8000e00:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e04:	4b92      	ldr	r3, [pc, #584]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e08:	f003 0302 	and.w	r3, r3, #2
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d1e9      	bne.n	8000de4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f003 0304 	and.w	r3, r3, #4
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	f000 80a6 	beq.w	8000f6a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e22:	4b8b      	ldr	r3, [pc, #556]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000e24:	69db      	ldr	r3, [r3, #28]
 8000e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d10d      	bne.n	8000e4a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e2e:	4b88      	ldr	r3, [pc, #544]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000e30:	69db      	ldr	r3, [r3, #28]
 8000e32:	4a87      	ldr	r2, [pc, #540]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000e34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e38:	61d3      	str	r3, [r2, #28]
 8000e3a:	4b85      	ldr	r3, [pc, #532]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000e3c:	69db      	ldr	r3, [r3, #28]
 8000e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e42:	60bb      	str	r3, [r7, #8]
 8000e44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e46:	2301      	movs	r3, #1
 8000e48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e4a:	4b82      	ldr	r3, [pc, #520]	@ (8001054 <HAL_RCC_OscConfig+0x4c8>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d118      	bne.n	8000e88 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e56:	4b7f      	ldr	r3, [pc, #508]	@ (8001054 <HAL_RCC_OscConfig+0x4c8>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a7e      	ldr	r2, [pc, #504]	@ (8001054 <HAL_RCC_OscConfig+0x4c8>)
 8000e5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e62:	f7ff fb45 	bl	80004f0 <HAL_GetTick>
 8000e66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e68:	e008      	b.n	8000e7c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e6a:	f7ff fb41 	bl	80004f0 <HAL_GetTick>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	2b64      	cmp	r3, #100	@ 0x64
 8000e76:	d901      	bls.n	8000e7c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	e103      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e7c:	4b75      	ldr	r3, [pc, #468]	@ (8001054 <HAL_RCC_OscConfig+0x4c8>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d0f0      	beq.n	8000e6a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d106      	bne.n	8000e9e <HAL_RCC_OscConfig+0x312>
 8000e90:	4b6f      	ldr	r3, [pc, #444]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000e92:	6a1b      	ldr	r3, [r3, #32]
 8000e94:	4a6e      	ldr	r2, [pc, #440]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000e96:	f043 0301 	orr.w	r3, r3, #1
 8000e9a:	6213      	str	r3, [r2, #32]
 8000e9c:	e02d      	b.n	8000efa <HAL_RCC_OscConfig+0x36e>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	68db      	ldr	r3, [r3, #12]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d10c      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x334>
 8000ea6:	4b6a      	ldr	r3, [pc, #424]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000ea8:	6a1b      	ldr	r3, [r3, #32]
 8000eaa:	4a69      	ldr	r2, [pc, #420]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000eac:	f023 0301 	bic.w	r3, r3, #1
 8000eb0:	6213      	str	r3, [r2, #32]
 8000eb2:	4b67      	ldr	r3, [pc, #412]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000eb4:	6a1b      	ldr	r3, [r3, #32]
 8000eb6:	4a66      	ldr	r2, [pc, #408]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000eb8:	f023 0304 	bic.w	r3, r3, #4
 8000ebc:	6213      	str	r3, [r2, #32]
 8000ebe:	e01c      	b.n	8000efa <HAL_RCC_OscConfig+0x36e>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	2b05      	cmp	r3, #5
 8000ec6:	d10c      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x356>
 8000ec8:	4b61      	ldr	r3, [pc, #388]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000eca:	6a1b      	ldr	r3, [r3, #32]
 8000ecc:	4a60      	ldr	r2, [pc, #384]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000ece:	f043 0304 	orr.w	r3, r3, #4
 8000ed2:	6213      	str	r3, [r2, #32]
 8000ed4:	4b5e      	ldr	r3, [pc, #376]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000ed6:	6a1b      	ldr	r3, [r3, #32]
 8000ed8:	4a5d      	ldr	r2, [pc, #372]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	6213      	str	r3, [r2, #32]
 8000ee0:	e00b      	b.n	8000efa <HAL_RCC_OscConfig+0x36e>
 8000ee2:	4b5b      	ldr	r3, [pc, #364]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000ee4:	6a1b      	ldr	r3, [r3, #32]
 8000ee6:	4a5a      	ldr	r2, [pc, #360]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000ee8:	f023 0301 	bic.w	r3, r3, #1
 8000eec:	6213      	str	r3, [r2, #32]
 8000eee:	4b58      	ldr	r3, [pc, #352]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000ef0:	6a1b      	ldr	r3, [r3, #32]
 8000ef2:	4a57      	ldr	r2, [pc, #348]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000ef4:	f023 0304 	bic.w	r3, r3, #4
 8000ef8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	68db      	ldr	r3, [r3, #12]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d015      	beq.n	8000f2e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f02:	f7ff faf5 	bl	80004f0 <HAL_GetTick>
 8000f06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f08:	e00a      	b.n	8000f20 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f0a:	f7ff faf1 	bl	80004f0 <HAL_GetTick>
 8000f0e:	4602      	mov	r2, r0
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d901      	bls.n	8000f20 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	e0b1      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f20:	4b4b      	ldr	r3, [pc, #300]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000f22:	6a1b      	ldr	r3, [r3, #32]
 8000f24:	f003 0302 	and.w	r3, r3, #2
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d0ee      	beq.n	8000f0a <HAL_RCC_OscConfig+0x37e>
 8000f2c:	e014      	b.n	8000f58 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f2e:	f7ff fadf 	bl	80004f0 <HAL_GetTick>
 8000f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f34:	e00a      	b.n	8000f4c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f36:	f7ff fadb 	bl	80004f0 <HAL_GetTick>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	1ad3      	subs	r3, r2, r3
 8000f40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d901      	bls.n	8000f4c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	e09b      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f4c:	4b40      	ldr	r3, [pc, #256]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000f4e:	6a1b      	ldr	r3, [r3, #32]
 8000f50:	f003 0302 	and.w	r3, r3, #2
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d1ee      	bne.n	8000f36 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f58:	7dfb      	ldrb	r3, [r7, #23]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d105      	bne.n	8000f6a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f5e:	4b3c      	ldr	r3, [pc, #240]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	4a3b      	ldr	r2, [pc, #236]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000f64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000f68:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	69db      	ldr	r3, [r3, #28]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	f000 8087 	beq.w	8001082 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f74:	4b36      	ldr	r3, [pc, #216]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f003 030c 	and.w	r3, r3, #12
 8000f7c:	2b08      	cmp	r3, #8
 8000f7e:	d061      	beq.n	8001044 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	69db      	ldr	r3, [r3, #28]
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d146      	bne.n	8001016 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f88:	4b33      	ldr	r3, [pc, #204]	@ (8001058 <HAL_RCC_OscConfig+0x4cc>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f8e:	f7ff faaf 	bl	80004f0 <HAL_GetTick>
 8000f92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f94:	e008      	b.n	8000fa8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f96:	f7ff faab 	bl	80004f0 <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	2b02      	cmp	r3, #2
 8000fa2:	d901      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	e06d      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fa8:	4b29      	ldr	r3, [pc, #164]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d1f0      	bne.n	8000f96 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6a1b      	ldr	r3, [r3, #32]
 8000fb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fbc:	d108      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fbe:	4b24      	ldr	r3, [pc, #144]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	689b      	ldr	r3, [r3, #8]
 8000fca:	4921      	ldr	r1, [pc, #132]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6a19      	ldr	r1, [r3, #32]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fe0:	430b      	orrs	r3, r1
 8000fe2:	491b      	ldr	r1, [pc, #108]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8001058 <HAL_RCC_OscConfig+0x4cc>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fee:	f7ff fa7f 	bl	80004f0 <HAL_GetTick>
 8000ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ff4:	e008      	b.n	8001008 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ff6:	f7ff fa7b 	bl	80004f0 <HAL_GetTick>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	2b02      	cmp	r3, #2
 8001002:	d901      	bls.n	8001008 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001004:	2303      	movs	r3, #3
 8001006:	e03d      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001008:	4b11      	ldr	r3, [pc, #68]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001010:	2b00      	cmp	r3, #0
 8001012:	d0f0      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x46a>
 8001014:	e035      	b.n	8001082 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001016:	4b10      	ldr	r3, [pc, #64]	@ (8001058 <HAL_RCC_OscConfig+0x4cc>)
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800101c:	f7ff fa68 	bl	80004f0 <HAL_GetTick>
 8001020:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001022:	e008      	b.n	8001036 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001024:	f7ff fa64 	bl	80004f0 <HAL_GetTick>
 8001028:	4602      	mov	r2, r0
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	1ad3      	subs	r3, r2, r3
 800102e:	2b02      	cmp	r3, #2
 8001030:	d901      	bls.n	8001036 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001032:	2303      	movs	r3, #3
 8001034:	e026      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001036:	4b06      	ldr	r3, [pc, #24]	@ (8001050 <HAL_RCC_OscConfig+0x4c4>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800103e:	2b00      	cmp	r3, #0
 8001040:	d1f0      	bne.n	8001024 <HAL_RCC_OscConfig+0x498>
 8001042:	e01e      	b.n	8001082 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	69db      	ldr	r3, [r3, #28]
 8001048:	2b01      	cmp	r3, #1
 800104a:	d107      	bne.n	800105c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	e019      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
 8001050:	40021000 	.word	0x40021000
 8001054:	40007000 	.word	0x40007000
 8001058:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800105c:	4b0b      	ldr	r3, [pc, #44]	@ (800108c <HAL_RCC_OscConfig+0x500>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6a1b      	ldr	r3, [r3, #32]
 800106c:	429a      	cmp	r2, r3
 800106e:	d106      	bne.n	800107e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800107a:	429a      	cmp	r2, r3
 800107c:	d001      	beq.n	8001082 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e000      	b.n	8001084 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001082:	2300      	movs	r3, #0
}
 8001084:	4618      	mov	r0, r3
 8001086:	3718      	adds	r7, #24
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40021000 	.word	0x40021000

08001090 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d101      	bne.n	80010a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	e0d0      	b.n	8001246 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010a4:	4b6a      	ldr	r3, [pc, #424]	@ (8001250 <HAL_RCC_ClockConfig+0x1c0>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 0307 	and.w	r3, r3, #7
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d910      	bls.n	80010d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010b2:	4b67      	ldr	r3, [pc, #412]	@ (8001250 <HAL_RCC_ClockConfig+0x1c0>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f023 0207 	bic.w	r2, r3, #7
 80010ba:	4965      	ldr	r1, [pc, #404]	@ (8001250 <HAL_RCC_ClockConfig+0x1c0>)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	4313      	orrs	r3, r2
 80010c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010c2:	4b63      	ldr	r3, [pc, #396]	@ (8001250 <HAL_RCC_ClockConfig+0x1c0>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f003 0307 	and.w	r3, r3, #7
 80010ca:	683a      	ldr	r2, [r7, #0]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d001      	beq.n	80010d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80010d0:	2301      	movs	r3, #1
 80010d2:	e0b8      	b.n	8001246 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f003 0302 	and.w	r3, r3, #2
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d020      	beq.n	8001122 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f003 0304 	and.w	r3, r3, #4
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d005      	beq.n	80010f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010ec:	4b59      	ldr	r3, [pc, #356]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	4a58      	ldr	r2, [pc, #352]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 80010f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80010f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0308 	and.w	r3, r3, #8
 8001100:	2b00      	cmp	r3, #0
 8001102:	d005      	beq.n	8001110 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001104:	4b53      	ldr	r3, [pc, #332]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	4a52      	ldr	r2, [pc, #328]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 800110a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800110e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001110:	4b50      	ldr	r3, [pc, #320]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	494d      	ldr	r1, [pc, #308]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 800111e:	4313      	orrs	r3, r2
 8001120:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	2b00      	cmp	r3, #0
 800112c:	d040      	beq.n	80011b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d107      	bne.n	8001146 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001136:	4b47      	ldr	r3, [pc, #284]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800113e:	2b00      	cmp	r3, #0
 8001140:	d115      	bne.n	800116e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e07f      	b.n	8001246 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b02      	cmp	r3, #2
 800114c:	d107      	bne.n	800115e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800114e:	4b41      	ldr	r3, [pc, #260]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d109      	bne.n	800116e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e073      	b.n	8001246 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800115e:	4b3d      	ldr	r3, [pc, #244]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	2b00      	cmp	r3, #0
 8001168:	d101      	bne.n	800116e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e06b      	b.n	8001246 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800116e:	4b39      	ldr	r3, [pc, #228]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f023 0203 	bic.w	r2, r3, #3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	4936      	ldr	r1, [pc, #216]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 800117c:	4313      	orrs	r3, r2
 800117e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001180:	f7ff f9b6 	bl	80004f0 <HAL_GetTick>
 8001184:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001186:	e00a      	b.n	800119e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001188:	f7ff f9b2 	bl	80004f0 <HAL_GetTick>
 800118c:	4602      	mov	r2, r0
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001196:	4293      	cmp	r3, r2
 8001198:	d901      	bls.n	800119e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800119a:	2303      	movs	r3, #3
 800119c:	e053      	b.n	8001246 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800119e:	4b2d      	ldr	r3, [pc, #180]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f003 020c 	and.w	r2, r3, #12
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d1eb      	bne.n	8001188 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011b0:	4b27      	ldr	r3, [pc, #156]	@ (8001250 <HAL_RCC_ClockConfig+0x1c0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 0307 	and.w	r3, r3, #7
 80011b8:	683a      	ldr	r2, [r7, #0]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d210      	bcs.n	80011e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011be:	4b24      	ldr	r3, [pc, #144]	@ (8001250 <HAL_RCC_ClockConfig+0x1c0>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f023 0207 	bic.w	r2, r3, #7
 80011c6:	4922      	ldr	r1, [pc, #136]	@ (8001250 <HAL_RCC_ClockConfig+0x1c0>)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ce:	4b20      	ldr	r3, [pc, #128]	@ (8001250 <HAL_RCC_ClockConfig+0x1c0>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0307 	and.w	r3, r3, #7
 80011d6:	683a      	ldr	r2, [r7, #0]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d001      	beq.n	80011e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80011dc:	2301      	movs	r3, #1
 80011de:	e032      	b.n	8001246 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 0304 	and.w	r3, r3, #4
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d008      	beq.n	80011fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011ec:	4b19      	ldr	r3, [pc, #100]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	4916      	ldr	r1, [pc, #88]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 80011fa:	4313      	orrs	r3, r2
 80011fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f003 0308 	and.w	r3, r3, #8
 8001206:	2b00      	cmp	r3, #0
 8001208:	d009      	beq.n	800121e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800120a:	4b12      	ldr	r3, [pc, #72]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	691b      	ldr	r3, [r3, #16]
 8001216:	00db      	lsls	r3, r3, #3
 8001218:	490e      	ldr	r1, [pc, #56]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 800121a:	4313      	orrs	r3, r2
 800121c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800121e:	f000 f821 	bl	8001264 <HAL_RCC_GetSysClockFreq>
 8001222:	4602      	mov	r2, r0
 8001224:	4b0b      	ldr	r3, [pc, #44]	@ (8001254 <HAL_RCC_ClockConfig+0x1c4>)
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	091b      	lsrs	r3, r3, #4
 800122a:	f003 030f 	and.w	r3, r3, #15
 800122e:	490a      	ldr	r1, [pc, #40]	@ (8001258 <HAL_RCC_ClockConfig+0x1c8>)
 8001230:	5ccb      	ldrb	r3, [r1, r3]
 8001232:	fa22 f303 	lsr.w	r3, r2, r3
 8001236:	4a09      	ldr	r2, [pc, #36]	@ (800125c <HAL_RCC_ClockConfig+0x1cc>)
 8001238:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800123a:	4b09      	ldr	r3, [pc, #36]	@ (8001260 <HAL_RCC_ClockConfig+0x1d0>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff f914 	bl	800046c <HAL_InitTick>

  return HAL_OK;
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40022000 	.word	0x40022000
 8001254:	40021000 	.word	0x40021000
 8001258:	0800228c 	.word	0x0800228c
 800125c:	20000000 	.word	0x20000000
 8001260:	20000004 	.word	0x20000004

08001264 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001264:	b480      	push	{r7}
 8001266:	b087      	sub	sp, #28
 8001268:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	2300      	movs	r3, #0
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	2300      	movs	r3, #0
 8001274:	617b      	str	r3, [r7, #20]
 8001276:	2300      	movs	r3, #0
 8001278:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800127a:	2300      	movs	r3, #0
 800127c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800127e:	4b1e      	ldr	r3, [pc, #120]	@ (80012f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f003 030c 	and.w	r3, r3, #12
 800128a:	2b04      	cmp	r3, #4
 800128c:	d002      	beq.n	8001294 <HAL_RCC_GetSysClockFreq+0x30>
 800128e:	2b08      	cmp	r3, #8
 8001290:	d003      	beq.n	800129a <HAL_RCC_GetSysClockFreq+0x36>
 8001292:	e027      	b.n	80012e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001294:	4b19      	ldr	r3, [pc, #100]	@ (80012fc <HAL_RCC_GetSysClockFreq+0x98>)
 8001296:	613b      	str	r3, [r7, #16]
      break;
 8001298:	e027      	b.n	80012ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	0c9b      	lsrs	r3, r3, #18
 800129e:	f003 030f 	and.w	r3, r3, #15
 80012a2:	4a17      	ldr	r2, [pc, #92]	@ (8001300 <HAL_RCC_GetSysClockFreq+0x9c>)
 80012a4:	5cd3      	ldrb	r3, [r2, r3]
 80012a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d010      	beq.n	80012d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012b2:	4b11      	ldr	r3, [pc, #68]	@ (80012f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	0c5b      	lsrs	r3, r3, #17
 80012b8:	f003 0301 	and.w	r3, r3, #1
 80012bc:	4a11      	ldr	r2, [pc, #68]	@ (8001304 <HAL_RCC_GetSysClockFreq+0xa0>)
 80012be:	5cd3      	ldrb	r3, [r2, r3]
 80012c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a0d      	ldr	r2, [pc, #52]	@ (80012fc <HAL_RCC_GetSysClockFreq+0x98>)
 80012c6:	fb03 f202 	mul.w	r2, r3, r2
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	e004      	b.n	80012de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001308 <HAL_RCC_GetSysClockFreq+0xa4>)
 80012d8:	fb02 f303 	mul.w	r3, r2, r3
 80012dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	613b      	str	r3, [r7, #16]
      break;
 80012e2:	e002      	b.n	80012ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80012e4:	4b05      	ldr	r3, [pc, #20]	@ (80012fc <HAL_RCC_GetSysClockFreq+0x98>)
 80012e6:	613b      	str	r3, [r7, #16]
      break;
 80012e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80012ea:	693b      	ldr	r3, [r7, #16]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	371c      	adds	r7, #28
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	40021000 	.word	0x40021000
 80012fc:	007a1200 	.word	0x007a1200
 8001300:	080022a4 	.word	0x080022a4
 8001304:	080022b4 	.word	0x080022b4
 8001308:	003d0900 	.word	0x003d0900

0800130c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001310:	4b02      	ldr	r3, [pc, #8]	@ (800131c <HAL_RCC_GetHCLKFreq+0x10>)
 8001312:	681b      	ldr	r3, [r3, #0]
}
 8001314:	4618      	mov	r0, r3
 8001316:	46bd      	mov	sp, r7
 8001318:	bc80      	pop	{r7}
 800131a:	4770      	bx	lr
 800131c:	20000000 	.word	0x20000000

08001320 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001324:	f7ff fff2 	bl	800130c <HAL_RCC_GetHCLKFreq>
 8001328:	4602      	mov	r2, r0
 800132a:	4b05      	ldr	r3, [pc, #20]	@ (8001340 <HAL_RCC_GetPCLK1Freq+0x20>)
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	0a1b      	lsrs	r3, r3, #8
 8001330:	f003 0307 	and.w	r3, r3, #7
 8001334:	4903      	ldr	r1, [pc, #12]	@ (8001344 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001336:	5ccb      	ldrb	r3, [r1, r3]
 8001338:	fa22 f303 	lsr.w	r3, r2, r3
}
 800133c:	4618      	mov	r0, r3
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40021000 	.word	0x40021000
 8001344:	0800229c 	.word	0x0800229c

08001348 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800134c:	f7ff ffde 	bl	800130c <HAL_RCC_GetHCLKFreq>
 8001350:	4602      	mov	r2, r0
 8001352:	4b05      	ldr	r3, [pc, #20]	@ (8001368 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	0adb      	lsrs	r3, r3, #11
 8001358:	f003 0307 	and.w	r3, r3, #7
 800135c:	4903      	ldr	r1, [pc, #12]	@ (800136c <HAL_RCC_GetPCLK2Freq+0x24>)
 800135e:	5ccb      	ldrb	r3, [r1, r3]
 8001360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001364:	4618      	mov	r0, r3
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40021000 	.word	0x40021000
 800136c:	0800229c 	.word	0x0800229c

08001370 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001378:	4b0a      	ldr	r3, [pc, #40]	@ (80013a4 <RCC_Delay+0x34>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a0a      	ldr	r2, [pc, #40]	@ (80013a8 <RCC_Delay+0x38>)
 800137e:	fba2 2303 	umull	r2, r3, r2, r3
 8001382:	0a5b      	lsrs	r3, r3, #9
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	fb02 f303 	mul.w	r3, r2, r3
 800138a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800138c:	bf00      	nop
  }
  while (Delay --);
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	1e5a      	subs	r2, r3, #1
 8001392:	60fa      	str	r2, [r7, #12]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1f9      	bne.n	800138c <RCC_Delay+0x1c>
}
 8001398:	bf00      	nop
 800139a:	bf00      	nop
 800139c:	3714      	adds	r7, #20
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr
 80013a4:	20000000 	.word	0x20000000
 80013a8:	10624dd3 	.word	0x10624dd3

080013ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e042      	b.n	8001444 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d106      	bne.n	80013d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7fe ff82 	bl	80002dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2224      	movs	r2, #36	@ 0x24
 80013dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	68da      	ldr	r2, [r3, #12]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80013ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f000 fc7f 	bl	8001cf4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	691a      	ldr	r2, [r3, #16]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001404:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	695a      	ldr	r2, [r3, #20]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001414:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	68da      	ldr	r2, [r3, #12]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001424:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2200      	movs	r2, #0
 800142a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2220      	movs	r2, #32
 8001430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2220      	movs	r2, #32
 8001438:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2200      	movs	r2, #0
 8001440:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}

0800144c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b0ba      	sub	sp, #232	@ 0xe8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	695b      	ldr	r3, [r3, #20]
 800146e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001472:	2300      	movs	r3, #0
 8001474:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001478:	2300      	movs	r3, #0
 800147a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800147e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001482:	f003 030f 	and.w	r3, r3, #15
 8001486:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800148a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800148e:	2b00      	cmp	r3, #0
 8001490:	d10f      	bne.n	80014b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001496:	f003 0320 	and.w	r3, r3, #32
 800149a:	2b00      	cmp	r3, #0
 800149c:	d009      	beq.n	80014b2 <HAL_UART_IRQHandler+0x66>
 800149e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80014a2:	f003 0320 	and.w	r3, r3, #32
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d003      	beq.n	80014b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f000 fb63 	bl	8001b76 <UART_Receive_IT>
      return;
 80014b0:	e25b      	b.n	800196a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80014b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	f000 80de 	beq.w	8001678 <HAL_UART_IRQHandler+0x22c>
 80014bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d106      	bne.n	80014d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80014c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80014cc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	f000 80d1 	beq.w	8001678 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80014d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d00b      	beq.n	80014fa <HAL_UART_IRQHandler+0xae>
 80014e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80014e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d005      	beq.n	80014fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f2:	f043 0201 	orr.w	r2, r3, #1
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80014fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80014fe:	f003 0304 	and.w	r3, r3, #4
 8001502:	2b00      	cmp	r3, #0
 8001504:	d00b      	beq.n	800151e <HAL_UART_IRQHandler+0xd2>
 8001506:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	2b00      	cmp	r3, #0
 8001510:	d005      	beq.n	800151e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001516:	f043 0202 	orr.w	r2, r3, #2
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800151e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d00b      	beq.n	8001542 <HAL_UART_IRQHandler+0xf6>
 800152a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	2b00      	cmp	r3, #0
 8001534:	d005      	beq.n	8001542 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800153a:	f043 0204 	orr.w	r2, r3, #4
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001546:	f003 0308 	and.w	r3, r3, #8
 800154a:	2b00      	cmp	r3, #0
 800154c:	d011      	beq.n	8001572 <HAL_UART_IRQHandler+0x126>
 800154e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001552:	f003 0320 	and.w	r3, r3, #32
 8001556:	2b00      	cmp	r3, #0
 8001558:	d105      	bne.n	8001566 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800155a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	2b00      	cmp	r3, #0
 8001564:	d005      	beq.n	8001572 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156a:	f043 0208 	orr.w	r2, r3, #8
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001576:	2b00      	cmp	r3, #0
 8001578:	f000 81f2 	beq.w	8001960 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800157c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001580:	f003 0320 	and.w	r3, r3, #32
 8001584:	2b00      	cmp	r3, #0
 8001586:	d008      	beq.n	800159a <HAL_UART_IRQHandler+0x14e>
 8001588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800158c:	f003 0320 	and.w	r3, r3, #32
 8001590:	2b00      	cmp	r3, #0
 8001592:	d002      	beq.n	800159a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f000 faee 	bl	8001b76 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	695b      	ldr	r3, [r3, #20]
 80015a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	bf14      	ite	ne
 80015a8:	2301      	movne	r3, #1
 80015aa:	2300      	moveq	r3, #0
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b6:	f003 0308 	and.w	r3, r3, #8
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d103      	bne.n	80015c6 <HAL_UART_IRQHandler+0x17a>
 80015be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d04f      	beq.n	8001666 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f000 f9f8 	bl	80019bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	695b      	ldr	r3, [r3, #20]
 80015d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d041      	beq.n	800165e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	3314      	adds	r3, #20
 80015e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80015e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80015e8:	e853 3f00 	ldrex	r3, [r3]
 80015ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80015f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80015f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	3314      	adds	r3, #20
 8001602:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001606:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800160a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800160e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001612:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001616:	e841 2300 	strex	r3, r2, [r1]
 800161a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800161e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d1d9      	bne.n	80015da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800162a:	2b00      	cmp	r3, #0
 800162c:	d013      	beq.n	8001656 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001632:	4a7e      	ldr	r2, [pc, #504]	@ (800182c <HAL_UART_IRQHandler+0x3e0>)
 8001634:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff f8aa 	bl	8000794 <HAL_DMA_Abort_IT>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d016      	beq.n	8001674 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800164a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001650:	4610      	mov	r0, r2
 8001652:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001654:	e00e      	b.n	8001674 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f000 f99c 	bl	8001994 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800165c:	e00a      	b.n	8001674 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f000 f998 	bl	8001994 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001664:	e006      	b.n	8001674 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f000 f994 	bl	8001994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2200      	movs	r2, #0
 8001670:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001672:	e175      	b.n	8001960 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001674:	bf00      	nop
    return;
 8001676:	e173      	b.n	8001960 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167c:	2b01      	cmp	r3, #1
 800167e:	f040 814f 	bne.w	8001920 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001686:	f003 0310 	and.w	r3, r3, #16
 800168a:	2b00      	cmp	r3, #0
 800168c:	f000 8148 	beq.w	8001920 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001694:	f003 0310 	and.w	r3, r3, #16
 8001698:	2b00      	cmp	r3, #0
 800169a:	f000 8141 	beq.w	8001920 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800169e:	2300      	movs	r3, #0
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	695b      	ldr	r3, [r3, #20]
 80016ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f000 80b6 	beq.w	8001830 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80016d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f000 8145 	beq.w	8001964 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80016de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80016e2:	429a      	cmp	r2, r3
 80016e4:	f080 813e 	bcs.w	8001964 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80016ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016f4:	699b      	ldr	r3, [r3, #24]
 80016f6:	2b20      	cmp	r3, #32
 80016f8:	f000 8088 	beq.w	800180c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	330c      	adds	r3, #12
 8001702:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001706:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800170a:	e853 3f00 	ldrex	r3, [r3]
 800170e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8001712:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001716:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800171a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	330c      	adds	r3, #12
 8001724:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001728:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800172c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001730:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001734:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001738:	e841 2300 	strex	r3, r2, [r1]
 800173c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8001740:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001744:	2b00      	cmp	r3, #0
 8001746:	d1d9      	bne.n	80016fc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	3314      	adds	r3, #20
 800174e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001750:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001752:	e853 3f00 	ldrex	r3, [r3]
 8001756:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8001758:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800175a:	f023 0301 	bic.w	r3, r3, #1
 800175e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	3314      	adds	r3, #20
 8001768:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800176c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8001770:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001772:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001774:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001778:	e841 2300 	strex	r3, r2, [r1]
 800177c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800177e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1e1      	bne.n	8001748 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	3314      	adds	r3, #20
 800178a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800178c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800178e:	e853 3f00 	ldrex	r3, [r3]
 8001792:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8001794:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001796:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800179a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	3314      	adds	r3, #20
 80017a4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80017a8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80017aa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80017ac:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80017ae:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80017b0:	e841 2300 	strex	r3, r2, [r1]
 80017b4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80017b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d1e3      	bne.n	8001784 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2220      	movs	r2, #32
 80017c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2200      	movs	r2, #0
 80017c8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	330c      	adds	r3, #12
 80017d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80017d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80017d4:	e853 3f00 	ldrex	r3, [r3]
 80017d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80017da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80017dc:	f023 0310 	bic.w	r3, r3, #16
 80017e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	330c      	adds	r3, #12
 80017ea:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80017ee:	65ba      	str	r2, [r7, #88]	@ 0x58
 80017f0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80017f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80017f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80017f6:	e841 2300 	strex	r3, r2, [r1]
 80017fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80017fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1e3      	bne.n	80017ca <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001806:	4618      	mov	r0, r3
 8001808:	f7fe ff89 	bl	800071e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2202      	movs	r2, #2
 8001810:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800181a:	b29b      	uxth	r3, r3
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	b29b      	uxth	r3, r3
 8001820:	4619      	mov	r1, r3
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f000 f8bf 	bl	80019a6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001828:	e09c      	b.n	8001964 <HAL_UART_IRQHandler+0x518>
 800182a:	bf00      	nop
 800182c:	08001a81 	.word	0x08001a81
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001838:	b29b      	uxth	r3, r3
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001844:	b29b      	uxth	r3, r3
 8001846:	2b00      	cmp	r3, #0
 8001848:	f000 808e 	beq.w	8001968 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800184c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001850:	2b00      	cmp	r3, #0
 8001852:	f000 8089 	beq.w	8001968 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	330c      	adds	r3, #12
 800185c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800185e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001860:	e853 3f00 	ldrex	r3, [r3]
 8001864:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8001866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001868:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800186c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	330c      	adds	r3, #12
 8001876:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800187a:	647a      	str	r2, [r7, #68]	@ 0x44
 800187c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800187e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001880:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001882:	e841 2300 	strex	r3, r2, [r1]
 8001886:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8001888:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800188a:	2b00      	cmp	r3, #0
 800188c:	d1e3      	bne.n	8001856 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	3314      	adds	r3, #20
 8001894:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001898:	e853 3f00 	ldrex	r3, [r3]
 800189c:	623b      	str	r3, [r7, #32]
   return(result);
 800189e:	6a3b      	ldr	r3, [r7, #32]
 80018a0:	f023 0301 	bic.w	r3, r3, #1
 80018a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	3314      	adds	r3, #20
 80018ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80018b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80018b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80018b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80018ba:	e841 2300 	strex	r3, r2, [r1]
 80018be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80018c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1e3      	bne.n	800188e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2220      	movs	r2, #32
 80018ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2200      	movs	r2, #0
 80018d2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	330c      	adds	r3, #12
 80018da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	e853 3f00 	ldrex	r3, [r3]
 80018e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f023 0310 	bic.w	r3, r3, #16
 80018ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	330c      	adds	r3, #12
 80018f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80018f8:	61fa      	str	r2, [r7, #28]
 80018fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018fc:	69b9      	ldr	r1, [r7, #24]
 80018fe:	69fa      	ldr	r2, [r7, #28]
 8001900:	e841 2300 	strex	r3, r2, [r1]
 8001904:	617b      	str	r3, [r7, #20]
   return(result);
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1e3      	bne.n	80018d4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2202      	movs	r2, #2
 8001910:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001912:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001916:	4619      	mov	r1, r3
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f000 f844 	bl	80019a6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800191e:	e023      	b.n	8001968 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001928:	2b00      	cmp	r3, #0
 800192a:	d009      	beq.n	8001940 <HAL_UART_IRQHandler+0x4f4>
 800192c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001930:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001934:	2b00      	cmp	r3, #0
 8001936:	d003      	beq.n	8001940 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f000 f8b5 	bl	8001aa8 <UART_Transmit_IT>
    return;
 800193e:	e014      	b.n	800196a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001948:	2b00      	cmp	r3, #0
 800194a:	d00e      	beq.n	800196a <HAL_UART_IRQHandler+0x51e>
 800194c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001954:	2b00      	cmp	r3, #0
 8001956:	d008      	beq.n	800196a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f000 f8f4 	bl	8001b46 <UART_EndTransmit_IT>
    return;
 800195e:	e004      	b.n	800196a <HAL_UART_IRQHandler+0x51e>
    return;
 8001960:	bf00      	nop
 8001962:	e002      	b.n	800196a <HAL_UART_IRQHandler+0x51e>
      return;
 8001964:	bf00      	nop
 8001966:	e000      	b.n	800196a <HAL_UART_IRQHandler+0x51e>
      return;
 8001968:	bf00      	nop
  }
}
 800196a:	37e8      	adds	r7, #232	@ 0xe8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	bc80      	pop	{r7}
 8001980:	4770      	bx	lr

08001982 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr

08001994 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr

080019a6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80019a6:	b480      	push	{r7}
 80019a8:	b083      	sub	sp, #12
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
 80019ae:	460b      	mov	r3, r1
 80019b0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80019b2:	bf00      	nop
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bc80      	pop	{r7}
 80019ba:	4770      	bx	lr

080019bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80019bc:	b480      	push	{r7}
 80019be:	b095      	sub	sp, #84	@ 0x54
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	330c      	adds	r3, #12
 80019ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019ce:	e853 3f00 	ldrex	r3, [r3]
 80019d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80019d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80019da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	330c      	adds	r3, #12
 80019e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80019e4:	643a      	str	r2, [r7, #64]	@ 0x40
 80019e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80019ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80019ec:	e841 2300 	strex	r3, r2, [r1]
 80019f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80019f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d1e5      	bne.n	80019c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	3314      	adds	r3, #20
 80019fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a00:	6a3b      	ldr	r3, [r7, #32]
 8001a02:	e853 3f00 	ldrex	r3, [r3]
 8001a06:	61fb      	str	r3, [r7, #28]
   return(result);
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	f023 0301 	bic.w	r3, r3, #1
 8001a0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	3314      	adds	r3, #20
 8001a16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001a18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001a1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a20:	e841 2300 	strex	r3, r2, [r1]
 8001a24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d1e5      	bne.n	80019f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d119      	bne.n	8001a68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	330c      	adds	r3, #12
 8001a3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	e853 3f00 	ldrex	r3, [r3]
 8001a42:	60bb      	str	r3, [r7, #8]
   return(result);
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	f023 0310 	bic.w	r3, r3, #16
 8001a4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	330c      	adds	r3, #12
 8001a52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001a54:	61ba      	str	r2, [r7, #24]
 8001a56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a58:	6979      	ldr	r1, [r7, #20]
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	e841 2300 	strex	r3, r2, [r1]
 8001a60:	613b      	str	r3, [r7, #16]
   return(result);
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1e5      	bne.n	8001a34 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2220      	movs	r2, #32
 8001a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2200      	movs	r2, #0
 8001a74:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001a76:	bf00      	nop
 8001a78:	3754      	adds	r7, #84	@ 0x54
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr

08001a80 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a8c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	2200      	movs	r2, #0
 8001a92:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2200      	movs	r2, #0
 8001a98:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001a9a:	68f8      	ldr	r0, [r7, #12]
 8001a9c:	f7ff ff7a 	bl	8001994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001aa0:	bf00      	nop
 8001aa2:	3710      	adds	r7, #16
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	2b21      	cmp	r3, #33	@ 0x21
 8001aba:	d13e      	bne.n	8001b3a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ac4:	d114      	bne.n	8001af0 <UART_Transmit_IT+0x48>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	691b      	ldr	r3, [r3, #16]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d110      	bne.n	8001af0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a1b      	ldr	r3, [r3, #32]
 8001ad2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	881b      	ldrh	r3, [r3, #0]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ae2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6a1b      	ldr	r3, [r3, #32]
 8001ae8:	1c9a      	adds	r2, r3, #2
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	621a      	str	r2, [r3, #32]
 8001aee:	e008      	b.n	8001b02 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a1b      	ldr	r3, [r3, #32]
 8001af4:	1c59      	adds	r1, r3, #1
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	6211      	str	r1, [r2, #32]
 8001afa:	781a      	ldrb	r2, [r3, #0]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	3b01      	subs	r3, #1
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	4619      	mov	r1, r3
 8001b10:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d10f      	bne.n	8001b36 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	68da      	ldr	r2, [r3, #12]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001b24:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	68da      	ldr	r2, [r3, #12]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b34:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001b36:	2300      	movs	r3, #0
 8001b38:	e000      	b.n	8001b3c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8001b3a:	2302      	movs	r3, #2
  }
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bc80      	pop	{r7}
 8001b44:	4770      	bx	lr

08001b46 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b082      	sub	sp, #8
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	68da      	ldr	r2, [r3, #12]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b5c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2220      	movs	r2, #32
 8001b62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f7ff ff02 	bl	8001970 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b08c      	sub	sp, #48	@ 0x30
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	2b22      	cmp	r3, #34	@ 0x22
 8001b88:	f040 80ae 	bne.w	8001ce8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b94:	d117      	bne.n	8001bc6 <UART_Receive_IT+0x50>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d113      	bne.n	8001bc6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	b29b      	uxth	r3, r3
 8001bb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bb8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bbe:	1c9a      	adds	r2, r3, #2
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	629a      	str	r2, [r3, #40]	@ 0x28
 8001bc4:	e026      	b.n	8001c14 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bd8:	d007      	beq.n	8001bea <UART_Receive_IT+0x74>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d10a      	bne.n	8001bf8 <UART_Receive_IT+0x82>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	691b      	ldr	r3, [r3, #16]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d106      	bne.n	8001bf8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	b2da      	uxtb	r2, r3
 8001bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bf4:	701a      	strb	r2, [r3, #0]
 8001bf6:	e008      	b.n	8001c0a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c08:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c0e:	1c5a      	adds	r2, r3, #1
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	4619      	mov	r1, r3
 8001c22:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d15d      	bne.n	8001ce4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	68da      	ldr	r2, [r3, #12]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f022 0220 	bic.w	r2, r2, #32
 8001c36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	68da      	ldr	r2, [r3, #12]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	695a      	ldr	r2, [r3, #20]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f022 0201 	bic.w	r2, r2, #1
 8001c56:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2220      	movs	r2, #32
 8001c5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d135      	bne.n	8001cda <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	330c      	adds	r3, #12
 8001c7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	e853 3f00 	ldrex	r3, [r3]
 8001c82:	613b      	str	r3, [r7, #16]
   return(result);
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	f023 0310 	bic.w	r3, r3, #16
 8001c8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	330c      	adds	r3, #12
 8001c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c94:	623a      	str	r2, [r7, #32]
 8001c96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c98:	69f9      	ldr	r1, [r7, #28]
 8001c9a:	6a3a      	ldr	r2, [r7, #32]
 8001c9c:	e841 2300 	strex	r3, r2, [r1]
 8001ca0:	61bb      	str	r3, [r7, #24]
   return(result);
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d1e5      	bne.n	8001c74 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0310 	and.w	r3, r3, #16
 8001cb2:	2b10      	cmp	r3, #16
 8001cb4:	d10a      	bne.n	8001ccc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60fb      	str	r3, [r7, #12]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f7ff fe67 	bl	80019a6 <HAL_UARTEx_RxEventCallback>
 8001cd8:	e002      	b.n	8001ce0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7ff fe51 	bl	8001982 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	e002      	b.n	8001cea <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	e000      	b.n	8001cea <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8001ce8:	2302      	movs	r3, #2
  }
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3730      	adds	r7, #48	@ 0x30
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	691b      	ldr	r3, [r3, #16]
 8001d02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	68da      	ldr	r2, [r3, #12]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	430a      	orrs	r2, r1
 8001d10:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	689a      	ldr	r2, [r3, #8]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	695b      	ldr	r3, [r3, #20]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	68db      	ldr	r3, [r3, #12]
 8001d2a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001d2e:	f023 030c 	bic.w	r3, r3, #12
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	6812      	ldr	r2, [r2, #0]
 8001d36:	68b9      	ldr	r1, [r7, #8]
 8001d38:	430b      	orrs	r3, r1
 8001d3a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	695b      	ldr	r3, [r3, #20]
 8001d42:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	699a      	ldr	r2, [r3, #24]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a2c      	ldr	r2, [pc, #176]	@ (8001e08 <UART_SetConfig+0x114>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d103      	bne.n	8001d64 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001d5c:	f7ff faf4 	bl	8001348 <HAL_RCC_GetPCLK2Freq>
 8001d60:	60f8      	str	r0, [r7, #12]
 8001d62:	e002      	b.n	8001d6a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001d64:	f7ff fadc 	bl	8001320 <HAL_RCC_GetPCLK1Freq>
 8001d68:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	4413      	add	r3, r2
 8001d72:	009a      	lsls	r2, r3, #2
 8001d74:	441a      	add	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d80:	4a22      	ldr	r2, [pc, #136]	@ (8001e0c <UART_SetConfig+0x118>)
 8001d82:	fba2 2303 	umull	r2, r3, r2, r3
 8001d86:	095b      	lsrs	r3, r3, #5
 8001d88:	0119      	lsls	r1, r3, #4
 8001d8a:	68fa      	ldr	r2, [r7, #12]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	009a      	lsls	r2, r3, #2
 8001d94:	441a      	add	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001da0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e0c <UART_SetConfig+0x118>)
 8001da2:	fba3 0302 	umull	r0, r3, r3, r2
 8001da6:	095b      	lsrs	r3, r3, #5
 8001da8:	2064      	movs	r0, #100	@ 0x64
 8001daa:	fb00 f303 	mul.w	r3, r0, r3
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	011b      	lsls	r3, r3, #4
 8001db2:	3332      	adds	r3, #50	@ 0x32
 8001db4:	4a15      	ldr	r2, [pc, #84]	@ (8001e0c <UART_SetConfig+0x118>)
 8001db6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dba:	095b      	lsrs	r3, r3, #5
 8001dbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dc0:	4419      	add	r1, r3
 8001dc2:	68fa      	ldr	r2, [r7, #12]
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	4413      	add	r3, r2
 8001dca:	009a      	lsls	r2, r3, #2
 8001dcc:	441a      	add	r2, r3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e0c <UART_SetConfig+0x118>)
 8001dda:	fba3 0302 	umull	r0, r3, r3, r2
 8001dde:	095b      	lsrs	r3, r3, #5
 8001de0:	2064      	movs	r0, #100	@ 0x64
 8001de2:	fb00 f303 	mul.w	r3, r0, r3
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	011b      	lsls	r3, r3, #4
 8001dea:	3332      	adds	r3, #50	@ 0x32
 8001dec:	4a07      	ldr	r2, [pc, #28]	@ (8001e0c <UART_SetConfig+0x118>)
 8001dee:	fba2 2303 	umull	r2, r3, r2, r3
 8001df2:	095b      	lsrs	r3, r3, #5
 8001df4:	f003 020f 	and.w	r2, r3, #15
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	440a      	add	r2, r1
 8001dfe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001e00:	bf00      	nop
 8001e02:	3710      	adds	r7, #16
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40013800 	.word	0x40013800
 8001e0c:	51eb851f 	.word	0x51eb851f

08001e10 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	689a      	ldr	r2, [r3, #8]
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	683a      	ldr	r2, [r7, #0]
 8001e34:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	1c5a      	adds	r2, r3, #1
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	601a      	str	r2, [r3, #0]
}
 8001e4c:	bf00      	nop
 8001e4e:	3714      	adds	r7, #20
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bc80      	pop	{r7}
 8001e54:	4770      	bx	lr

08001e56 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001e56:	b480      	push	{r7}
 8001e58:	b085      	sub	sp, #20
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	6892      	ldr	r2, [r2, #8]
 8001e6c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	6852      	ldr	r2, [r2, #4]
 8001e76:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d103      	bne.n	8001e8a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	689a      	ldr	r2, [r3, #8]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	1e5a      	subs	r2, r3, #1
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3714      	adds	r7, #20
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bc80      	pop	{r7}
 8001ea6:	4770      	bx	lr

08001ea8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001eb2:	4b4f      	ldr	r3, [pc, #316]	@ (8001ff0 <xTaskIncrementTick+0x148>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f040 8090 	bne.w	8001fdc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001ebc:	4b4d      	ldr	r3, [pc, #308]	@ (8001ff4 <xTaskIncrementTick+0x14c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001ec4:	4a4b      	ldr	r2, [pc, #300]	@ (8001ff4 <xTaskIncrementTick+0x14c>)
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d121      	bne.n	8001f14 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8001ed0:	4b49      	ldr	r3, [pc, #292]	@ (8001ff8 <xTaskIncrementTick+0x150>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d00b      	beq.n	8001ef2 <xTaskIncrementTick+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ede:	f383 8811 	msr	BASEPRI, r3
 8001ee2:	f3bf 8f6f 	isb	sy
 8001ee6:	f3bf 8f4f 	dsb	sy
 8001eea:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001eec:	bf00      	nop
 8001eee:	bf00      	nop
 8001ef0:	e7fd      	b.n	8001eee <xTaskIncrementTick+0x46>
 8001ef2:	4b41      	ldr	r3, [pc, #260]	@ (8001ff8 <xTaskIncrementTick+0x150>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	4b40      	ldr	r3, [pc, #256]	@ (8001ffc <xTaskIncrementTick+0x154>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a3e      	ldr	r2, [pc, #248]	@ (8001ff8 <xTaskIncrementTick+0x150>)
 8001efe:	6013      	str	r3, [r2, #0]
 8001f00:	4a3e      	ldr	r2, [pc, #248]	@ (8001ffc <xTaskIncrementTick+0x154>)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	6013      	str	r3, [r2, #0]
 8001f06:	4b3e      	ldr	r3, [pc, #248]	@ (8002000 <xTaskIncrementTick+0x158>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	4a3c      	ldr	r2, [pc, #240]	@ (8002000 <xTaskIncrementTick+0x158>)
 8001f0e:	6013      	str	r3, [r2, #0]
 8001f10:	f000 f8e2 	bl	80020d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001f14:	4b3b      	ldr	r3, [pc, #236]	@ (8002004 <xTaskIncrementTick+0x15c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d349      	bcc.n	8001fb2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001f1e:	4b36      	ldr	r3, [pc, #216]	@ (8001ff8 <xTaskIncrementTick+0x150>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d104      	bne.n	8001f32 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f28:	4b36      	ldr	r3, [pc, #216]	@ (8002004 <xTaskIncrementTick+0x15c>)
 8001f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8001f2e:	601a      	str	r2, [r3, #0]
					break;
 8001f30:	e03f      	b.n	8001fb2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001f32:	4b31      	ldr	r3, [pc, #196]	@ (8001ff8 <xTaskIncrementTick+0x150>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d203      	bcs.n	8001f52 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001f4a:	4a2e      	ldr	r2, [pc, #184]	@ (8002004 <xTaskIncrementTick+0x15c>)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001f50:	e02f      	b.n	8001fb2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	3304      	adds	r3, #4
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff ff7d 	bl	8001e56 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d004      	beq.n	8001f6e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	3318      	adds	r3, #24
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff ff74 	bl	8001e56 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f72:	4b25      	ldr	r3, [pc, #148]	@ (8002008 <xTaskIncrementTick+0x160>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d903      	bls.n	8001f82 <xTaskIncrementTick+0xda>
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f7e:	4a22      	ldr	r2, [pc, #136]	@ (8002008 <xTaskIncrementTick+0x160>)
 8001f80:	6013      	str	r3, [r2, #0]
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f86:	4613      	mov	r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	4a1f      	ldr	r2, [pc, #124]	@ (800200c <xTaskIncrementTick+0x164>)
 8001f90:	441a      	add	r2, r3
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	3304      	adds	r3, #4
 8001f96:	4619      	mov	r1, r3
 8001f98:	4610      	mov	r0, r2
 8001f9a:	f7ff ff39 	bl	8001e10 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8002010 <xTaskIncrementTick+0x168>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d3b8      	bcc.n	8001f1e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8001fac:	2301      	movs	r3, #1
 8001fae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001fb0:	e7b5      	b.n	8001f1e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001fb2:	4b17      	ldr	r3, [pc, #92]	@ (8002010 <xTaskIncrementTick+0x168>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fb8:	4914      	ldr	r1, [pc, #80]	@ (800200c <xTaskIncrementTick+0x164>)
 8001fba:	4613      	mov	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	4413      	add	r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	440b      	add	r3, r1
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d901      	bls.n	8001fce <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8001fce:	4b11      	ldr	r3, [pc, #68]	@ (8002014 <xTaskIncrementTick+0x16c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d007      	beq.n	8001fe6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	e004      	b.n	8001fe6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8001fdc:	4b0e      	ldr	r3, [pc, #56]	@ (8002018 <xTaskIncrementTick+0x170>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	4a0d      	ldr	r2, [pc, #52]	@ (8002018 <xTaskIncrementTick+0x170>)
 8001fe4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8001fe6:	697b      	ldr	r3, [r7, #20]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3718      	adds	r7, #24
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	200004fc 	.word	0x200004fc
 8001ff4:	200004e0 	.word	0x200004e0
 8001ff8:	200004d8 	.word	0x200004d8
 8001ffc:	200004dc 	.word	0x200004dc
 8002000:	200004f4 	.word	0x200004f4
 8002004:	200004f8 	.word	0x200004f8
 8002008:	200004e4 	.word	0x200004e4
 800200c:	20000078 	.word	0x20000078
 8002010:	20000074 	.word	0x20000074
 8002014:	200004f0 	.word	0x200004f0
 8002018:	200004ec 	.word	0x200004ec

0800201c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002022:	4b28      	ldr	r3, [pc, #160]	@ (80020c4 <vTaskSwitchContext+0xa8>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800202a:	4b27      	ldr	r3, [pc, #156]	@ (80020c8 <vTaskSwitchContext+0xac>)
 800202c:	2201      	movs	r2, #1
 800202e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002030:	e042      	b.n	80020b8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8002032:	4b25      	ldr	r3, [pc, #148]	@ (80020c8 <vTaskSwitchContext+0xac>)
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002038:	4b24      	ldr	r3, [pc, #144]	@ (80020cc <vTaskSwitchContext+0xb0>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	e011      	b.n	8002064 <vTaskSwitchContext+0x48>
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d10b      	bne.n	800205e <vTaskSwitchContext+0x42>
	__asm volatile
 8002046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800204a:	f383 8811 	msr	BASEPRI, r3
 800204e:	f3bf 8f6f 	isb	sy
 8002052:	f3bf 8f4f 	dsb	sy
 8002056:	607b      	str	r3, [r7, #4]
}
 8002058:	bf00      	nop
 800205a:	bf00      	nop
 800205c:	e7fd      	b.n	800205a <vTaskSwitchContext+0x3e>
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	3b01      	subs	r3, #1
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	491a      	ldr	r1, [pc, #104]	@ (80020d0 <vTaskSwitchContext+0xb4>)
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	4613      	mov	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4413      	add	r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	440b      	add	r3, r1
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0e3      	beq.n	8002040 <vTaskSwitchContext+0x24>
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4a13      	ldr	r2, [pc, #76]	@ (80020d0 <vTaskSwitchContext+0xb4>)
 8002084:	4413      	add	r3, r2
 8002086:	60bb      	str	r3, [r7, #8]
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	685a      	ldr	r2, [r3, #4]
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	3308      	adds	r3, #8
 800209a:	429a      	cmp	r2, r3
 800209c:	d104      	bne.n	80020a8 <vTaskSwitchContext+0x8c>
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	685a      	ldr	r2, [r3, #4]
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	605a      	str	r2, [r3, #4]
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	68db      	ldr	r3, [r3, #12]
 80020ae:	4a09      	ldr	r2, [pc, #36]	@ (80020d4 <vTaskSwitchContext+0xb8>)
 80020b0:	6013      	str	r3, [r2, #0]
 80020b2:	4a06      	ldr	r2, [pc, #24]	@ (80020cc <vTaskSwitchContext+0xb0>)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6013      	str	r3, [r2, #0]
}
 80020b8:	bf00      	nop
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	200004fc 	.word	0x200004fc
 80020c8:	200004f0 	.word	0x200004f0
 80020cc:	200004e4 	.word	0x200004e4
 80020d0:	20000078 	.word	0x20000078
 80020d4:	20000074 	.word	0x20000074

080020d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80020de:	4b0c      	ldr	r3, [pc, #48]	@ (8002110 <prvResetNextTaskUnblockTime+0x38>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d104      	bne.n	80020f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80020e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002114 <prvResetNextTaskUnblockTime+0x3c>)
 80020ea:	f04f 32ff 	mov.w	r2, #4294967295
 80020ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80020f0:	e008      	b.n	8002104 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80020f2:	4b07      	ldr	r3, [pc, #28]	@ (8002110 <prvResetNextTaskUnblockTime+0x38>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	4a04      	ldr	r2, [pc, #16]	@ (8002114 <prvResetNextTaskUnblockTime+0x3c>)
 8002102:	6013      	str	r3, [r2, #0]
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	bc80      	pop	{r7}
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	200004d8 	.word	0x200004d8
 8002114:	200004f8 	.word	0x200004f8

08002118 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800211e:	4b0b      	ldr	r3, [pc, #44]	@ (800214c <xTaskGetSchedulerState+0x34>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d102      	bne.n	800212c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002126:	2301      	movs	r3, #1
 8002128:	607b      	str	r3, [r7, #4]
 800212a:	e008      	b.n	800213e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800212c:	4b08      	ldr	r3, [pc, #32]	@ (8002150 <xTaskGetSchedulerState+0x38>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d102      	bne.n	800213a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002134:	2302      	movs	r3, #2
 8002136:	607b      	str	r3, [r7, #4]
 8002138:	e001      	b.n	800213e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800213a:	2300      	movs	r3, #0
 800213c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800213e:	687b      	ldr	r3, [r7, #4]
	}
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	200004e8 	.word	0x200004e8
 8002150:	200004fc 	.word	0x200004fc
	...

08002160 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002160:	4b07      	ldr	r3, [pc, #28]	@ (8002180 <pxCurrentTCBConst2>)
 8002162:	6819      	ldr	r1, [r3, #0]
 8002164:	6808      	ldr	r0, [r1, #0]
 8002166:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800216a:	f380 8809 	msr	PSP, r0
 800216e:	f3bf 8f6f 	isb	sy
 8002172:	f04f 0000 	mov.w	r0, #0
 8002176:	f380 8811 	msr	BASEPRI, r0
 800217a:	f04e 0e0d 	orr.w	lr, lr, #13
 800217e:	4770      	bx	lr

08002180 <pxCurrentTCBConst2>:
 8002180:	20000074 	.word	0x20000074
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002184:	bf00      	nop
 8002186:	bf00      	nop
	...

08002190 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002190:	f3ef 8009 	mrs	r0, PSP
 8002194:	f3bf 8f6f 	isb	sy
 8002198:	4b0d      	ldr	r3, [pc, #52]	@ (80021d0 <pxCurrentTCBConst>)
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80021a0:	6010      	str	r0, [r2, #0]
 80021a2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80021a6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80021aa:	f380 8811 	msr	BASEPRI, r0
 80021ae:	f7ff ff35 	bl	800201c <vTaskSwitchContext>
 80021b2:	f04f 0000 	mov.w	r0, #0
 80021b6:	f380 8811 	msr	BASEPRI, r0
 80021ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80021be:	6819      	ldr	r1, [r3, #0]
 80021c0:	6808      	ldr	r0, [r1, #0]
 80021c2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80021c6:	f380 8809 	msr	PSP, r0
 80021ca:	f3bf 8f6f 	isb	sy
 80021ce:	4770      	bx	lr

080021d0 <pxCurrentTCBConst>:
 80021d0:	20000074 	.word	0x20000074
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80021d4:	bf00      	nop
 80021d6:	bf00      	nop

080021d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
	__asm volatile
 80021de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021e2:	f383 8811 	msr	BASEPRI, r3
 80021e6:	f3bf 8f6f 	isb	sy
 80021ea:	f3bf 8f4f 	dsb	sy
 80021ee:	607b      	str	r3, [r7, #4]
}
 80021f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80021f2:	f7ff fe59 	bl	8001ea8 <xTaskIncrementTick>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d003      	beq.n	8002204 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80021fc:	4b06      	ldr	r3, [pc, #24]	@ (8002218 <xPortSysTickHandler+0x40>)
 80021fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	2300      	movs	r3, #0
 8002206:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800220e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002210:	bf00      	nop
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	e000ed04 	.word	0xe000ed04

0800221c <memset>:
 800221c:	4603      	mov	r3, r0
 800221e:	4402      	add	r2, r0
 8002220:	4293      	cmp	r3, r2
 8002222:	d100      	bne.n	8002226 <memset+0xa>
 8002224:	4770      	bx	lr
 8002226:	f803 1b01 	strb.w	r1, [r3], #1
 800222a:	e7f9      	b.n	8002220 <memset+0x4>

0800222c <__libc_init_array>:
 800222c:	b570      	push	{r4, r5, r6, lr}
 800222e:	2600      	movs	r6, #0
 8002230:	4d0c      	ldr	r5, [pc, #48]	@ (8002264 <__libc_init_array+0x38>)
 8002232:	4c0d      	ldr	r4, [pc, #52]	@ (8002268 <__libc_init_array+0x3c>)
 8002234:	1b64      	subs	r4, r4, r5
 8002236:	10a4      	asrs	r4, r4, #2
 8002238:	42a6      	cmp	r6, r4
 800223a:	d109      	bne.n	8002250 <__libc_init_array+0x24>
 800223c:	f000 f81a 	bl	8002274 <_init>
 8002240:	2600      	movs	r6, #0
 8002242:	4d0a      	ldr	r5, [pc, #40]	@ (800226c <__libc_init_array+0x40>)
 8002244:	4c0a      	ldr	r4, [pc, #40]	@ (8002270 <__libc_init_array+0x44>)
 8002246:	1b64      	subs	r4, r4, r5
 8002248:	10a4      	asrs	r4, r4, #2
 800224a:	42a6      	cmp	r6, r4
 800224c:	d105      	bne.n	800225a <__libc_init_array+0x2e>
 800224e:	bd70      	pop	{r4, r5, r6, pc}
 8002250:	f855 3b04 	ldr.w	r3, [r5], #4
 8002254:	4798      	blx	r3
 8002256:	3601      	adds	r6, #1
 8002258:	e7ee      	b.n	8002238 <__libc_init_array+0xc>
 800225a:	f855 3b04 	ldr.w	r3, [r5], #4
 800225e:	4798      	blx	r3
 8002260:	3601      	adds	r6, #1
 8002262:	e7f2      	b.n	800224a <__libc_init_array+0x1e>
 8002264:	080022b8 	.word	0x080022b8
 8002268:	080022b8 	.word	0x080022b8
 800226c:	080022b8 	.word	0x080022b8
 8002270:	080022bc 	.word	0x080022bc

08002274 <_init>:
 8002274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002276:	bf00      	nop
 8002278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800227a:	bc08      	pop	{r3}
 800227c:	469e      	mov	lr, r3
 800227e:	4770      	bx	lr

08002280 <_fini>:
 8002280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002282:	bf00      	nop
 8002284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002286:	bc08      	pop	{r3}
 8002288:	469e      	mov	lr, r3
 800228a:	4770      	bx	lr
