

================================================================
== Vitis HLS Report for 'process_images'
================================================================
* Date:           Wed May 14 20:37:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.760 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.63>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %img_width" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 6 'read' 'img_width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%img_height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %img_height" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 7 'read' 'img_height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%avg_output_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %avg_output" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 8 'read' 'avg_output_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%min_output_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %min_output" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 9 'read' 'min_output_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%max_output_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %max_output" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 10 'read' 'max_output_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%conv_output_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv_output" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 11 'read' 'conv_output_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 12 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%avg_output_c = alloca i64 1" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 13 'alloca' 'avg_output_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%min_output_c = alloca i64 1" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 14 'alloca' 'min_output_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%max_output_c = alloca i64 1" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 15 'alloca' 'max_output_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_output_c = alloca i64 1" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 16 'alloca' 'conv_output_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_result = alloca i64 1" [HLSEindoefening/hls_process_images.c:62]   --->   Operation 17 'alloca' 'conv_result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_result = alloca i64 1" [HLSEindoefening/hls_process_images.c:63]   --->   Operation 18 'alloca' 'max_result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%min_result = alloca i64 1" [HLSEindoefening/hls_process_images.c:64]   --->   Operation 19 'alloca' 'min_result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%avg_result = alloca i64 1" [HLSEindoefening/hls_process_images.c:65]   --->   Operation 20 'alloca' 'avg_result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%call_ln73 = call void @entry_proc, i64 %conv_output_read, i64 %conv_output_c, i64 %max_output_read, i64 %max_output_c, i64 %min_output_read, i64 %min_output_c, i64 %avg_output_read, i64 %avg_output_c" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 21 'call' 'call_ln73' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 22 [2/2] (2.55ns)   --->   "%call_ln76 = call void @Block_entry_gmem_rd_proc, i8 %gmem, i64 %input_r_read, i8 %conv_result, i32 %img_height_read, i32 %img_width_read, i8 %max_result, i8 %min_result, i8 %avg_result" [HLSEindoefening/hls_process_images.c:76]   --->   Operation 22 'call' 'call_ln76' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 23 [2/2] (8.51ns)   --->   "%call_ret = call i66 @Block_entry_proc.3, i32 %img_height_read, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 8.51> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln76 = call void @Block_entry_gmem_rd_proc, i8 %gmem, i64 %input_r_read, i8 %conv_result, i32 %img_height_read, i32 %img_width_read, i8 %max_result, i8 %min_result, i8 %avg_result" [HLSEindoefening/hls_process_images.c:76]   --->   Operation 24 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 25 [1/2] (2.55ns)   --->   "%call_ret = call i66 @Block_entry_proc.3, i32 %img_height_read, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 25 'call' 'call_ret' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%mul_loc_channel = extractvalue i66 %call_ret" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 26 'extractvalue' 'mul_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%cmp3_loc_channel = extractvalue i66 %call_ret" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 27 'extractvalue' 'cmp3_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%mul10_loc_channel = extractvalue i66 %call_ret" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 28 'extractvalue' 'mul10_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%cmp111_loc_channel = extractvalue i66 %call_ret" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 29 'extractvalue' 'cmp111_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 5.22>
ST_4 : Operation 30 [2/2] (5.22ns)   --->   "%call_ln83 = call void @Block_entry_gmem_wr_proc, i1 %cmp3_loc_channel, i32 %mul_loc_channel, i8 %gmem, i64 %conv_output_c, i8 %conv_result, i1 %cmp111_loc_channel, i32 %mul10_loc_channel, i8 %max_result, i64 %max_output_c, i8 %min_result, i64 %min_output_c, i8 %avg_result, i64 %avg_output_c" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 30 'call' 'call_ln83' <Predicate = true> <Delay = 5.22> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @avg_output_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %avg_output_c, i64 %avg_output_c" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 31 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln73 = specinterface void @_ssdm_op_SpecInterface, i64 %avg_output_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 32 'specinterface' 'specinterface_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @min_output_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %min_output_c, i64 %min_output_c" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 33 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln73 = specinterface void @_ssdm_op_SpecInterface, i64 %min_output_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 34 'specinterface' 'specinterface_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @max_output_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %max_output_c, i64 %max_output_c" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 35 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln73 = specinterface void @_ssdm_op_SpecInterface, i64 %max_output_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 36 'specinterface' 'specinterface_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_output_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %conv_output_c, i64 %conv_output_c" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 37 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln73 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_output_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 38 'specinterface' 'specinterface_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln73 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [HLSEindoefening/hls_process_images.c:73]   --->   Operation 39 'specdataflowpipeline' 'specdataflowpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln52 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [HLSEindoefening/hls_process_images.c:52]   --->   Operation 40 'spectopmodule' 'spectopmodule_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_output, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_output, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %max_output, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %max_output, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %min_output, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %min_output, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %avg_output, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %avg_output, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_height"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_height, void @empty_3, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_height, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_width"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_width, void @empty_3, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_width, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_13, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln83 = call void @Block_entry_gmem_wr_proc, i1 %cmp3_loc_channel, i32 %mul_loc_channel, i8 %gmem, i64 %conv_output_c, i8 %conv_result, i1 %cmp111_loc_channel, i32 %mul10_loc_channel, i8 %max_result, i64 %max_output_c, i8 %min_result, i64 %min_output_c, i8 %avg_result, i64 %avg_output_c" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 60 'call' 'call_ln83' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln97 = ret" [HLSEindoefening/hls_process_images.c:97]   --->   Operation 61 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 4.634ns
The critical path consists of the following:
	s_axi read operation ('avg_output', HLSEindoefening/hls_process_images.c:73) on port 'avg_output' (HLSEindoefening/hls_process_images.c:73) [11]  (1.000 ns)
	'call' operation 0 bit ('call_ln73', HLSEindoefening/hls_process_images.c:73) to 'entry_proc' [53]  (3.634 ns)

 <State 2>: 8.510ns
The critical path consists of the following:
	'call' operation 66 bit ('call_ret', HLSEindoefening/hls_process_images.c:83) to 'Block_entry_proc.3' [55]  (8.510 ns)

 <State 3>: 2.552ns
The critical path consists of the following:
	'call' operation 66 bit ('call_ret', HLSEindoefening/hls_process_images.c:83) to 'Block_entry_proc.3' [55]  (2.552 ns)

 <State 4>: 5.222ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln83', HLSEindoefening/hls_process_images.c:83) to 'Block_entry_gmem_wr_proc' [60]  (5.222 ns)

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
