// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "05/20/2025 16:31:01"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    ULA_32bit
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module ULA_32bit_vlg_sample_tst(
	A,
	B,
	CIN,
	ENA,
	ENB,
	F0,
	F1,
	INVA,
	sampler_tx
);
input [31:0] A;
input [31:0] B;
input  CIN;
input  ENA;
input  ENB;
input  F0;
input  F1;
input  INVA;
output sampler_tx;

reg sample;
time current_time;
always @(A or B or CIN or ENA or ENB or F0 or F1 or INVA)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module ULA_32bit_vlg_check_tst (
	COUT,
	OUTPUT,
	sampler_rx
);
input  COUT;
input [31:0] OUTPUT;
input sampler_rx;

reg  COUT_expected;
reg [31:0] OUTPUT_expected;

reg  COUT_prev;
reg [31:0] OUTPUT_prev;

reg  COUT_expected_prev;
reg [31:0] OUTPUT_expected_prev;

reg  last_COUT_exp;
reg [31:0] last_OUTPUT_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:2] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 2'b1;
end

// update real /o prevs

always @(trigger)
begin
	COUT_prev = COUT;
	OUTPUT_prev = OUTPUT;
end

// update expected /o prevs

always @(trigger)
begin
	COUT_expected_prev = COUT_expected;
	OUTPUT_expected_prev = OUTPUT_expected;
end



// expected COUT
initial
begin
	COUT_expected = 1'b0;
	COUT_expected = #139462 1'b1;
	COUT_expected = #625362 1'b0;
	COUT_expected = #616 1'b1;
	COUT_expected = #274 1'b0;
	COUT_expected = #426 1'b1;
	COUT_expected = #253 1'b0;
	COUT_expected = #1281 1'b1;
	COUT_expected = #241663 1'b0;
	COUT_expected = #8059 1'b1;
	COUT_expected = #132066 1'b0;
	COUT_expected = #369809 1'b1;
	COUT_expected = #599 1'b0;
end 
// expected \OUTPUT [ 31 ]
initial
begin
	OUTPUT_expected[31] = 1'bX;
end 
// expected \OUTPUT [ 30 ]
initial
begin
	OUTPUT_expected[30] = 1'bX;
end 
// expected \OUTPUT [ 29 ]
initial
begin
	OUTPUT_expected[29] = 1'bX;
end 
// expected \OUTPUT [ 28 ]
initial
begin
	OUTPUT_expected[28] = 1'bX;
end 
// expected \OUTPUT [ 27 ]
initial
begin
	OUTPUT_expected[27] = 1'bX;
end 
// expected \OUTPUT [ 26 ]
initial
begin
	OUTPUT_expected[26] = 1'bX;
end 
// expected \OUTPUT [ 25 ]
initial
begin
	OUTPUT_expected[25] = 1'bX;
end 
// expected \OUTPUT [ 24 ]
initial
begin
	OUTPUT_expected[24] = 1'bX;
end 
// expected \OUTPUT [ 23 ]
initial
begin
	OUTPUT_expected[23] = 1'bX;
end 
// expected \OUTPUT [ 22 ]
initial
begin
	OUTPUT_expected[22] = 1'bX;
end 
// expected \OUTPUT [ 21 ]
initial
begin
	OUTPUT_expected[21] = 1'bX;
end 
// expected \OUTPUT [ 20 ]
initial
begin
	OUTPUT_expected[20] = 1'bX;
end 
// expected \OUTPUT [ 19 ]
initial
begin
	OUTPUT_expected[19] = 1'bX;
end 
// expected \OUTPUT [ 18 ]
initial
begin
	OUTPUT_expected[18] = 1'bX;
end 
// expected \OUTPUT [ 17 ]
initial
begin
	OUTPUT_expected[17] = 1'bX;
end 
// expected \OUTPUT [ 16 ]
initial
begin
	OUTPUT_expected[16] = 1'bX;
end 
// expected \OUTPUT [ 15 ]
initial
begin
	OUTPUT_expected[15] = 1'bX;
end 
// expected \OUTPUT [ 14 ]
initial
begin
	OUTPUT_expected[14] = 1'bX;
end 
// expected \OUTPUT [ 13 ]
initial
begin
	OUTPUT_expected[13] = 1'bX;
end 
// expected \OUTPUT [ 12 ]
initial
begin
	OUTPUT_expected[12] = 1'bX;
end 
// expected \OUTPUT [ 11 ]
initial
begin
	OUTPUT_expected[11] = 1'bX;
end 
// expected \OUTPUT [ 10 ]
initial
begin
	OUTPUT_expected[10] = 1'bX;
end 
// expected \OUTPUT [ 9 ]
initial
begin
	OUTPUT_expected[9] = 1'bX;
end 
// expected \OUTPUT [ 8 ]
initial
begin
	OUTPUT_expected[8] = 1'bX;
end 
// expected \OUTPUT [ 7 ]
initial
begin
	OUTPUT_expected[7] = 1'b1;
	OUTPUT_expected[7] = #139216 1'b0;
	OUTPUT_expected[7] = #371776 1'b1;
	OUTPUT_expected[7] = #421 1'b0;
	OUTPUT_expected[7] = #253165 1'b1;
	OUTPUT_expected[7] = #616 1'b0;
	OUTPUT_expected[7] = #274 1'b1;
	OUTPUT_expected[7] = #426 1'b0;
	OUTPUT_expected[7] = #253 1'b1;
	OUTPUT_expected[7] = #1281 1'b0;
	OUTPUT_expected[7] = #242489 1'b1;
	OUTPUT_expected[7] = #75 1'b0;
	OUTPUT_expected[7] = #1673 1'b1;
	OUTPUT_expected[7] = #5485 1'b0;
	OUTPUT_expected[7] = #132066 1'b1;
	OUTPUT_expected[7] = #369809 1'b0;
	OUTPUT_expected[7] = #599 1'b1;
end 
// expected \OUTPUT [ 6 ]
initial
begin
	OUTPUT_expected[6] = 1'b1;
	OUTPUT_expected[6] = #138972 1'b0;
	OUTPUT_expected[6] = #371961 1'b1;
	OUTPUT_expected[6] = #436 1'b0;
	OUTPUT_expected[6] = #250000 1'b1;
	OUTPUT_expected[6] = #847 1'b0;
	OUTPUT_expected[6] = #2118 1'b1;
	OUTPUT_expected[6] = #616 1'b0;
	OUTPUT_expected[6] = #274 1'b1;
	OUTPUT_expected[6] = #426 1'b0;
	OUTPUT_expected[6] = #253 1'b1;
	OUTPUT_expected[6] = #1281 1'b0;
	OUTPUT_expected[6] = #242749 1'b1;
	OUTPUT_expected[6] = #1522 1'b0;
	OUTPUT_expected[6] = #954 1'b1;
	OUTPUT_expected[6] = #4497 1'b0;
	OUTPUT_expected[6] = #132066 1'b1;
	OUTPUT_expected[6] = #369809 1'b0;
	OUTPUT_expected[6] = #599 1'b1;
end 
// expected \OUTPUT [ 5 ]
initial
begin
	OUTPUT_expected[5] = 1'b1;
	OUTPUT_expected[5] = #139034 1'b0;
	OUTPUT_expected[5] = #623422 1'b1;
	OUTPUT_expected[5] = #1053 1'b0;
	OUTPUT_expected[5] = #887 1'b1;
	OUTPUT_expected[5] = #616 1'b0;
	OUTPUT_expected[5] = #274 1'b1;
	OUTPUT_expected[5] = #426 1'b0;
	OUTPUT_expected[5] = #253 1'b1;
	OUTPUT_expected[5] = #1281 1'b0;
	OUTPUT_expected[5] = #244263 1'b1;
	OUTPUT_expected[5] = #312 1'b0;
	OUTPUT_expected[5] = #1882 1'b1;
	OUTPUT_expected[5] = #3265 1'b0;
	OUTPUT_expected[5] = #132066 1'b1;
	OUTPUT_expected[5] = #369809 1'b0;
	OUTPUT_expected[5] = #599 1'b1;
end 
// expected \OUTPUT [ 4 ]
initial
begin
	OUTPUT_expected[4] = 1'b1;
	OUTPUT_expected[4] = #137332 1'b0;
	OUTPUT_expected[4] = #623672 1'b1;
	OUTPUT_expected[4] = #854 1'b0;
	OUTPUT_expected[4] = #836 1'b1;
	OUTPUT_expected[4] = #616 1'b0;
	OUTPUT_expected[4] = #274 1'b1;
	OUTPUT_expected[4] = #426 1'b0;
	OUTPUT_expected[4] = #253 1'b1;
	OUTPUT_expected[4] = #1281 1'b0;
	OUTPUT_expected[4] = #244573 1'b1;
	OUTPUT_expected[4] = #1753 1'b0;
	OUTPUT_expected[4] = #177 1'b1;
	OUTPUT_expected[4] = #3219 1'b0;
	OUTPUT_expected[4] = #132066 1'b1;
	OUTPUT_expected[4] = #369809 1'b0;
	OUTPUT_expected[4] = #599 1'b1;
end 
// expected \OUTPUT [ 3 ]
initial
begin
	OUTPUT_expected[3] = 1'b1;
	OUTPUT_expected[3] = #135343 1'b0;
	OUTPUT_expected[3] = #375541 1'b1;
	OUTPUT_expected[3] = #440 1'b0;
	OUTPUT_expected[3] = #249385 1'b1;
	OUTPUT_expected[3] = #615 1'b0;
	OUTPUT_expected[3] = #271 1'b1;
	OUTPUT_expected[3] = #426 1'b0;
	OUTPUT_expected[3] = #253 1'b1;
	OUTPUT_expected[3] = #1281 1'b0;
	OUTPUT_expected[3] = #246329 1'b1;
	OUTPUT_expected[3] = #549 1'b0;
	OUTPUT_expected[3] = #1279 1'b1;
	OUTPUT_expected[3] = #1565 1'b0;
	OUTPUT_expected[3] = #132066 1'b1;
	OUTPUT_expected[3] = #369809 1'b0;
	OUTPUT_expected[3] = #599 1'b1;
end 
// expected \OUTPUT [ 2 ]
initial
begin
	OUTPUT_expected[2] = 1'b1;
	OUTPUT_expected[2] = #134734 1'b0;
	OUTPUT_expected[2] = #376094 1'b1;
	OUTPUT_expected[2] = #588 1'b0;
	OUTPUT_expected[2] = #249572 1'b1;
	OUTPUT_expected[2] = #428 1'b0;
	OUTPUT_expected[2] = #249 1'b1;
	OUTPUT_expected[2] = #1281 1'b0;
	OUTPUT_expected[2] = #246882 1'b1;
	OUTPUT_expected[2] = #1564 1'b0;
	OUTPUT_expected[2] = #600 1'b1;
	OUTPUT_expected[2] = #676 1'b0;
	OUTPUT_expected[2] = #132066 1'b1;
	OUTPUT_expected[2] = #369809 1'b0;
	OUTPUT_expected[2] = #599 1'b1;
end 
// expected \OUTPUT [ 1 ]
initial
begin
	OUTPUT_expected[1] = 1'b1;
	OUTPUT_expected[1] = #134123 1'b0;
	OUTPUT_expected[1] = #377652 1'b1;
	OUTPUT_expected[1] = #554 1'b0;
	OUTPUT_expected[1] = #248734 1'b1;
	OUTPUT_expected[1] = #1266 1'b0;
	OUTPUT_expected[1] = #248446 1'b1;
	OUTPUT_expected[1] = #1291 1'b0;
	OUTPUT_expected[1] = #132057 1'b1;
	OUTPUT_expected[1] = #369809 1'b0;
	OUTPUT_expected[1] = #599 1'b1;
end 
// expected \OUTPUT [ 0 ]
initial
begin
	OUTPUT_expected[0] = 1'b1;
	OUTPUT_expected[0] = #131965 1'b0;
	OUTPUT_expected[0] = #129810 1'b1;
	OUTPUT_expected[0] = #250051 1'b0;
	OUTPUT_expected[0] = #250000 1'b1;
	OUTPUT_expected[0] = #547 1'b0;
	OUTPUT_expected[0] = #250000 1'b1;
	OUTPUT_expected[0] = #184 1'b0;
	OUTPUT_expected[0] = #129408 1'b1;
	OUTPUT_expected[0] = #119810 1'b0;
	OUTPUT_expected[0] = #598 1'b1;
	OUTPUT_expected[0] = #249402 1'b0;
	OUTPUT_expected[0] = #598 1'b1;
end 
// generate trigger
always @(COUT_expected or COUT or OUTPUT_expected or OUTPUT)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected COUT = %b | expected OUTPUT = %b | ",COUT_expected_prev,OUTPUT_expected_prev);
	$display("| real COUT = %b | real OUTPUT = %b | ",COUT_prev,OUTPUT_prev);
`endif
	if (
		( COUT_expected_prev !== 1'bx ) && ( COUT_prev !== COUT_expected_prev )
		&& ((COUT_expected_prev !== last_COUT_exp) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port COUT :: @time = %t",  $realtime);
		$display ("     Expected value = %b", COUT_expected_prev);
		$display ("     Real value = %b", COUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_COUT_exp = COUT_expected_prev;
	end
	if (
		( OUTPUT_expected_prev[0] !== 1'bx ) && ( OUTPUT_prev[0] !== OUTPUT_expected_prev[0] )
		&& ((OUTPUT_expected_prev[0] !== last_OUTPUT_exp[0]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[0] = OUTPUT_expected_prev[0];
	end
	if (
		( OUTPUT_expected_prev[1] !== 1'bx ) && ( OUTPUT_prev[1] !== OUTPUT_expected_prev[1] )
		&& ((OUTPUT_expected_prev[1] !== last_OUTPUT_exp[1]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[1] = OUTPUT_expected_prev[1];
	end
	if (
		( OUTPUT_expected_prev[2] !== 1'bx ) && ( OUTPUT_prev[2] !== OUTPUT_expected_prev[2] )
		&& ((OUTPUT_expected_prev[2] !== last_OUTPUT_exp[2]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[2] = OUTPUT_expected_prev[2];
	end
	if (
		( OUTPUT_expected_prev[3] !== 1'bx ) && ( OUTPUT_prev[3] !== OUTPUT_expected_prev[3] )
		&& ((OUTPUT_expected_prev[3] !== last_OUTPUT_exp[3]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[3] = OUTPUT_expected_prev[3];
	end
	if (
		( OUTPUT_expected_prev[4] !== 1'bx ) && ( OUTPUT_prev[4] !== OUTPUT_expected_prev[4] )
		&& ((OUTPUT_expected_prev[4] !== last_OUTPUT_exp[4]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[4] = OUTPUT_expected_prev[4];
	end
	if (
		( OUTPUT_expected_prev[5] !== 1'bx ) && ( OUTPUT_prev[5] !== OUTPUT_expected_prev[5] )
		&& ((OUTPUT_expected_prev[5] !== last_OUTPUT_exp[5]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[5] = OUTPUT_expected_prev[5];
	end
	if (
		( OUTPUT_expected_prev[6] !== 1'bx ) && ( OUTPUT_prev[6] !== OUTPUT_expected_prev[6] )
		&& ((OUTPUT_expected_prev[6] !== last_OUTPUT_exp[6]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[6] = OUTPUT_expected_prev[6];
	end
	if (
		( OUTPUT_expected_prev[7] !== 1'bx ) && ( OUTPUT_prev[7] !== OUTPUT_expected_prev[7] )
		&& ((OUTPUT_expected_prev[7] !== last_OUTPUT_exp[7]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[7] = OUTPUT_expected_prev[7];
	end
	if (
		( OUTPUT_expected_prev[8] !== 1'bx ) && ( OUTPUT_prev[8] !== OUTPUT_expected_prev[8] )
		&& ((OUTPUT_expected_prev[8] !== last_OUTPUT_exp[8]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[8] = OUTPUT_expected_prev[8];
	end
	if (
		( OUTPUT_expected_prev[9] !== 1'bx ) && ( OUTPUT_prev[9] !== OUTPUT_expected_prev[9] )
		&& ((OUTPUT_expected_prev[9] !== last_OUTPUT_exp[9]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[9] = OUTPUT_expected_prev[9];
	end
	if (
		( OUTPUT_expected_prev[10] !== 1'bx ) && ( OUTPUT_prev[10] !== OUTPUT_expected_prev[10] )
		&& ((OUTPUT_expected_prev[10] !== last_OUTPUT_exp[10]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[10] = OUTPUT_expected_prev[10];
	end
	if (
		( OUTPUT_expected_prev[11] !== 1'bx ) && ( OUTPUT_prev[11] !== OUTPUT_expected_prev[11] )
		&& ((OUTPUT_expected_prev[11] !== last_OUTPUT_exp[11]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[11] = OUTPUT_expected_prev[11];
	end
	if (
		( OUTPUT_expected_prev[12] !== 1'bx ) && ( OUTPUT_prev[12] !== OUTPUT_expected_prev[12] )
		&& ((OUTPUT_expected_prev[12] !== last_OUTPUT_exp[12]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[12] = OUTPUT_expected_prev[12];
	end
	if (
		( OUTPUT_expected_prev[13] !== 1'bx ) && ( OUTPUT_prev[13] !== OUTPUT_expected_prev[13] )
		&& ((OUTPUT_expected_prev[13] !== last_OUTPUT_exp[13]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[13] = OUTPUT_expected_prev[13];
	end
	if (
		( OUTPUT_expected_prev[14] !== 1'bx ) && ( OUTPUT_prev[14] !== OUTPUT_expected_prev[14] )
		&& ((OUTPUT_expected_prev[14] !== last_OUTPUT_exp[14]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[14] = OUTPUT_expected_prev[14];
	end
	if (
		( OUTPUT_expected_prev[15] !== 1'bx ) && ( OUTPUT_prev[15] !== OUTPUT_expected_prev[15] )
		&& ((OUTPUT_expected_prev[15] !== last_OUTPUT_exp[15]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[15] = OUTPUT_expected_prev[15];
	end
	if (
		( OUTPUT_expected_prev[16] !== 1'bx ) && ( OUTPUT_prev[16] !== OUTPUT_expected_prev[16] )
		&& ((OUTPUT_expected_prev[16] !== last_OUTPUT_exp[16]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[16] = OUTPUT_expected_prev[16];
	end
	if (
		( OUTPUT_expected_prev[17] !== 1'bx ) && ( OUTPUT_prev[17] !== OUTPUT_expected_prev[17] )
		&& ((OUTPUT_expected_prev[17] !== last_OUTPUT_exp[17]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[17] = OUTPUT_expected_prev[17];
	end
	if (
		( OUTPUT_expected_prev[18] !== 1'bx ) && ( OUTPUT_prev[18] !== OUTPUT_expected_prev[18] )
		&& ((OUTPUT_expected_prev[18] !== last_OUTPUT_exp[18]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[18] = OUTPUT_expected_prev[18];
	end
	if (
		( OUTPUT_expected_prev[19] !== 1'bx ) && ( OUTPUT_prev[19] !== OUTPUT_expected_prev[19] )
		&& ((OUTPUT_expected_prev[19] !== last_OUTPUT_exp[19]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[19] = OUTPUT_expected_prev[19];
	end
	if (
		( OUTPUT_expected_prev[20] !== 1'bx ) && ( OUTPUT_prev[20] !== OUTPUT_expected_prev[20] )
		&& ((OUTPUT_expected_prev[20] !== last_OUTPUT_exp[20]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[20] = OUTPUT_expected_prev[20];
	end
	if (
		( OUTPUT_expected_prev[21] !== 1'bx ) && ( OUTPUT_prev[21] !== OUTPUT_expected_prev[21] )
		&& ((OUTPUT_expected_prev[21] !== last_OUTPUT_exp[21]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[21] = OUTPUT_expected_prev[21];
	end
	if (
		( OUTPUT_expected_prev[22] !== 1'bx ) && ( OUTPUT_prev[22] !== OUTPUT_expected_prev[22] )
		&& ((OUTPUT_expected_prev[22] !== last_OUTPUT_exp[22]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[22] = OUTPUT_expected_prev[22];
	end
	if (
		( OUTPUT_expected_prev[23] !== 1'bx ) && ( OUTPUT_prev[23] !== OUTPUT_expected_prev[23] )
		&& ((OUTPUT_expected_prev[23] !== last_OUTPUT_exp[23]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[23] = OUTPUT_expected_prev[23];
	end
	if (
		( OUTPUT_expected_prev[24] !== 1'bx ) && ( OUTPUT_prev[24] !== OUTPUT_expected_prev[24] )
		&& ((OUTPUT_expected_prev[24] !== last_OUTPUT_exp[24]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[24] = OUTPUT_expected_prev[24];
	end
	if (
		( OUTPUT_expected_prev[25] !== 1'bx ) && ( OUTPUT_prev[25] !== OUTPUT_expected_prev[25] )
		&& ((OUTPUT_expected_prev[25] !== last_OUTPUT_exp[25]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[25] = OUTPUT_expected_prev[25];
	end
	if (
		( OUTPUT_expected_prev[26] !== 1'bx ) && ( OUTPUT_prev[26] !== OUTPUT_expected_prev[26] )
		&& ((OUTPUT_expected_prev[26] !== last_OUTPUT_exp[26]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[26] = OUTPUT_expected_prev[26];
	end
	if (
		( OUTPUT_expected_prev[27] !== 1'bx ) && ( OUTPUT_prev[27] !== OUTPUT_expected_prev[27] )
		&& ((OUTPUT_expected_prev[27] !== last_OUTPUT_exp[27]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[27] = OUTPUT_expected_prev[27];
	end
	if (
		( OUTPUT_expected_prev[28] !== 1'bx ) && ( OUTPUT_prev[28] !== OUTPUT_expected_prev[28] )
		&& ((OUTPUT_expected_prev[28] !== last_OUTPUT_exp[28]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[28] = OUTPUT_expected_prev[28];
	end
	if (
		( OUTPUT_expected_prev[29] !== 1'bx ) && ( OUTPUT_prev[29] !== OUTPUT_expected_prev[29] )
		&& ((OUTPUT_expected_prev[29] !== last_OUTPUT_exp[29]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[29] = OUTPUT_expected_prev[29];
	end
	if (
		( OUTPUT_expected_prev[30] !== 1'bx ) && ( OUTPUT_prev[30] !== OUTPUT_expected_prev[30] )
		&& ((OUTPUT_expected_prev[30] !== last_OUTPUT_exp[30]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[30] = OUTPUT_expected_prev[30];
	end
	if (
		( OUTPUT_expected_prev[31] !== 1'bx ) && ( OUTPUT_prev[31] !== OUTPUT_expected_prev[31] )
		&& ((OUTPUT_expected_prev[31] !== last_OUTPUT_exp[31]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port OUTPUT[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", OUTPUT_expected_prev);
		$display ("     Real value = %b", OUTPUT_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_OUTPUT_exp[31] = OUTPUT_expected_prev[31];
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1750000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module ULA_32bit_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [31:0] A;
reg [31:0] B;
reg CIN;
reg ENA;
reg ENB;
reg F0;
reg F1;
reg INVA;
// wires                                               
wire COUT;
wire [31:0] OUTPUT;

wire sampler;                             

// assign statements (if any)                          
ULA_32bit i1 (
// port map - connection between master ports and signals/registers   
	.A(A),
	.B(B),
	.CIN(CIN),
	.COUT(COUT),
	.ENA(ENA),
	.ENB(ENB),
	.F0(F0),
	.F1(F1),
	.INVA(INVA),
	.\OUTPUT (OUTPUT)
);

// F0
initial
begin
	F0 = 1'b1;
end 

// F1
initial
begin
	F1 = 1'b1;
end 

// ENA
initial
begin
	ENA = 1'b1;
	ENA = #750000 1'b0;
	ENA = #250000 1'b1;
	ENA = #250000 1'b0;
	ENA = #250000 1'b1;
end 

// ENB
initial
begin
	ENB = 1'b1;
	ENB = #500000 1'b0;
	ENB = #250000 1'b1;
	ENB = #750000 1'b0;
end 

// INVA
initial
begin
	INVA = 1'b0;
	INVA = #1000000 1'b1;
end 

// CIN
initial
begin
	CIN = 1'b0;
	CIN = #250000 1'b1;
	CIN = #1000000 1'b0;
	CIN = #250000 1'b1;
end 
// A[ 31 ]
initial
begin
	A[31] = 1'b1;
	A[31] = #999000 1'b0;
end 
// A[ 30 ]
initial
begin
	A[30] = 1'b1;
	A[30] = #999000 1'b0;
end 
// A[ 29 ]
initial
begin
	A[29] = 1'b1;
	A[29] = #999000 1'b0;
end 
// A[ 28 ]
initial
begin
	A[28] = 1'b1;
	A[28] = #999000 1'b0;
end 
// A[ 27 ]
initial
begin
	A[27] = 1'b1;
	A[27] = #999000 1'b0;
end 
// A[ 26 ]
initial
begin
	A[26] = 1'b1;
	A[26] = #999000 1'b0;
end 
// A[ 25 ]
initial
begin
	A[25] = 1'b1;
	A[25] = #999000 1'b0;
end 
// A[ 24 ]
initial
begin
	A[24] = 1'b1;
	A[24] = #999000 1'b0;
end 
// A[ 23 ]
initial
begin
	A[23] = 1'b1;
	A[23] = #999000 1'b0;
end 
// A[ 22 ]
initial
begin
	A[22] = 1'b1;
	A[22] = #999000 1'b0;
end 
// A[ 21 ]
initial
begin
	A[21] = 1'b1;
	A[21] = #999000 1'b0;
end 
// A[ 20 ]
initial
begin
	A[20] = 1'b1;
	A[20] = #999000 1'b0;
end 
// A[ 19 ]
initial
begin
	A[19] = 1'b1;
	A[19] = #999000 1'b0;
end 
// A[ 18 ]
initial
begin
	A[18] = 1'b1;
	A[18] = #999000 1'b0;
end 
// A[ 17 ]
initial
begin
	A[17] = 1'b1;
	A[17] = #999000 1'b0;
end 
// A[ 16 ]
initial
begin
	A[16] = 1'b1;
	A[16] = #999000 1'b0;
end 
// A[ 15 ]
initial
begin
	A[15] = 1'b1;
	A[15] = #999000 1'b0;
end 
// A[ 14 ]
initial
begin
	A[14] = 1'b1;
	A[14] = #999000 1'b0;
end 
// A[ 13 ]
initial
begin
	A[13] = 1'b1;
	A[13] = #999000 1'b0;
end 
// A[ 12 ]
initial
begin
	A[12] = 1'b1;
	A[12] = #999000 1'b0;
end 
// A[ 11 ]
initial
begin
	A[11] = 1'b1;
	A[11] = #999000 1'b0;
end 
// A[ 10 ]
initial
begin
	A[10] = 1'b1;
	A[10] = #999000 1'b0;
end 
// A[ 9 ]
initial
begin
	A[9] = 1'b1;
	A[9] = #999000 1'b0;
end 
// A[ 8 ]
initial
begin
	A[8] = 1'b1;
	A[8] = #999000 1'b0;
end 
// A[ 7 ]
initial
begin
	A[7] = 1'b1;
	A[7] = #999000 1'b0;
end 
// A[ 6 ]
initial
begin
	A[6] = 1'b1;
	A[6] = #999000 1'b0;
end 
// A[ 5 ]
initial
begin
	A[5] = 1'b1;
	A[5] = #999000 1'b0;
end 
// A[ 4 ]
initial
begin
	A[4] = 1'b1;
	A[4] = #999000 1'b0;
end 
// A[ 3 ]
initial
begin
	A[3] = 1'b1;
	A[3] = #999000 1'b0;
end 
// A[ 2 ]
initial
begin
	A[2] = 1'b1;
	A[2] = #999000 1'b0;
end 
// A[ 1 ]
initial
begin
	A[1] = 1'b1;
	A[1] = #999000 1'b0;
end 
// A[ 0 ]
initial
begin
	A[0] = 1'b1;
end 
// B[ 31 ]
initial
begin
	B[31] = 1'b0;
	B[31] = #500000 1'b1;
	B[31] = #499000 1'b0;
end 
// B[ 30 ]
initial
begin
	B[30] = 1'b0;
	B[30] = #500000 1'b1;
	B[30] = #499000 1'b0;
end 
// B[ 29 ]
initial
begin
	B[29] = 1'b0;
	B[29] = #500000 1'b1;
	B[29] = #499000 1'b0;
end 
// B[ 28 ]
initial
begin
	B[28] = 1'b0;
	B[28] = #500000 1'b1;
	B[28] = #499000 1'b0;
end 
// B[ 27 ]
initial
begin
	B[27] = 1'b0;
	B[27] = #500000 1'b1;
	B[27] = #499000 1'b0;
end 
// B[ 26 ]
initial
begin
	B[26] = 1'b0;
	B[26] = #500000 1'b1;
	B[26] = #499000 1'b0;
end 
// B[ 25 ]
initial
begin
	B[25] = 1'b0;
	B[25] = #500000 1'b1;
	B[25] = #499000 1'b0;
end 
// B[ 24 ]
initial
begin
	B[24] = 1'b0;
	B[24] = #500000 1'b1;
	B[24] = #499000 1'b0;
end 
// B[ 23 ]
initial
begin
	B[23] = 1'b0;
	B[23] = #500000 1'b1;
	B[23] = #499000 1'b0;
end 
// B[ 22 ]
initial
begin
	B[22] = 1'b0;
	B[22] = #500000 1'b1;
	B[22] = #499000 1'b0;
end 
// B[ 21 ]
initial
begin
	B[21] = 1'b0;
	B[21] = #500000 1'b1;
	B[21] = #499000 1'b0;
end 
// B[ 20 ]
initial
begin
	B[20] = 1'b0;
	B[20] = #500000 1'b1;
	B[20] = #499000 1'b0;
end 
// B[ 19 ]
initial
begin
	B[19] = 1'b0;
	B[19] = #500000 1'b1;
	B[19] = #499000 1'b0;
end 
// B[ 18 ]
initial
begin
	B[18] = 1'b0;
	B[18] = #500000 1'b1;
	B[18] = #499000 1'b0;
end 
// B[ 17 ]
initial
begin
	B[17] = 1'b0;
	B[17] = #500000 1'b1;
	B[17] = #499000 1'b0;
end 
// B[ 16 ]
initial
begin
	B[16] = 1'b0;
	B[16] = #500000 1'b1;
	B[16] = #499000 1'b0;
end 
// B[ 15 ]
initial
begin
	B[15] = 1'b0;
	B[15] = #500000 1'b1;
	B[15] = #499000 1'b0;
end 
// B[ 14 ]
initial
begin
	B[14] = 1'b0;
	B[14] = #500000 1'b1;
	B[14] = #499000 1'b0;
end 
// B[ 13 ]
initial
begin
	B[13] = 1'b0;
	B[13] = #500000 1'b1;
	B[13] = #499000 1'b0;
end 
// B[ 12 ]
initial
begin
	B[12] = 1'b0;
	B[12] = #500000 1'b1;
	B[12] = #499000 1'b0;
end 
// B[ 11 ]
initial
begin
	B[11] = 1'b0;
	B[11] = #500000 1'b1;
	B[11] = #499000 1'b0;
end 
// B[ 10 ]
initial
begin
	B[10] = 1'b0;
	B[10] = #500000 1'b1;
	B[10] = #499000 1'b0;
end 
// B[ 9 ]
initial
begin
	B[9] = 1'b0;
	B[9] = #500000 1'b1;
	B[9] = #499000 1'b0;
end 
// B[ 8 ]
initial
begin
	B[8] = 1'b0;
	B[8] = #500000 1'b1;
	B[8] = #499000 1'b0;
end 
// B[ 7 ]
initial
begin
	B[7] = 1'b0;
	B[7] = #500000 1'b1;
	B[7] = #499000 1'b0;
end 
// B[ 6 ]
initial
begin
	B[6] = 1'b0;
	B[6] = #500000 1'b1;
	B[6] = #499000 1'b0;
end 
// B[ 5 ]
initial
begin
	B[5] = 1'b0;
	B[5] = #500000 1'b1;
	B[5] = #499000 1'b0;
end 
// B[ 4 ]
initial
begin
	B[4] = 1'b0;
	B[4] = #500000 1'b1;
	B[4] = #499000 1'b0;
end 
// B[ 3 ]
initial
begin
	B[3] = 1'b0;
	B[3] = #500000 1'b1;
	B[3] = #499000 1'b0;
end 
// B[ 2 ]
initial
begin
	B[2] = 1'b0;
	B[2] = #500000 1'b1;
	B[2] = #499000 1'b0;
end 
// B[ 1 ]
initial
begin
	B[1] = 1'b0;
	B[1] = #500000 1'b1;
	B[1] = #499000 1'b0;
end 
// B[ 0 ]
initial
begin
	B[0] = 1'b0;
	B[0] = #120000 1'b1;
	B[0] = #1010000 1'b0;
end 

ULA_32bit_vlg_sample_tst tb_sample (
	.A(A),
	.B(B),
	.CIN(CIN),
	.ENA(ENA),
	.ENB(ENB),
	.F0(F0),
	.F1(F1),
	.INVA(INVA),
	.sampler_tx(sampler)
);

ULA_32bit_vlg_check_tst tb_out(
	.COUT(COUT),
	.OUTPUT(OUTPUT),
	.sampler_rx(sampler)
);
endmodule

