{"dependencies":[],"output":[{"data":{"code":"__d(function (global, require, _$$_IMPORT_DEFAULT, _$$_IMPORT_ALL, module, exports, _dependencyMap) {\n  'use strict';\n\n  module.exports = verilog;\n  verilog.displayName = 'verilog';\n  verilog.aliases = [];\n  function verilog(Prism) {\n    Prism.languages.verilog = {\n      comment: /\\/\\/.*|\\/\\*[\\s\\S]*?\\*\\//,\n      string: {\n        pattern: /\"(?:\\\\(?:\\r\\n|[\\s\\S])|[^\"\\\\\\r\\n])*\"/,\n        greedy: true\n      },\n      // support for any kernel function (ex: $display())\n      property: /\\B\\$\\w+\\b/,\n      // support for user defined constants (ex: `define)\n      constant: /\\B`\\w+\\b/,\n      function: /\\w+(?=\\()/,\n      // support for verilog and system verilog keywords\n      keyword: /\\b(?:alias|and|assert|assign|assume|automatic|before|begin|bind|bins|binsof|bit|break|buf|bufif0|bufif1|byte|class|case|casex|casez|cell|chandle|clocking|cmos|config|const|constraint|context|continue|cover|covergroup|coverpoint|cross|deassign|default|defparam|design|disable|dist|do|edge|else|end|endcase|endclass|endclocking|endconfig|endfunction|endgenerate|endgroup|endinterface|endmodule|endpackage|endprimitive|endprogram|endproperty|endspecify|endsequence|endtable|endtask|enum|event|expect|export|extends|extern|final|first_match|for|force|foreach|forever|fork|forkjoin|function|generate|genvar|highz0|highz1|if|iff|ifnone|ignore_bins|illegal_bins|import|incdir|include|initial|inout|input|inside|instance|int|integer|interface|intersect|join|join_any|join_none|large|liblist|library|local|localparam|logic|longint|macromodule|matches|medium|modport|module|nand|negedge|new|nmos|nor|noshowcancelled|not|notif0|notif1|null|or|output|package|packed|parameter|pmos|posedge|primitive|priority|program|property|protected|pull0|pull1|pulldown|pullup|pulsestyle_onevent|pulsestyle_ondetect|pure|rand|randc|randcase|randsequence|rcmos|real|realtime|ref|reg|release|repeat|return|rnmos|rpmos|rtran|rtranif0|rtranif1|scalared|sequence|shortint|shortreal|showcancelled|signed|small|solve|specify|specparam|static|string|strong0|strong1|struct|super|supply0|supply1|table|tagged|task|this|throughout|time|timeprecision|timeunit|tran|tranif0|tranif1|tri|tri0|tri1|triand|trior|trireg|type|typedef|union|unique|unsigned|use|uwire|var|vectored|virtual|void|wait|wait_order|wand|weak0|weak1|while|wildcard|wire|with|within|wor|xnor|xor)\\b/,\n      // bold highlighting for all verilog and system verilog logic blocks\n      important: /\\b(?:always_latch|always_comb|always_ff|always)\\b ?@?/,\n      // support for time ticks, vectors, and real numbers\n      number: /\\B##?\\d+|(?:\\b\\d+)?'[odbh] ?[\\da-fzx_?]+|\\b\\d*[._]?\\d+(?:e[-+]?\\d+)?/i,\n      operator: /[-+{}^~%*\\/?=!<>&|]+/,\n      punctuation: /[[\\];(),.:]/\n    };\n  }\n});","lineCount":29,"map":[[2,2,1,0],[2,14,1,12],[4,2,3,0,"module"],[4,8,3,6],[4,9,3,7,"exports"],[4,16,3,14],[4,19,3,17,"verilog"],[4,26,3,24],[5,2,4,0,"verilog"],[5,9,4,7],[5,10,4,8,"displayName"],[5,21,4,19],[5,24,4,22],[5,33,4,31],[6,2,5,0,"verilog"],[6,9,5,7],[6,10,5,8,"aliases"],[6,17,5,15],[6,20,5,18],[6,22,5,20],[7,2,6,0],[7,11,6,9,"verilog"],[7,18,6,16,"verilog"],[7,19,6,17,"Prism"],[7,24,6,22],[7,26,6,24],[8,4,7,2,"Prism"],[8,9,7,7],[8,10,7,8,"languages"],[8,19,7,17],[8,20,7,18,"verilog"],[8,27,7,25],[8,30,7,28],[9,6,8,4,"comment"],[9,13,8,11],[9,15,8,13],[9,40,8,38],[10,6,9,4,"string"],[10,12,9,10],[10,14,9,12],[11,8,10,6,"pattern"],[11,15,10,13],[11,17,10,15],[11,54,10,52],[12,8,11,6,"greedy"],[12,14,11,12],[12,16,11,14],[13,6,12,4],[13,7,12,5],[14,6,13,4],[15,6,14,4,"property"],[15,14,14,12],[15,16,14,14],[15,27,14,25],[16,6,15,4],[17,6,16,4,"constant"],[17,14,16,12],[17,16,16,14],[17,26,16,24],[18,6,17,4,"function"],[18,14,17,12],[18,16,17,14],[18,27,17,25],[19,6,18,4],[20,6,19,4,"keyword"],[20,13,19,11],[20,15,19,13],[20,1646,19,1644],[21,6,20,4],[22,6,21,4,"important"],[22,15,21,13],[22,17,21,15],[22,72,21,70],[23,6,22,4],[24,6,23,4,"number"],[24,12,23,10],[24,14,23,12],[24,85,23,83],[25,6,24,4,"operator"],[25,14,24,12],[25,16,24,14],[25,38,24,36],[26,6,25,4,"punctuation"],[26,17,25,15],[26,19,25,17],[27,4,26,2],[27,5,26,3],[28,2,27,0],[29,0,27,1],[29,3]],"functionMap":{"names":["<global>","verilog"],"mappings":"AAA;ACK;CDqB"},"hasCjsExports":true},"type":"js/module"}]}