<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.h' l='52' type='void llvm::ARMInstPrinter::printSORegRegOperand(const llvm::MCInst * MI, unsigned int OpNum, const llvm::MCSubtargetInfo &amp; STI, llvm::raw_ostream &amp; O)'/>
<use f='llvm/build/lib/Target/ARM/ARMGenAsmWriter.inc' l='9456' u='c' c='_ZN4llvm14ARMInstPrinter16printInstructionEPKNS_6MCInstEmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenAsmWriter.inc' l='10811' u='c' c='_ZN4llvm14ARMInstPrinter16printInstructionEPKNS_6MCInstEmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<def f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp' l='381' ll='399' type='void llvm::ARMInstPrinter::printSORegRegOperand(const llvm::MCInst * MI, unsigned int OpNum, const llvm::MCSubtargetInfo &amp; STI, llvm::raw_ostream &amp; O)'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp' l='376'>// so_reg is a 4-operand unit corresponding to register forms of the A5.1
// &quot;Addressing Mode 1 - Data-processing operands&quot; forms.  This includes:
//    REG 0   0           - e.g. R5
//    REG REG 0,SH_OPC    - e.g. R5, ROR R3
//    REG 0   IMM,SH_OPC  - e.g. R5, LSL #3</doc>
