# Binary search optimization of a digital controller 

This project implements a digital system based on Verilog using [Cadence Virtuoso](https://www.cadence.com/en_US/home/tools/custom-ic-analog-rf-design/layout-design/virtuoso-layout-suite.html), [ModelSim](https://eda.sw.siemens.com/en-US/ic/modelsim/) and [Synopsis](https://www.synopsys.com/), the main components implemeneted include:
* 8-bit Verilog-A Analog-to-digital converter(ADC)
* Controller
* Finite Impulse Response(FIR) Filter

For each component, the Verilog source code, schematic or netlist are provided in the folder **HDL_LAB_Gruppe03**.

---

## Table of Contents

1. [Overview](#overview)

---

## Overview

---

