Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 959410070e294ad7bb4da23deac50743 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <design_1_clk_wiz_0_0> not found while processing module instance <clk_wiz_0> [/home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu1.ip_user_files/bd/design_1/hdl/design_1.v:63]
ERROR: [VRFC 10-2063] Module <design_1_top_wrapper_0_0> not found while processing module instance <top_wrapper_0> [/home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu1.ip_user_files/bd/design_1/hdl/design_1.v:68]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
