$comment
	File created using the following command:
		vcd file CPU.msim.vcd -direction
$end
$date
	Wed Oct 16 22:53:19 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module TESTE_UC_vlg_vec_tst $end
$var reg 16 ! INS [15:0] $end
$var wire 1 " ADDR [7] $end
$var wire 1 # ADDR [6] $end
$var wire 1 $ ADDR [5] $end
$var wire 1 % ADDR [4] $end
$var wire 1 & ADDR [3] $end
$var wire 1 ' ADDR [2] $end
$var wire 1 ( ADDR [1] $end
$var wire 1 ) ADDR [0] $end
$var wire 1 * CLEAR_ADDR $end
$var wire 1 + CLEAR_REG $end
$var wire 1 , JMP $end
$var wire 1 - LOAD_REG $end
$var wire 1 . OPERACAO [1] $end
$var wire 1 / OPERACAO [0] $end
$var wire 1 0 OPERANDO [3] $end
$var wire 1 1 OPERANDO [2] $end
$var wire 1 2 OPERANDO [1] $end
$var wire 1 3 OPERANDO [0] $end
$var wire 1 4 RG_IN $end
$var wire 1 5 RG_TO $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < INS[14]~input_o $end
$var wire 1 = INS[12]~input_o $end
$var wire 1 > LOAD_REG~output_o $end
$var wire 1 ? CLEAR_REG~output_o $end
$var wire 1 @ RG_TO~output_o $end
$var wire 1 A RG_IN~output_o $end
$var wire 1 B JMP~output_o $end
$var wire 1 C CLEAR_ADDR~output_o $end
$var wire 1 D ADDR[7]~output_o $end
$var wire 1 E ADDR[6]~output_o $end
$var wire 1 F ADDR[5]~output_o $end
$var wire 1 G ADDR[4]~output_o $end
$var wire 1 H ADDR[3]~output_o $end
$var wire 1 I ADDR[2]~output_o $end
$var wire 1 J ADDR[1]~output_o $end
$var wire 1 K ADDR[0]~output_o $end
$var wire 1 L OPERACAO[1]~output_o $end
$var wire 1 M OPERACAO[0]~output_o $end
$var wire 1 N OPERANDO[3]~output_o $end
$var wire 1 O OPERANDO[2]~output_o $end
$var wire 1 P OPERANDO[1]~output_o $end
$var wire 1 Q OPERANDO[0]~output_o $end
$var wire 1 R INS[11]~input_o $end
$var wire 1 S INS[10]~input_o $end
$var wire 1 T inst|inst7~combout $end
$var wire 1 U inst|inst5~0_combout $end
$var wire 1 V INS[15]~input_o $end
$var wire 1 W INS[13]~input_o $end
$var wire 1 X inst|inst5~1_combout $end
$var wire 1 Y inst|inst5~2_combout $end
$var wire 1 Z INS[7]~input_o $end
$var wire 1 [ INS[6]~input_o $end
$var wire 1 \ INS[5]~input_o $end
$var wire 1 ] INS[4]~input_o $end
$var wire 1 ^ INS[3]~input_o $end
$var wire 1 _ INS[2]~input_o $end
$var wire 1 ` INS[1]~input_o $end
$var wire 1 a INS[0]~input_o $end
$var wire 1 b INS[9]~input_o $end
$var wire 1 c INS[8]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000000 !
0)
0(
0'
0&
0%
0$
0#
0"
1*
0+
0,
0-
0/
0.
03
02
01
00
04
05
06
17
x8
19
1:
1;
0<
0=
0>
0?
0@
0A
0B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
1T
0U
0V
0W
0X
1Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
$end
#1000000
