#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb 21 11:21:59 2023
# Process ID: 12519
# Current directory: /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/vivado.log
# Journal file: /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# add_files myproject_prj/solution1/syn/vhdl
# synth_design -top myproject -part xc7z020clg484-1
Command: synth_design -top myproject -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12542 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1757.777 ; gain = 216.480 ; free physical = 22204 ; free virtual = 24827
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:33]
INFO: [Synth 8-3491] module 'Block_proc' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:12' bound to instance 'Block_proc_U0' of component 'Block_proc' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3502]
INFO: [Synth 8-638] synthesizing module 'Block_proc' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:28]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Block_proc' (1#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:28]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0' of component 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3516]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:126]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:216]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1117]
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:12' bound to instance 'call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1176]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:80]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:12' bound to instance 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' (2#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' (3#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:59' bound to instance 'line_buffer_Array_V_1182_0_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' (4#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:40]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1202]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (5#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (6#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (7#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' (8#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:126]
INFO: [Synth 8-3491] module 'linear_array_array_ap_fixed_32u_linear_config3_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:12' bound to instance 'linear_array_array_ap_fixed_32u_linear_config3_U0' of component 'linear_array_array_ap_fixed_32u_linear_config3_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3628]
INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_32u_linear_config3_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:242]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:246]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:327]
INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_32u_linear_config3_s' (9#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:219]
INFO: [Synth 8-3491] module 'relu_array_array_ap_ufixed_32u_relu_config4_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:12' bound to instance 'relu_array_array_ap_ufixed_32u_relu_config4_U0' of component 'relu_array_array_ap_ufixed_32u_relu_config4_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3833]
INFO: [Synth 8-638] synthesizing module 'relu_array_array_ap_ufixed_32u_relu_config4_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:240]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:243]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:247]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:395]
INFO: [Synth 8-256] done synthesizing module 'relu_array_array_ap_ufixed_32u_relu_config4_s' (10#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:219]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_32u_config5_U0' of component 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:4038]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:241]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:244]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:723]
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:12' bound to instance 'call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:983]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:248]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:257]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:260]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:378]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:12' bound to instance 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:90]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:29]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' (11#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' (12#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:392]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:406]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:420]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_4_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:434]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_5_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:448]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_6_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:462]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_7_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:476]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_8_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:490]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_9_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:504]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_10_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:518]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_11_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:532]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_12_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:546]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_13_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:560]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_14_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:574]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_15_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:588]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_16_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:602]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_17_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:616]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_18_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:630]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_19_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:644]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_20_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:658]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_21_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:672]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_22_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:686]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_23_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:700]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_24_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:714]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_25_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:728]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_26_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:742]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_27_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:756]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_28_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:770]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_29_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:784]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_30_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:798]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_31_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:812]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' (13#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:248]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_s_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1217]
INFO: [Synth 8-638] synthesizing module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' (14#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:23]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_1_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1226]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_2_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1235]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_3_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1244]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_4_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1253]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_5_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1262]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_6_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1271]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_7_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1280]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_8_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1289]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_9_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1298]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_10_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1307]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_11_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1316]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_12_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1325]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_13_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1334]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_14_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1343]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_15_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1352]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_16_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1630' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1361]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_17_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1638' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1370]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_18_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1646' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1379]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_19_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1654' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1388]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_20_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1662' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1397]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_21_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1670' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1406]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_22_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1678' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1415]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_23_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1686' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1424]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_24_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1694' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1433]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_25_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1702' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1442]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_26_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1710' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1451]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_27_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1718' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1460]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_28_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1726' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1469]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_29_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1734' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1478]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_30_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1742' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1487]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_31_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1750' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1496]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' (15#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:219]
INFO: [Synth 8-3491] module 'normalize_array_array_ap_fixed_128u_config7_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:12' bound to instance 'normalize_array_array_ap_fixed_128u_config7_U0' of component 'normalize_array_array_ap_fixed_128u_config7_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:4243]
INFO: [Synth 8-638] synthesizing module 'normalize_array_array_ap_fixed_128u_config7_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:507]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:983]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:986]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:990]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1567]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U338' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1897]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (16#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U339' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1915]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U340' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1933]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U341' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1951]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U342' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1969]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U343' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1987]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U344' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2005]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U345' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2023]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U346' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2041]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U347' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2059]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U348' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2077]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U349' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2095]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U350' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2113]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U351' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U352' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2149]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U353' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2167]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U354' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2185]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U355' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2203]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U356' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U357' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2239]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U358' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2257]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_1287_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1287_16_1_1.vhd:277]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_1287_16_1_1' (17#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1287_16_1_1.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'normalize_array_array_ap_fixed_128u_config7_s' (18#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:507]
INFO: [Synth 8-638] synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:414]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:431]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:434]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:566]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:698]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (19#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' (20#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:414]
INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_1u_linear_config9_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:42]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_1u_linear_config9_s' (21#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:30]
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A_shiftReg' (22#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A' (23#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A_shiftReg' (24#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A' (25#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A_shiftReg' (26#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A' (27#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (28#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (29#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_shiftReg' (30#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0' (31#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_shiftReg' (32#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0' (33#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg' (34#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0' (35#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0_shiftReg' (36#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0' (37#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_shiftReg' (38#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO' (39#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg' (40#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0' (41#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element Block_proc_U0_ap_ready_count_reg was removed.  [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:8611]
WARNING: [Synth 8-6014] Unused sequential element conv_2d_cl_array_array_ap_fixed_32u_config2_U0_ap_ready_count_reg was removed.  [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:8622]
INFO: [Synth 8-256] done synthesizing module 'myproject' (42#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:33]
WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w6_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[5]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[4]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[3]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[2]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[1]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[0]
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe has unconnected port ce0
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb has unconnected port ce0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1870.527 ; gain = 329.230 ; free physical = 22175 ; free virtual = 24802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1885.371 ; gain = 344.074 ; free physical = 22182 ; free virtual = 24809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1893.375 ; gain = 352.078 ; free physical = 22182 ; free virtual = 24809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-4471] merging register 'kernel_data_V_1183_reg[15:0]' into 'kernel_data_V_1183_ret_reg_44130_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1375]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_reg[15:0]' into 'kernel_data_V_2_ret_reg_44160_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1386]
INFO: [Synth 8-4471] merging register 'kernel_data_V_4_reg[15:0]' into 'kernel_data_V_4_ret_reg_44173_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1397]
INFO: [Synth 8-4471] merging register 'kernel_data_V_5_reg[15:0]' into 'kernel_data_V_5_ret_reg_44198_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1408]
INFO: [Synth 8-4471] merging register 'kernel_data_V_7_reg[15:0]' into 'kernel_data_V_7_ret_reg_44222_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1419]
INFO: [Synth 8-4471] merging register 'kernel_data_V_8_reg[15:0]' into 'kernel_data_V_8_ret_reg_44246_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1430]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_0_ret_reg_44102_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1742]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_3_ret_reg_44074_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_6_ret_reg_44051_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1664]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_44198_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1712]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_ret_reg_44246_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1713]
INFO: [Synth 8-4471] merging register 'kernel_data_V_3_ret_reg_44074_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]
INFO: [Synth 8-4471] merging register 'trunc_ln269_2_reg_44114_reg[14:0]' into 'kernel_data_V_0_ret_reg_44102_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1746]
INFO: [Synth 8-4471] merging register 'trunc_ln269_reg_44062_reg[14:0]' into 'kernel_data_V_6_ret_reg_44051_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1752]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:102]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2028.812 ; gain = 487.516 ; free physical = 21913 ; free virtual = 24545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     15 Bit       Adders := 66    
	   2 Input     15 Bit       Adders := 20    
	   3 Input     14 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 7     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 32    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 61    
	   3 Input      6 Bit       Adders := 15    
	   5 Input      6 Bit       Adders := 17    
	   8 Input      6 Bit       Adders := 15    
	   4 Input      6 Bit       Adders := 6     
	   6 Input      6 Bit       Adders := 10    
	   7 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 117   
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 38    
	   2 Input      2 Bit       Adders := 139   
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              768 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 51    
	               15 Bit    Registers := 39    
	               13 Bit    Registers := 2     
	                6 Bit    Registers := 693   
	                5 Bit    Registers := 109   
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 140   
	                1 Bit    Registers := 598   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 321   
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 161   
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 96    
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 40    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 855   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myproject 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_1u_config2_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xil_defaultlib_ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module conv_2d_cl_array_array_ap_fixed_32u_config2_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     15 Bit       Adders := 65    
	   2 Input     15 Bit       Adders := 19    
	   2 Input      6 Bit       Adders := 36    
	   3 Input      6 Bit       Adders := 9     
	   5 Input      6 Bit       Adders := 8     
	   8 Input      6 Bit       Adders := 15    
	   4 Input      6 Bit       Adders := 6     
	   6 Input      6 Bit       Adders := 10    
	   7 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 18    
	               15 Bit    Registers := 39    
	                6 Bit    Registers := 168   
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module linear_array_array_ap_fixed_32u_linear_config3_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module relu_array_array_ap_ufixed_32u_relu_config4_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module shift_line_buffer_array_ap_ufixed_32u_config5_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module pooling2d_cl_array_array_ap_fixed_32u_config5_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 128   
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module myproject_mux_42_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_1287_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 127   
Module normalize_array_array_ap_fixed_128u_config7_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              768 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	               13 Bit    Registers := 2     
	                6 Bit    Registers := 31    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 7     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 25    
	   5 Input      6 Bit       Adders := 9     
	   3 Input      6 Bit       Adders := 6     
	   7 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 78    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 3     
Module dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 128   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module linear_array_array_ap_fixed_1u_linear_config9_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w6_d16_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_linear_array_array_ap_fixed_32u_linear_config3_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_normalize_array_array_ap_fixed_128u_config7_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_normalize_array_array_ap_fixed_128u_config7_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_linear_array_array_ap_fixed_1u_linear_config9_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'kernel_data_V_0_ret_reg_44102_reg[14:0]' into 'kernel_data_V_0_ret_reg_44102_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1742]
INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_44086_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]
INFO: [Synth 8-4471] merging register 'trunc_ln269_7_reg_44259_reg[14:0]' into 'trunc_ln269_7_reg_44259_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1751]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_ret_reg_44160_reg[15:0]' into 'kernel_data_V_2_ret_reg_44160_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]
INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_44086_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]
INFO: [Synth 8-4471] merging register 'trunc_ln269_7_reg_44259_reg[14:0]' into 'trunc_ln269_7_reg_44259_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1751]
INFO: [Synth 8-4471] merging register 'trunc_ln269_4_reg_44184_reg[14:0]' into 'trunc_ln269_4_reg_44184_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1748]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_ret_reg_44160_reg[15:0]' into 'kernel_data_V_2_ret_reg_44160_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]
INFO: [Synth 8-4471] merging register 'trunc_ln269_5_reg_44210_reg[14:0]' into 'trunc_ln269_5_reg_44210_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1714]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_ret_reg_44160_reg[15:0]' into 'kernel_data_V_2_ret_reg_44160_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]
INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_44086_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]
INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_44086_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]
INFO: [Synth 8-4471] merging register 'trunc_ln269_3_reg_44144_reg[14:0]' into 'trunc_ln269_3_reg_44144_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1747]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_ret_reg_44160_reg[15:0]' into 'kernel_data_V_2_ret_reg_44160_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]
INFO: [Synth 8-4471] merging register 'kernel_data_V_0_ret_reg_44102_reg[14:0]' into 'kernel_data_V_0_ret_reg_44102_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1742]
INFO: [Synth 8-4471] merging register 'kernel_data_V_0_ret_reg_44102_reg[14:0]' into 'kernel_data_V_0_ret_reg_44102_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1742]
INFO: [Synth 8-4471] merging register 'trunc_ln269_4_reg_44184_reg[14:0]' into 'trunc_ln269_4_reg_44184_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1748]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_ret_reg_44160_reg[15:0]' into 'kernel_data_V_2_ret_reg_44160_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]
INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_44086_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]
INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_44086_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]
INFO: [Synth 8-4471] merging register 'trunc_ln269_4_reg_44184_reg[14:0]' into 'trunc_ln269_4_reg_44184_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1748]
INFO: [Synth 8-4471] merging register 'trunc_ln269_3_reg_44144_reg[14:0]' into 'trunc_ln269_3_reg_44144_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1747]
INFO: [Synth 8-4471] merging register 'trunc_ln269_6_reg_44233_reg[14:0]' into 'trunc_ln269_6_reg_44233_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1750]
INFO: [Synth 8-4471] merging register 'trunc_ln269_3_reg_44144_reg[14:0]' into 'trunc_ln269_3_reg_44144_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1747]
INFO: [Synth 8-4471] merging register 'trunc_ln269_3_reg_44144_reg[14:0]' into 'trunc_ln269_3_reg_44144_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1747]
INFO: [Synth 8-4471] merging register 'trunc_ln269_7_reg_44259_reg[14:0]' into 'trunc_ln269_7_reg_44259_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1751]
INFO: [Synth 8-4471] merging register 'trunc_ln269_6_reg_44233_reg[14:0]' into 'trunc_ln269_6_reg_44233_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1750]
INFO: [Synth 8-4471] merging register 'trunc_ln269_5_reg_44210_reg[14:0]' into 'trunc_ln269_5_reg_44210_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1714]
INFO: [Synth 8-4471] merging register 'trunc_ln269_6_reg_44233_reg[14:0]' into 'trunc_ln269_6_reg_44233_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1750]
INFO: [Synth 8-4471] merging register 'trunc_ln269_7_reg_44259_reg[14:0]' into 'trunc_ln269_7_reg_44259_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1751]
INFO: [Synth 8-4471] merging register 'kernel_data_V_0_ret_reg_44102_reg[14:0]' into 'kernel_data_V_0_ret_reg_44102_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1742]
INFO: [Synth 8-4471] merging register 'kernel_data_V_6_ret_reg_44051_reg[14:0]' into 'kernel_data_V_6_ret_reg_44051_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1664]
INFO: [Synth 8-4471] merging register 'trunc_ln269_3_reg_44144_reg[14:0]' into 'trunc_ln269_3_reg_44144_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1747]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_loc_1_reg_827_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1417]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_ret_reg_44222_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1417]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_loc_1_reg_837_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1428]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_ret_reg_44246_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1428]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_loc_1_reg_807_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1395]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_ret_reg_44173_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1395]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_loc_1_reg_817_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1406]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_44198_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1406]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1183_loc_1_reg_787_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1373]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1183_ret_reg_44130_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1373]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_loc_1_reg_797_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_ret_reg_44160_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]
DSP Report: Generating DSP mul_ln1118_fu_1043_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register kernel_data_V_0_ret_reg_44102_reg is absorbed into DSP mul_ln1118_fu_1043_p2.
DSP Report: operator mul_ln1118_fu_1043_p2 is absorbed into DSP mul_ln1118_fu_1043_p2.
DSP Report: Generating DSP mul_ln1118_161_fu_862_p2, operation Mode is: A''*(B:0x17).
DSP Report: register tmp_data_0_V_reg_44035_reg is absorbed into DSP mul_ln1118_161_fu_862_p2.
DSP Report: register trunc_ln269_7_reg_44259_reg is absorbed into DSP mul_ln1118_161_fu_862_p2.
DSP Report: operator mul_ln1118_161_fu_862_p2 is absorbed into DSP mul_ln1118_161_fu_862_p2.
DSP Report: Generating DSP mul_ln1118_151_fu_1027_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register trunc_ln269_4_reg_44184_reg is absorbed into DSP mul_ln1118_151_fu_1027_p2.
DSP Report: operator mul_ln1118_151_fu_1027_p2 is absorbed into DSP mul_ln1118_151_fu_1027_p2.
DSP Report: Generating DSP mul_ln1118_141_fu_1008_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register kernel_data_V_2_ret_reg_44160_reg is absorbed into DSP mul_ln1118_141_fu_1008_p2.
DSP Report: operator mul_ln1118_141_fu_1008_p2 is absorbed into DSP mul_ln1118_141_fu_1008_p2.
DSP Report: Generating DSP mul_ln1118_154_fu_1087_p2, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register trunc_ln269_5_reg_44210_reg is absorbed into DSP mul_ln1118_154_fu_1087_p2.
DSP Report: operator mul_ln1118_154_fu_1087_p2 is absorbed into DSP mul_ln1118_154_fu_1087_p2.
DSP Report: Generating DSP mul_ln1118_142_fu_856_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register kernel_data_V_2_ret_reg_44160_reg is absorbed into DSP mul_ln1118_142_fu_856_p2.
DSP Report: operator mul_ln1118_142_fu_856_p2 is absorbed into DSP mul_ln1118_142_fu_856_p2.
DSP Report: Generating DSP mul_ln1118_147_fu_935_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register trunc_ln269_1_reg_44086_reg is absorbed into DSP mul_ln1118_147_fu_935_p2.
DSP Report: operator mul_ln1118_147_fu_935_p2 is absorbed into DSP mul_ln1118_147_fu_935_p2.
DSP Report: Generating DSP mul_ln1118_148_fu_1044_p2, operation Mode is: A2*(B:0x1a).
DSP Report: register trunc_ln269_1_reg_44086_reg is absorbed into DSP mul_ln1118_148_fu_1044_p2.
DSP Report: operator mul_ln1118_148_fu_1044_p2 is absorbed into DSP mul_ln1118_148_fu_1044_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_964_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register trunc_ln269_3_reg_44144_reg is absorbed into DSP mul_ln1118_135_fu_964_p2.
DSP Report: operator mul_ln1118_135_fu_964_p2 is absorbed into DSP mul_ln1118_135_fu_964_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_898_p2, operation Mode is: A2*(B:0x16).
DSP Report: register kernel_data_V_2_ret_reg_44160_reg is absorbed into DSP mul_ln1118_143_fu_898_p2.
DSP Report: operator mul_ln1118_143_fu_898_p2 is absorbed into DSP mul_ln1118_143_fu_898_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_1093_p2, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register kernel_data_V_2_ret_reg_44160_reg is absorbed into DSP mul_ln1118_144_fu_1093_p2.
DSP Report: operator mul_ln1118_144_fu_1093_p2 is absorbed into DSP mul_ln1118_144_fu_1093_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_874_p2, operation Mode is: A2*(B:0x16).
DSP Report: register trunc_ln269_1_reg_44086_reg is absorbed into DSP mul_ln1118_149_fu_874_p2.
DSP Report: operator mul_ln1118_149_fu_874_p2 is absorbed into DSP mul_ln1118_149_fu_874_p2.
DSP Report: Generating DSP mul_ln1118_150_fu_847_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register trunc_ln269_1_reg_44086_reg is absorbed into DSP mul_ln1118_150_fu_847_p2.
DSP Report: operator mul_ln1118_150_fu_847_p2 is absorbed into DSP mul_ln1118_150_fu_847_p2.
DSP Report: Generating DSP mul_ln1118_153_fu_875_p2, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register trunc_ln269_4_reg_44184_reg is absorbed into DSP mul_ln1118_153_fu_875_p2.
DSP Report: operator mul_ln1118_153_fu_875_p2 is absorbed into DSP mul_ln1118_153_fu_875_p2.
DSP Report: Generating DSP mul_ln1118_136_fu_1108_p2, operation Mode is: A2*(B:0x13).
DSP Report: register trunc_ln269_3_reg_44144_reg is absorbed into DSP mul_ln1118_136_fu_1108_p2.
DSP Report: operator mul_ln1118_136_fu_1108_p2 is absorbed into DSP mul_ln1118_136_fu_1108_p2.
DSP Report: Generating DSP mul_ln1118_157_fu_995_p2, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register trunc_ln269_6_reg_44233_reg is absorbed into DSP mul_ln1118_157_fu_995_p2.
DSP Report: operator mul_ln1118_157_fu_995_p2 is absorbed into DSP mul_ln1118_157_fu_995_p2.
DSP Report: Generating DSP mul_ln1118_137_fu_888_p2, operation Mode is: A2*(B:0x15).
DSP Report: register trunc_ln269_3_reg_44144_reg is absorbed into DSP mul_ln1118_137_fu_888_p2.
DSP Report: operator mul_ln1118_137_fu_888_p2 is absorbed into DSP mul_ln1118_137_fu_888_p2.
DSP Report: Generating DSP mul_ln1118_162_fu_1030_p2, operation Mode is: A''*(B:0x13).
DSP Report: register tmp_data_0_V_reg_44035_reg is absorbed into DSP mul_ln1118_162_fu_1030_p2.
DSP Report: register trunc_ln269_7_reg_44259_reg is absorbed into DSP mul_ln1118_162_fu_1030_p2.
DSP Report: operator mul_ln1118_162_fu_1030_p2 is absorbed into DSP mul_ln1118_162_fu_1030_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_1088_p2, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register trunc_ln269_5_reg_44210_reg is absorbed into DSP mul_ln1118_155_fu_1088_p2.
DSP Report: operator mul_ln1118_155_fu_1088_p2 is absorbed into DSP mul_ln1118_155_fu_1088_p2.
DSP Report: Generating DSP mul_ln1118_163_fu_927_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register tmp_data_0_V_reg_44035_reg is absorbed into DSP mul_ln1118_163_fu_927_p2.
DSP Report: register trunc_ln269_7_reg_44259_reg is absorbed into DSP mul_ln1118_163_fu_927_p2.
DSP Report: operator mul_ln1118_163_fu_927_p2 is absorbed into DSP mul_ln1118_163_fu_927_p2.
DSP Report: Generating DSP mul_ln1118_139_fu_979_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register trunc_ln269_3_reg_44144_reg is absorbed into DSP mul_ln1118_139_fu_979_p2.
DSP Report: operator mul_ln1118_139_fu_979_p2 is absorbed into DSP mul_ln1118_139_fu_979_p2.
DSP Report: Generating DSP mul_ln1118_reg_16216_reg, operation Mode is: (A2*B)'.
DSP Report: register tmp_data_V_0_reg_20202_reg is absorbed into DSP mul_ln1118_reg_16216_reg.
DSP Report: register mul_ln1118_reg_16216_reg is absorbed into DSP mul_ln1118_reg_16216_reg.
DSP Report: operator mul_ln1118_fu_3720_p2 is absorbed into DSP mul_ln1118_reg_16216_reg.
DSP Report: Generating DSP mul_ln1118_1_fu_3705_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_1_reg_20207_reg is absorbed into DSP mul_ln1118_1_fu_3705_p2.
DSP Report: register mul_ln1118_1_fu_3705_p2 is absorbed into DSP mul_ln1118_1_fu_3705_p2.
DSP Report: operator mul_ln1118_1_fu_3705_p2 is absorbed into DSP mul_ln1118_1_fu_3705_p2.
DSP Report: Generating DSP mul_ln1118_2_fu_3715_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_2_reg_20212_reg is absorbed into DSP mul_ln1118_2_fu_3715_p2.
DSP Report: register mul_ln1118_2_fu_3715_p2 is absorbed into DSP mul_ln1118_2_fu_3715_p2.
DSP Report: operator mul_ln1118_2_fu_3715_p2 is absorbed into DSP mul_ln1118_2_fu_3715_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_3784_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_312582_reg_20217_reg is absorbed into DSP mul_ln1118_3_fu_3784_p2.
DSP Report: register mul_ln1118_3_fu_3784_p2 is absorbed into DSP mul_ln1118_3_fu_3784_p2.
DSP Report: operator mul_ln1118_3_fu_3784_p2 is absorbed into DSP mul_ln1118_3_fu_3784_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_3708_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_4_reg_20222_reg is absorbed into DSP mul_ln1118_4_fu_3708_p2.
DSP Report: register mul_ln1118_4_fu_3708_p2 is absorbed into DSP mul_ln1118_4_fu_3708_p2.
DSP Report: operator mul_ln1118_4_fu_3708_p2 is absorbed into DSP mul_ln1118_4_fu_3708_p2.
DSP Report: Generating DSP mul_ln1118_5_fu_3739_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_5_reg_20227_reg is absorbed into DSP mul_ln1118_5_fu_3739_p2.
DSP Report: register mul_ln1118_5_fu_3739_p2 is absorbed into DSP mul_ln1118_5_fu_3739_p2.
DSP Report: operator mul_ln1118_5_fu_3739_p2 is absorbed into DSP mul_ln1118_5_fu_3739_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_3789_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_6_reg_20232_reg is absorbed into DSP mul_ln1118_6_fu_3789_p2.
DSP Report: register mul_ln1118_6_fu_3789_p2 is absorbed into DSP mul_ln1118_6_fu_3789_p2.
DSP Report: operator mul_ln1118_6_fu_3789_p2 is absorbed into DSP mul_ln1118_6_fu_3789_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_3727_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_7_reg_20237_reg is absorbed into DSP mul_ln1118_7_fu_3727_p2.
DSP Report: register mul_ln1118_7_fu_3727_p2 is absorbed into DSP mul_ln1118_7_fu_3727_p2.
DSP Report: operator mul_ln1118_7_fu_3727_p2 is absorbed into DSP mul_ln1118_7_fu_3727_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_3744_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_8_reg_20242_reg is absorbed into DSP mul_ln1118_8_fu_3744_p2.
DSP Report: register mul_ln1118_8_fu_3744_p2 is absorbed into DSP mul_ln1118_8_fu_3744_p2.
DSP Report: operator mul_ln1118_8_fu_3744_p2 is absorbed into DSP mul_ln1118_8_fu_3744_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_3729_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_9_reg_20247_reg is absorbed into DSP mul_ln1118_9_fu_3729_p2.
DSP Report: register mul_ln1118_9_fu_3729_p2 is absorbed into DSP mul_ln1118_9_fu_3729_p2.
DSP Report: operator mul_ln1118_9_fu_3729_p2 is absorbed into DSP mul_ln1118_9_fu_3729_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_3816_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_10_reg_20252_reg is absorbed into DSP mul_ln1118_10_fu_3816_p2.
DSP Report: register mul_ln1118_10_fu_3816_p2 is absorbed into DSP mul_ln1118_10_fu_3816_p2.
DSP Report: operator mul_ln1118_10_fu_3816_p2 is absorbed into DSP mul_ln1118_10_fu_3816_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_3750_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_11_reg_20257_reg is absorbed into DSP mul_ln1118_11_fu_3750_p2.
DSP Report: register mul_ln1118_11_fu_3750_p2 is absorbed into DSP mul_ln1118_11_fu_3750_p2.
DSP Report: operator mul_ln1118_11_fu_3750_p2 is absorbed into DSP mul_ln1118_11_fu_3750_p2.
DSP Report: Generating DSP mul_ln1118_12_fu_3804_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_12_reg_20262_reg is absorbed into DSP mul_ln1118_12_fu_3804_p2.
DSP Report: register mul_ln1118_12_fu_3804_p2 is absorbed into DSP mul_ln1118_12_fu_3804_p2.
DSP Report: operator mul_ln1118_12_fu_3804_p2 is absorbed into DSP mul_ln1118_12_fu_3804_p2.
DSP Report: Generating DSP mul_ln1118_13_fu_3763_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_13_reg_20267_reg is absorbed into DSP mul_ln1118_13_fu_3763_p2.
DSP Report: register mul_ln1118_13_fu_3763_p2 is absorbed into DSP mul_ln1118_13_fu_3763_p2.
DSP Report: operator mul_ln1118_13_fu_3763_p2 is absorbed into DSP mul_ln1118_13_fu_3763_p2.
DSP Report: Generating DSP mul_ln1118_14_fu_3819_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_14_reg_20272_reg is absorbed into DSP mul_ln1118_14_fu_3819_p2.
DSP Report: register mul_ln1118_14_fu_3819_p2 is absorbed into DSP mul_ln1118_14_fu_3819_p2.
DSP Report: operator mul_ln1118_14_fu_3819_p2 is absorbed into DSP mul_ln1118_14_fu_3819_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_3738_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_15_reg_20277_reg is absorbed into DSP mul_ln1118_15_fu_3738_p2.
DSP Report: register mul_ln1118_15_fu_3738_p2 is absorbed into DSP mul_ln1118_15_fu_3738_p2.
DSP Report: operator mul_ln1118_15_fu_3738_p2 is absorbed into DSP mul_ln1118_15_fu_3738_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_3798_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_16_reg_20282_reg is absorbed into DSP mul_ln1118_16_fu_3798_p2.
DSP Report: register mul_ln1118_16_fu_3798_p2 is absorbed into DSP mul_ln1118_16_fu_3798_p2.
DSP Report: operator mul_ln1118_16_fu_3798_p2 is absorbed into DSP mul_ln1118_16_fu_3798_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_3825_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_17_reg_20287_reg is absorbed into DSP mul_ln1118_17_fu_3825_p2.
DSP Report: register mul_ln1118_17_fu_3825_p2 is absorbed into DSP mul_ln1118_17_fu_3825_p2.
DSP Report: operator mul_ln1118_17_fu_3825_p2 is absorbed into DSP mul_ln1118_17_fu_3825_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_3809_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_18_reg_20292_reg is absorbed into DSP mul_ln1118_18_fu_3809_p2.
DSP Report: register mul_ln1118_18_fu_3809_p2 is absorbed into DSP mul_ln1118_18_fu_3809_p2.
DSP Report: operator mul_ln1118_18_fu_3809_p2 is absorbed into DSP mul_ln1118_18_fu_3809_p2.
DSP Report: Generating DSP mul_ln1118_19_fu_3747_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_19_reg_20297_reg is absorbed into DSP mul_ln1118_19_fu_3747_p2.
DSP Report: register mul_ln1118_19_fu_3747_p2 is absorbed into DSP mul_ln1118_19_fu_3747_p2.
DSP Report: operator mul_ln1118_19_fu_3747_p2 is absorbed into DSP mul_ln1118_19_fu_3747_p2.
DSP Report: Generating DSP mul_ln1118_20_fu_3803_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_20_reg_20302_reg is absorbed into DSP mul_ln1118_20_fu_3803_p2.
DSP Report: register mul_ln1118_20_fu_3803_p2 is absorbed into DSP mul_ln1118_20_fu_3803_p2.
DSP Report: operator mul_ln1118_20_fu_3803_p2 is absorbed into DSP mul_ln1118_20_fu_3803_p2.
DSP Report: Generating DSP mul_ln1118_21_fu_3759_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_21_reg_20307_reg is absorbed into DSP mul_ln1118_21_fu_3759_p2.
DSP Report: register mul_ln1118_21_fu_3759_p2 is absorbed into DSP mul_ln1118_21_fu_3759_p2.
DSP Report: operator mul_ln1118_21_fu_3759_p2 is absorbed into DSP mul_ln1118_21_fu_3759_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_3791_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_22_reg_20312_reg is absorbed into DSP mul_ln1118_22_fu_3791_p2.
DSP Report: register mul_ln1118_22_fu_3791_p2 is absorbed into DSP mul_ln1118_22_fu_3791_p2.
DSP Report: operator mul_ln1118_22_fu_3791_p2 is absorbed into DSP mul_ln1118_22_fu_3791_p2.
DSP Report: Generating DSP mul_ln1118_23_fu_3718_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_23_reg_20317_reg is absorbed into DSP mul_ln1118_23_fu_3718_p2.
DSP Report: register mul_ln1118_23_fu_3718_p2 is absorbed into DSP mul_ln1118_23_fu_3718_p2.
DSP Report: operator mul_ln1118_23_fu_3718_p2 is absorbed into DSP mul_ln1118_23_fu_3718_p2.
DSP Report: Generating DSP mul_ln1118_24_fu_3805_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_24_reg_20322_reg is absorbed into DSP mul_ln1118_24_fu_3805_p2.
DSP Report: register mul_ln1118_24_fu_3805_p2 is absorbed into DSP mul_ln1118_24_fu_3805_p2.
DSP Report: operator mul_ln1118_24_fu_3805_p2 is absorbed into DSP mul_ln1118_24_fu_3805_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_3783_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_25_reg_20327_reg is absorbed into DSP mul_ln1118_25_fu_3783_p2.
DSP Report: register mul_ln1118_25_fu_3783_p2 is absorbed into DSP mul_ln1118_25_fu_3783_p2.
DSP Report: operator mul_ln1118_25_fu_3783_p2 is absorbed into DSP mul_ln1118_25_fu_3783_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_3721_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_26_reg_20332_reg is absorbed into DSP mul_ln1118_26_fu_3721_p2.
DSP Report: register mul_ln1118_26_fu_3721_p2 is absorbed into DSP mul_ln1118_26_fu_3721_p2.
DSP Report: operator mul_ln1118_26_fu_3721_p2 is absorbed into DSP mul_ln1118_26_fu_3721_p2.
DSP Report: Generating DSP mul_ln1118_27_fu_3824_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_27_reg_20337_reg is absorbed into DSP mul_ln1118_27_fu_3824_p2.
DSP Report: register mul_ln1118_27_fu_3824_p2 is absorbed into DSP mul_ln1118_27_fu_3824_p2.
DSP Report: operator mul_ln1118_27_fu_3824_p2 is absorbed into DSP mul_ln1118_27_fu_3824_p2.
DSP Report: Generating DSP mul_ln1118_28_fu_3768_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_28_reg_20342_reg is absorbed into DSP mul_ln1118_28_fu_3768_p2.
DSP Report: register mul_ln1118_28_fu_3768_p2 is absorbed into DSP mul_ln1118_28_fu_3768_p2.
DSP Report: operator mul_ln1118_28_fu_3768_p2 is absorbed into DSP mul_ln1118_28_fu_3768_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_3785_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_29_reg_20347_reg is absorbed into DSP mul_ln1118_29_fu_3785_p2.
DSP Report: register mul_ln1118_29_fu_3785_p2 is absorbed into DSP mul_ln1118_29_fu_3785_p2.
DSP Report: operator mul_ln1118_29_fu_3785_p2 is absorbed into DSP mul_ln1118_29_fu_3785_p2.
DSP Report: Generating DSP mul_ln1118_30_fu_3774_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_30_reg_20352_reg is absorbed into DSP mul_ln1118_30_fu_3774_p2.
DSP Report: register mul_ln1118_30_fu_3774_p2 is absorbed into DSP mul_ln1118_30_fu_3774_p2.
DSP Report: operator mul_ln1118_30_fu_3774_p2 is absorbed into DSP mul_ln1118_30_fu_3774_p2.
DSP Report: Generating DSP mul_ln1118_31_fu_3753_p2, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_31_reg_20357_reg is absorbed into DSP mul_ln1118_31_fu_3753_p2.
DSP Report: register mul_ln1118_31_fu_3753_p2 is absorbed into DSP mul_ln1118_31_fu_3753_p2.
DSP Report: operator mul_ln1118_31_fu_3753_p2 is absorbed into DSP mul_ln1118_31_fu_3753_p2.
DSP Report: Generating DSP mul_ln1118_fu_1422_p2, operation Mode is: (A:0x2f3)*B2.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_fu_1422_p2.
DSP Report: operator mul_ln1118_fu_1422_p2 is absorbed into DSP mul_ln1118_fu_1422_p2.
DSP Report: Generating DSP mul_ln1118_40_fu_1410_p2, operation Mode is: (A:0x3ffffdec)*B2.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_40_fu_1410_p2.
DSP Report: operator mul_ln1118_40_fu_1410_p2 is absorbed into DSP mul_ln1118_40_fu_1410_p2.
DSP Report: Generating DSP mul_ln1118_36_fu_1330_p2, operation Mode is: (A:0x23a)*B2.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_36_fu_1330_p2.
DSP Report: operator mul_ln1118_36_fu_1330_p2 is absorbed into DSP mul_ln1118_36_fu_1330_p2.
DSP Report: Generating DSP mul_ln1118_32_fu_1354_p2, operation Mode is: (A:0x249)*B2.
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_32_fu_1354_p2.
DSP Report: operator mul_ln1118_32_fu_1354_p2 is absorbed into DSP mul_ln1118_32_fu_1354_p2.
DSP Report: Generating DSP mul_ln1118_80_fu_1314_p2, operation Mode is: (A:0x20b)*B2.
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_80_fu_1314_p2.
DSP Report: operator mul_ln1118_80_fu_1314_p2 is absorbed into DSP mul_ln1118_80_fu_1314_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_1379_p2, operation Mode is: (A:0x3ffffd5f)*B2.
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_79_fu_1379_p2.
DSP Report: operator mul_ln1118_79_fu_1379_p2 is absorbed into DSP mul_ln1118_79_fu_1379_p2.
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[5] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[4] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[2] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[4] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[2] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[0] driven by constant 1
WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[5]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[4]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[3]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[2]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[1]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_array_ap_fixed_32u_config5_U0/\call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[0]' (FDE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[2]'
INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[2]' (FDE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[3]'
INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[4]' (FDE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[9]'
INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[6]' (FDE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[7]'
INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[9]' (FDE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[10]'
INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[10]' (FDE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_array_ap_fixed_128u_config7_U0/\ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (normalize_array_array_ap_fixed_128u_config7_U0/\ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[12] )
INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[2]' (FDRE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[3]'
INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[4]' (FDRE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[9]'
INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[9]' (FDRE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[10]'
INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[10]' (FDRE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config2_U0/\call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_122_reg_44463_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_s_reg_44442_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_122_reg_44463_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_s_reg_44442_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_122_reg_44463_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_s_reg_44442_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_122_reg_44463_reg[3]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_s_reg_44442_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_122_reg_44463_reg[4]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_s_reg_44442_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_149_reg_44524_reg[4]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_158_reg_44563_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_149_reg_44524_reg[5]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_158_reg_44563_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_array_ap_ufixed_32u_relu_config4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (linear_array_array_ap_fixed_32u_linear_config3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_array_ap_fixed_128u_config7_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32u_config5_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][9]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][10]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][11]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][12]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][14]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (linear_array_array_ap_fixed_1u_linear_config9_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[9]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[10]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[11]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[12]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[13]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[14]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[9]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[10]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[11]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[12]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[13]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[14]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_122_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_122_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_122_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_122_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_81_reg_56007_reg[-1111111097] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21807 ; free virtual = 24438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffed)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A''*(B:0x17)      | 15     | 6      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffed)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffe9)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffe6)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffea)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffe9)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x1a)       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffed)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x16)       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffeb)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x16)       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffed)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffeb)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x13)       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffe5)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x15)       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A''*(B:0x13)      | 15     | 6      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffeb)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A''*(B:0x3ffe3)   | 15     | 6      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffea)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B)'           | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | (A:0x2f3)*B2      | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | (A:0x3ffffdec)*B2 | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | (A:0x23a)*B2      | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | (A:0x249)*B2      | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | (A:0x20b)*B2      | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | (A:0x3ffffd5f)*B2 | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21805 ; free virtual = 24439
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21795 ; free virtual = 24429
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \conv_2d_cl_array_array_ap_fixed_32u_config2_U0/kernel_window_4_V_read [14] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \conv_2d_cl_array_array_ap_fixed_32u_config2_U0/kernel_window_2_V_read [14] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21808 ; free virtual = 24440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21808 ; free virtual = 24440
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21807 ; free virtual = 24441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21807 ; free virtual = 24441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21807 ; free virtual = 24441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21807 ; free virtual = 24441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[5] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[3] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[15]    | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[3]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  1165|
|3     |DSP48E1 |    59|
|4     |LUT1    |   755|
|5     |LUT2    |  3619|
|6     |LUT3    |   900|
|7     |LUT4    |  1296|
|8     |LUT5    |  1439|
|9     |LUT6    |  2256|
|10    |SRL16E  |   992|
|11    |FDRE    |  4313|
|12    |FDSE    |   856|
|13    |IBUF    |    21|
|14    |OBUF    |    55|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|      |Instance                                                                    |Module                                                                |Cells |
+------+----------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|1     |top                                                                         |                                                                      | 17727|
|2     |  Block_proc_U0                                                             |Block_proc                                                            |     5|
|3     |  conv_2d_cl_array_array_ap_fixed_32u_config2_U0                            |conv_2d_cl_array_array_ap_fixed_32u_config2_s                         |  6430|
|4     |    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383         |shift_line_buffer_array_ap_fixed_1u_config2_s                         |    64|
|5     |      line_buffer_Array_V_0_0_U                                             |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb          |    32|
|6     |        shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core__1  |    32|
|7     |      line_buffer_Array_V_1182_0_U                                          |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_445      |    32|
|8     |        shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core     |    32|
|9     |    regslice_both_data_V_data_V_U                                           |regslice_both_442                                                     |   214|
|10    |      ibuf_inst                                                             |xil_defaultlib_ibuf_443                                               |    37|
|11    |      obuf_inst                                                             |xil_defaultlib_obuf_444                                               |   177|
|12    |  dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0                       |dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s                    |  2196|
|13    |    grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095        |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s                  |  2021|
|14    |  layer2_out_V_data_0_V_U                                                   |fifo_w6_d16_A                                                         |    29|
|15    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_441                                            |    11|
|16    |  layer2_out_V_data_10_V_U                                                  |fifo_w6_d16_A_0                                                       |    29|
|17    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_440                                            |    11|
|18    |  layer2_out_V_data_11_V_U                                                  |fifo_w6_d16_A_1                                                       |    29|
|19    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_439                                            |    11|
|20    |  layer2_out_V_data_12_V_U                                                  |fifo_w6_d16_A_2                                                       |    29|
|21    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_438                                            |    11|
|22    |  layer2_out_V_data_13_V_U                                                  |fifo_w6_d16_A_3                                                       |    29|
|23    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_437                                            |    11|
|24    |  layer2_out_V_data_14_V_U                                                  |fifo_w6_d16_A_4                                                       |    29|
|25    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_436                                            |    11|
|26    |  layer2_out_V_data_15_V_U                                                  |fifo_w6_d16_A_5                                                       |    31|
|27    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_435                                            |    11|
|28    |  layer2_out_V_data_16_V_U                                                  |fifo_w6_d16_A_6                                                       |    30|
|29    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_434                                            |    11|
|30    |  layer2_out_V_data_17_V_U                                                  |fifo_w6_d16_A_7                                                       |    29|
|31    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_433                                            |    11|
|32    |  layer2_out_V_data_18_V_U                                                  |fifo_w6_d16_A_8                                                       |    30|
|33    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_432                                            |    11|
|34    |  layer2_out_V_data_19_V_U                                                  |fifo_w6_d16_A_9                                                       |    30|
|35    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_431                                            |    11|
|36    |  layer2_out_V_data_1_V_U                                                   |fifo_w6_d16_A_10                                                      |    30|
|37    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_430                                            |    11|
|38    |  layer2_out_V_data_20_V_U                                                  |fifo_w6_d16_A_11                                                      |    29|
|39    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_429                                            |    11|
|40    |  layer2_out_V_data_21_V_U                                                  |fifo_w6_d16_A_12                                                      |    29|
|41    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_428                                            |    11|
|42    |  layer2_out_V_data_22_V_U                                                  |fifo_w6_d16_A_13                                                      |    31|
|43    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_427                                            |    11|
|44    |  layer2_out_V_data_23_V_U                                                  |fifo_w6_d16_A_14                                                      |    29|
|45    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_426                                            |    11|
|46    |  layer2_out_V_data_24_V_U                                                  |fifo_w6_d16_A_15                                                      |    29|
|47    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_425                                            |    11|
|48    |  layer2_out_V_data_25_V_U                                                  |fifo_w6_d16_A_16                                                      |    29|
|49    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_424                                            |    11|
|50    |  layer2_out_V_data_26_V_U                                                  |fifo_w6_d16_A_17                                                      |    29|
|51    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_423                                            |    11|
|52    |  layer2_out_V_data_27_V_U                                                  |fifo_w6_d16_A_18                                                      |    29|
|53    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_422                                            |    11|
|54    |  layer2_out_V_data_28_V_U                                                  |fifo_w6_d16_A_19                                                      |    29|
|55    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_421                                            |    11|
|56    |  layer2_out_V_data_29_V_U                                                  |fifo_w6_d16_A_20                                                      |    30|
|57    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_420                                            |    11|
|58    |  layer2_out_V_data_2_V_U                                                   |fifo_w6_d16_A_21                                                      |    31|
|59    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_419                                            |    11|
|60    |  layer2_out_V_data_30_V_U                                                  |fifo_w6_d16_A_22                                                      |    29|
|61    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_418                                            |    11|
|62    |  layer2_out_V_data_31_V_U                                                  |fifo_w6_d16_A_23                                                      |    29|
|63    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_417                                            |    11|
|64    |  layer2_out_V_data_3_V_U                                                   |fifo_w6_d16_A_24                                                      |    29|
|65    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_416                                            |    11|
|66    |  layer2_out_V_data_4_V_U                                                   |fifo_w6_d16_A_25                                                      |    30|
|67    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_415                                            |    11|
|68    |  layer2_out_V_data_5_V_U                                                   |fifo_w6_d16_A_26                                                      |    31|
|69    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_414                                            |    11|
|70    |  layer2_out_V_data_6_V_U                                                   |fifo_w6_d16_A_27                                                      |    29|
|71    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_413                                            |    11|
|72    |  layer2_out_V_data_7_V_U                                                   |fifo_w6_d16_A_28                                                      |    30|
|73    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_412                                            |    11|
|74    |  layer2_out_V_data_8_V_U                                                   |fifo_w6_d16_A_29                                                      |    30|
|75    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_411                                            |    11|
|76    |  layer2_out_V_data_9_V_U                                                   |fifo_w6_d16_A_30                                                      |    29|
|77    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_410                                            |    11|
|78    |  layer3_out_V_data_0_V_U                                                   |fifo_w6_d16_A_31                                                      |    29|
|79    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_409                                            |    11|
|80    |  layer3_out_V_data_10_V_U                                                  |fifo_w6_d16_A_32                                                      |    29|
|81    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_408                                            |    11|
|82    |  layer3_out_V_data_11_V_U                                                  |fifo_w6_d16_A_33                                                      |    30|
|83    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_407                                            |    11|
|84    |  layer3_out_V_data_12_V_U                                                  |fifo_w6_d16_A_34                                                      |    29|
|85    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_406                                            |    11|
|86    |  layer3_out_V_data_13_V_U                                                  |fifo_w6_d16_A_35                                                      |    31|
|87    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_405                                            |    11|
|88    |  layer3_out_V_data_14_V_U                                                  |fifo_w6_d16_A_36                                                      |    30|
|89    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_404                                            |    11|
|90    |  layer3_out_V_data_15_V_U                                                  |fifo_w6_d16_A_37                                                      |    29|
|91    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_403                                            |    11|
|92    |  layer3_out_V_data_16_V_U                                                  |fifo_w6_d16_A_38                                                      |    29|
|93    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_402                                            |    11|
|94    |  layer3_out_V_data_17_V_U                                                  |fifo_w6_d16_A_39                                                      |    29|
|95    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_401                                            |    11|
|96    |  layer3_out_V_data_18_V_U                                                  |fifo_w6_d16_A_40                                                      |    30|
|97    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_400                                            |    11|
|98    |  layer3_out_V_data_19_V_U                                                  |fifo_w6_d16_A_41                                                      |    30|
|99    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_399                                            |    11|
|100   |  layer3_out_V_data_1_V_U                                                   |fifo_w6_d16_A_42                                                      |    29|
|101   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_398                                            |    11|
|102   |  layer3_out_V_data_20_V_U                                                  |fifo_w6_d16_A_43                                                      |    31|
|103   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_397                                            |    11|
|104   |  layer3_out_V_data_21_V_U                                                  |fifo_w6_d16_A_44                                                      |    29|
|105   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_396                                            |    11|
|106   |  layer3_out_V_data_22_V_U                                                  |fifo_w6_d16_A_45                                                      |    30|
|107   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_395                                            |    11|
|108   |  layer3_out_V_data_23_V_U                                                  |fifo_w6_d16_A_46                                                      |    29|
|109   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_394                                            |    11|
|110   |  layer3_out_V_data_24_V_U                                                  |fifo_w6_d16_A_47                                                      |    29|
|111   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_393                                            |    11|
|112   |  layer3_out_V_data_25_V_U                                                  |fifo_w6_d16_A_48                                                      |    29|
|113   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_392                                            |    11|
|114   |  layer3_out_V_data_26_V_U                                                  |fifo_w6_d16_A_49                                                      |    29|
|115   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_391                                            |    11|
|116   |  layer3_out_V_data_27_V_U                                                  |fifo_w6_d16_A_50                                                      |    29|
|117   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_390                                            |    11|
|118   |  layer3_out_V_data_28_V_U                                                  |fifo_w6_d16_A_51                                                      |    29|
|119   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_389                                            |    11|
|120   |  layer3_out_V_data_29_V_U                                                  |fifo_w6_d16_A_52                                                      |    29|
|121   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_388                                            |    11|
|122   |  layer3_out_V_data_2_V_U                                                   |fifo_w6_d16_A_53                                                      |    31|
|123   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_387                                            |    11|
|124   |  layer3_out_V_data_30_V_U                                                  |fifo_w6_d16_A_54                                                      |    29|
|125   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_386                                            |    11|
|126   |  layer3_out_V_data_31_V_U                                                  |fifo_w6_d16_A_55                                                      |    31|
|127   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_385                                            |    11|
|128   |  layer3_out_V_data_3_V_U                                                   |fifo_w6_d16_A_56                                                      |    29|
|129   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_384                                            |    11|
|130   |  layer3_out_V_data_4_V_U                                                   |fifo_w6_d16_A_57                                                      |    29|
|131   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_383                                            |    11|
|132   |  layer3_out_V_data_5_V_U                                                   |fifo_w6_d16_A_58                                                      |    30|
|133   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_382                                            |    11|
|134   |  layer3_out_V_data_6_V_U                                                   |fifo_w6_d16_A_59                                                      |    30|
|135   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_381                                            |    11|
|136   |  layer3_out_V_data_7_V_U                                                   |fifo_w6_d16_A_60                                                      |    30|
|137   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_380                                            |    11|
|138   |  layer3_out_V_data_8_V_U                                                   |fifo_w6_d16_A_61                                                      |    29|
|139   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_379                                            |    11|
|140   |  layer3_out_V_data_9_V_U                                                   |fifo_w6_d16_A_62                                                      |    29|
|141   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_378                                            |    11|
|142   |  layer4_out_V_data_0_V_U                                                   |fifo_w6_d16_A_63                                                      |    28|
|143   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_377                                            |    11|
|144   |  layer4_out_V_data_10_V_U                                                  |fifo_w6_d16_A_64                                                      |    29|
|145   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_376                                            |    11|
|146   |  layer4_out_V_data_11_V_U                                                  |fifo_w6_d16_A_65                                                      |    28|
|147   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_375                                            |    11|
|148   |  layer4_out_V_data_12_V_U                                                  |fifo_w6_d16_A_66                                                      |    29|
|149   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_374                                            |    11|
|150   |  layer4_out_V_data_13_V_U                                                  |fifo_w6_d16_A_67                                                      |    29|
|151   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_373                                            |    11|
|152   |  layer4_out_V_data_14_V_U                                                  |fifo_w6_d16_A_68                                                      |    28|
|153   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_372                                            |    11|
|154   |  layer4_out_V_data_15_V_U                                                  |fifo_w6_d16_A_69                                                      |    29|
|155   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_371                                            |    11|
|156   |  layer4_out_V_data_16_V_U                                                  |fifo_w6_d16_A_70                                                      |    28|
|157   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_370                                            |    11|
|158   |  layer4_out_V_data_17_V_U                                                  |fifo_w6_d16_A_71                                                      |    28|
|159   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_369                                            |    11|
|160   |  layer4_out_V_data_18_V_U                                                  |fifo_w6_d16_A_72                                                      |    28|
|161   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_368                                            |    11|
|162   |  layer4_out_V_data_19_V_U                                                  |fifo_w6_d16_A_73                                                      |    29|
|163   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_367                                            |    11|
|164   |  layer4_out_V_data_1_V_U                                                   |fifo_w6_d16_A_74                                                      |    28|
|165   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_366                                            |    11|
|166   |  layer4_out_V_data_20_V_U                                                  |fifo_w6_d16_A_75                                                      |    30|
|167   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_365                                            |    11|
|168   |  layer4_out_V_data_21_V_U                                                  |fifo_w6_d16_A_76                                                      |    28|
|169   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_364                                            |    11|
|170   |  layer4_out_V_data_22_V_U                                                  |fifo_w6_d16_A_77                                                      |    29|
|171   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_363                                            |    11|
|172   |  layer4_out_V_data_23_V_U                                                  |fifo_w6_d16_A_78                                                      |    28|
|173   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_362                                            |    11|
|174   |  layer4_out_V_data_24_V_U                                                  |fifo_w6_d16_A_79                                                      |    28|
|175   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_361                                            |    11|
|176   |  layer4_out_V_data_25_V_U                                                  |fifo_w6_d16_A_80                                                      |    28|
|177   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_360                                            |    11|
|178   |  layer4_out_V_data_26_V_U                                                  |fifo_w6_d16_A_81                                                      |    28|
|179   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_359                                            |    11|
|180   |  layer4_out_V_data_27_V_U                                                  |fifo_w6_d16_A_82                                                      |    30|
|181   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_358                                            |    11|
|182   |  layer4_out_V_data_28_V_U                                                  |fifo_w6_d16_A_83                                                      |    29|
|183   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_357                                            |    11|
|184   |  layer4_out_V_data_29_V_U                                                  |fifo_w6_d16_A_84                                                      |    28|
|185   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_356                                            |    11|
|186   |  layer4_out_V_data_2_V_U                                                   |fifo_w6_d16_A_85                                                      |    28|
|187   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_355                                            |    11|
|188   |  layer4_out_V_data_30_V_U                                                  |fifo_w6_d16_A_86                                                      |    28|
|189   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_354                                            |    11|
|190   |  layer4_out_V_data_31_V_U                                                  |fifo_w6_d16_A_87                                                      |    28|
|191   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_353                                            |    11|
|192   |  layer4_out_V_data_3_V_U                                                   |fifo_w6_d16_A_88                                                      |    29|
|193   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_352                                            |    11|
|194   |  layer4_out_V_data_4_V_U                                                   |fifo_w6_d16_A_89                                                      |    29|
|195   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_351                                            |    11|
|196   |  layer4_out_V_data_5_V_U                                                   |fifo_w6_d16_A_90                                                      |    28|
|197   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_350                                            |    11|
|198   |  layer4_out_V_data_6_V_U                                                   |fifo_w6_d16_A_91                                                      |    29|
|199   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_349                                            |    11|
|200   |  layer4_out_V_data_7_V_U                                                   |fifo_w6_d16_A_92                                                      |    28|
|201   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_348                                            |    11|
|202   |  layer4_out_V_data_8_V_U                                                   |fifo_w6_d16_A_93                                                      |    28|
|203   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_347                                            |    11|
|204   |  layer4_out_V_data_9_V_U                                                   |fifo_w6_d16_A_94                                                      |    30|
|205   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg                                                |    11|
|206   |  layer5_out_V_data_0_V_U                                                   |fifo_w16_d4_A                                                         |    21|
|207   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_346                                            |     9|
|208   |  layer5_out_V_data_10_V_U                                                  |fifo_w16_d4_A_95                                                      |    23|
|209   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_345                                            |     9|
|210   |  layer5_out_V_data_11_V_U                                                  |fifo_w16_d4_A_96                                                      |    22|
|211   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_344                                            |     9|
|212   |  layer5_out_V_data_12_V_U                                                  |fifo_w16_d4_A_97                                                      |    21|
|213   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_343                                            |     9|
|214   |  layer5_out_V_data_13_V_U                                                  |fifo_w16_d4_A_98                                                      |    21|
|215   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_342                                            |     9|
|216   |  layer5_out_V_data_14_V_U                                                  |fifo_w16_d4_A_99                                                      |    21|
|217   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_341                                            |     9|
|218   |  layer5_out_V_data_15_V_U                                                  |fifo_w16_d4_A_100                                                     |    22|
|219   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_340                                            |     9|
|220   |  layer5_out_V_data_16_V_U                                                  |fifo_w16_d4_A_101                                                     |    21|
|221   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_339                                            |     9|
|222   |  layer5_out_V_data_17_V_U                                                  |fifo_w16_d4_A_102                                                     |    22|
|223   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_338                                            |     9|
|224   |  layer5_out_V_data_18_V_U                                                  |fifo_w16_d4_A_103                                                     |    23|
|225   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_337                                            |     9|
|226   |  layer5_out_V_data_19_V_U                                                  |fifo_w16_d4_A_104                                                     |    21|
|227   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_336                                            |     9|
|228   |  layer5_out_V_data_1_V_U                                                   |fifo_w16_d4_A_105                                                     |    21|
|229   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_335                                            |     9|
|230   |  layer5_out_V_data_20_V_U                                                  |fifo_w16_d4_A_106                                                     |    21|
|231   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_334                                            |     9|
|232   |  layer5_out_V_data_21_V_U                                                  |fifo_w16_d4_A_107                                                     |    21|
|233   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_333                                            |     9|
|234   |  layer5_out_V_data_22_V_U                                                  |fifo_w16_d4_A_108                                                     |    22|
|235   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_332                                            |     9|
|236   |  layer5_out_V_data_23_V_U                                                  |fifo_w16_d4_A_109                                                     |    21|
|237   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_331                                            |     9|
|238   |  layer5_out_V_data_24_V_U                                                  |fifo_w16_d4_A_110                                                     |    21|
|239   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_330                                            |     9|
|240   |  layer5_out_V_data_25_V_U                                                  |fifo_w16_d4_A_111                                                     |    21|
|241   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_329                                            |     9|
|242   |  layer5_out_V_data_26_V_U                                                  |fifo_w16_d4_A_112                                                     |    21|
|243   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_328                                            |     9|
|244   |  layer5_out_V_data_27_V_U                                                  |fifo_w16_d4_A_113                                                     |    21|
|245   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_327                                            |     9|
|246   |  layer5_out_V_data_28_V_U                                                  |fifo_w16_d4_A_114                                                     |    22|
|247   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_326                                            |     9|
|248   |  layer5_out_V_data_29_V_U                                                  |fifo_w16_d4_A_115                                                     |    24|
|249   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_325                                            |     9|
|250   |  layer5_out_V_data_2_V_U                                                   |fifo_w16_d4_A_116                                                     |    21|
|251   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_324                                            |     9|
|252   |  layer5_out_V_data_30_V_U                                                  |fifo_w16_d4_A_117                                                     |    21|
|253   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_323                                            |     9|
|254   |  layer5_out_V_data_31_V_U                                                  |fifo_w16_d4_A_118                                                     |    21|
|255   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_322                                            |     9|
|256   |  layer5_out_V_data_3_V_U                                                   |fifo_w16_d4_A_119                                                     |    22|
|257   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_321                                            |     9|
|258   |  layer5_out_V_data_4_V_U                                                   |fifo_w16_d4_A_120                                                     |    23|
|259   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_320                                            |     9|
|260   |  layer5_out_V_data_5_V_U                                                   |fifo_w16_d4_A_121                                                     |    21|
|261   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_319                                            |     9|
|262   |  layer5_out_V_data_6_V_U                                                   |fifo_w16_d4_A_122                                                     |    22|
|263   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_318                                            |     9|
|264   |  layer5_out_V_data_7_V_U                                                   |fifo_w16_d4_A_123                                                     |    21|
|265   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_317                                            |     9|
|266   |  layer5_out_V_data_8_V_U                                                   |fifo_w16_d4_A_124                                                     |    21|
|267   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_316                                            |     9|
|268   |  layer5_out_V_data_9_V_U                                                   |fifo_w16_d4_A_125                                                     |    21|
|269   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg                                                |     9|
|270   |  layer7_out_V_data_0_V_U                                                   |fifo_w6_d1_A                                                          |    17|
|271   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_315                                             |     7|
|272   |  layer7_out_V_data_100_V_U                                                 |fifo_w6_d1_A_126                                                      |     9|
|273   |  layer7_out_V_data_101_V_U                                                 |fifo_w6_d1_A_127                                                      |     9|
|274   |  layer7_out_V_data_102_V_U                                                 |fifo_w6_d1_A_128                                                      |     9|
|275   |  layer7_out_V_data_103_V_U                                                 |fifo_w6_d1_A_129                                                      |    10|
|276   |  layer7_out_V_data_104_V_U                                                 |fifo_w6_d1_A_130                                                      |    10|
|277   |  layer7_out_V_data_105_V_U                                                 |fifo_w6_d1_A_131                                                      |    10|
|278   |  layer7_out_V_data_106_V_U                                                 |fifo_w6_d1_A_132                                                      |    10|
|279   |  layer7_out_V_data_107_V_U                                                 |fifo_w6_d1_A_133                                                      |    10|
|280   |  layer7_out_V_data_108_V_U                                                 |fifo_w6_d1_A_134                                                      |     9|
|281   |  layer7_out_V_data_109_V_U                                                 |fifo_w6_d1_A_135                                                      |     9|
|282   |  layer7_out_V_data_10_V_U                                                  |fifo_w6_d1_A_136                                                      |    16|
|283   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_314                                             |     7|
|284   |  layer7_out_V_data_110_V_U                                                 |fifo_w6_d1_A_137                                                      |    10|
|285   |  layer7_out_V_data_111_V_U                                                 |fifo_w6_d1_A_138                                                      |     9|
|286   |  layer7_out_V_data_112_V_U                                                 |fifo_w6_d1_A_139                                                      |     9|
|287   |  layer7_out_V_data_113_V_U                                                 |fifo_w6_d1_A_140                                                      |     9|
|288   |  layer7_out_V_data_114_V_U                                                 |fifo_w6_d1_A_141                                                      |    12|
|289   |  layer7_out_V_data_115_V_U                                                 |fifo_w6_d1_A_142                                                      |     9|
|290   |  layer7_out_V_data_116_V_U                                                 |fifo_w6_d1_A_143                                                      |    10|
|291   |  layer7_out_V_data_117_V_U                                                 |fifo_w6_d1_A_144                                                      |    12|
|292   |  layer7_out_V_data_118_V_U                                                 |fifo_w6_d1_A_145                                                      |     9|
|293   |  layer7_out_V_data_119_V_U                                                 |fifo_w6_d1_A_146                                                      |    10|
|294   |  layer7_out_V_data_11_V_U                                                  |fifo_w6_d1_A_147                                                      |    16|
|295   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_313                                             |     7|
|296   |  layer7_out_V_data_120_V_U                                                 |fifo_w6_d1_A_148                                                      |     9|
|297   |  layer7_out_V_data_121_V_U                                                 |fifo_w6_d1_A_149                                                      |    10|
|298   |  layer7_out_V_data_122_V_U                                                 |fifo_w6_d1_A_150                                                      |     9|
|299   |  layer7_out_V_data_123_V_U                                                 |fifo_w6_d1_A_151                                                      |    10|
|300   |  layer7_out_V_data_124_V_U                                                 |fifo_w6_d1_A_152                                                      |     9|
|301   |  layer7_out_V_data_125_V_U                                                 |fifo_w6_d1_A_153                                                      |     9|
|302   |  layer7_out_V_data_126_V_U                                                 |fifo_w6_d1_A_154                                                      |     9|
|303   |  layer7_out_V_data_127_V_U                                                 |fifo_w6_d1_A_155                                                      |     9|
|304   |  layer7_out_V_data_12_V_U                                                  |fifo_w6_d1_A_156                                                      |    16|
|305   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_312                                             |     7|
|306   |  layer7_out_V_data_13_V_U                                                  |fifo_w6_d1_A_157                                                      |    19|
|307   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_311                                             |     7|
|308   |  layer7_out_V_data_14_V_U                                                  |fifo_w6_d1_A_158                                                      |    16|
|309   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_310                                             |     7|
|310   |  layer7_out_V_data_15_V_U                                                  |fifo_w6_d1_A_159                                                      |    16|
|311   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_309                                             |     7|
|312   |  layer7_out_V_data_16_V_U                                                  |fifo_w6_d1_A_160                                                      |    16|
|313   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_308                                             |     7|
|314   |  layer7_out_V_data_17_V_U                                                  |fifo_w6_d1_A_161                                                      |    16|
|315   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_307                                             |     7|
|316   |  layer7_out_V_data_18_V_U                                                  |fifo_w6_d1_A_162                                                      |    17|
|317   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_306                                             |     7|
|318   |  layer7_out_V_data_19_V_U                                                  |fifo_w6_d1_A_163                                                      |    16|
|319   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_305                                             |     7|
|320   |  layer7_out_V_data_1_V_U                                                   |fifo_w6_d1_A_164                                                      |    16|
|321   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_304                                             |     7|
|322   |  layer7_out_V_data_20_V_U                                                  |fifo_w6_d1_A_165                                                      |    17|
|323   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_303                                             |     7|
|324   |  layer7_out_V_data_21_V_U                                                  |fifo_w6_d1_A_166                                                      |    17|
|325   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_302                                             |     7|
|326   |  layer7_out_V_data_22_V_U                                                  |fifo_w6_d1_A_167                                                      |    16|
|327   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_301                                             |     7|
|328   |  layer7_out_V_data_23_V_U                                                  |fifo_w6_d1_A_168                                                      |    16|
|329   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_300                                             |     7|
|330   |  layer7_out_V_data_24_V_U                                                  |fifo_w6_d1_A_169                                                      |    16|
|331   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_299                                             |     7|
|332   |  layer7_out_V_data_25_V_U                                                  |fifo_w6_d1_A_170                                                      |    17|
|333   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_298                                             |     7|
|334   |  layer7_out_V_data_26_V_U                                                  |fifo_w6_d1_A_171                                                      |    16|
|335   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_297                                             |     7|
|336   |  layer7_out_V_data_27_V_U                                                  |fifo_w6_d1_A_172                                                      |    16|
|337   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_296                                             |     7|
|338   |  layer7_out_V_data_28_V_U                                                  |fifo_w6_d1_A_173                                                      |    18|
|339   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_295                                             |     7|
|340   |  layer7_out_V_data_29_V_U                                                  |fifo_w6_d1_A_174                                                      |    12|
|341   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_294                                             |     2|
|342   |  layer7_out_V_data_2_V_U                                                   |fifo_w6_d1_A_175                                                      |    16|
|343   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_293                                             |     7|
|344   |  layer7_out_V_data_30_V_U                                                  |fifo_w6_d1_A_176                                                      |    19|
|345   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_292                                             |     7|
|346   |  layer7_out_V_data_31_V_U                                                  |fifo_w6_d1_A_177                                                      |    16|
|347   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_291                                             |     7|
|348   |  layer7_out_V_data_32_V_U                                                  |fifo_w6_d1_A_178                                                      |    10|
|349   |  layer7_out_V_data_33_V_U                                                  |fifo_w6_d1_A_179                                                      |     9|
|350   |  layer7_out_V_data_34_V_U                                                  |fifo_w6_d1_A_180                                                      |     9|
|351   |  layer7_out_V_data_35_V_U                                                  |fifo_w6_d1_A_181                                                      |    10|
|352   |  layer7_out_V_data_36_V_U                                                  |fifo_w6_d1_A_182                                                      |     9|
|353   |  layer7_out_V_data_37_V_U                                                  |fifo_w6_d1_A_183                                                      |     9|
|354   |  layer7_out_V_data_38_V_U                                                  |fifo_w6_d1_A_184                                                      |     9|
|355   |  layer7_out_V_data_39_V_U                                                  |fifo_w6_d1_A_185                                                      |     9|
|356   |  layer7_out_V_data_3_V_U                                                   |fifo_w6_d1_A_186                                                      |    18|
|357   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_290                                             |     9|
|358   |  layer7_out_V_data_40_V_U                                                  |fifo_w6_d1_A_187                                                      |     9|
|359   |  layer7_out_V_data_41_V_U                                                  |fifo_w6_d1_A_188                                                      |     9|
|360   |  layer7_out_V_data_42_V_U                                                  |fifo_w6_d1_A_189                                                      |    11|
|361   |  layer7_out_V_data_43_V_U                                                  |fifo_w6_d1_A_190                                                      |    10|
|362   |  layer7_out_V_data_44_V_U                                                  |fifo_w6_d1_A_191                                                      |     9|
|363   |  layer7_out_V_data_45_V_U                                                  |fifo_w6_d1_A_192                                                      |     9|
|364   |  layer7_out_V_data_46_V_U                                                  |fifo_w6_d1_A_193                                                      |     9|
|365   |  layer7_out_V_data_47_V_U                                                  |fifo_w6_d1_A_194                                                      |    11|
|366   |  layer7_out_V_data_48_V_U                                                  |fifo_w6_d1_A_195                                                      |     9|
|367   |  layer7_out_V_data_49_V_U                                                  |fifo_w6_d1_A_196                                                      |     9|
|368   |  layer7_out_V_data_4_V_U                                                   |fifo_w6_d1_A_197                                                      |    17|
|369   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_289                                             |     7|
|370   |  layer7_out_V_data_50_V_U                                                  |fifo_w6_d1_A_198                                                      |    10|
|371   |  layer7_out_V_data_51_V_U                                                  |fifo_w6_d1_A_199                                                      |     9|
|372   |  layer7_out_V_data_52_V_U                                                  |fifo_w6_d1_A_200                                                      |    11|
|373   |  layer7_out_V_data_53_V_U                                                  |fifo_w6_d1_A_201                                                      |     9|
|374   |  layer7_out_V_data_54_V_U                                                  |fifo_w6_d1_A_202                                                      |    10|
|375   |  layer7_out_V_data_55_V_U                                                  |fifo_w6_d1_A_203                                                      |     9|
|376   |  layer7_out_V_data_56_V_U                                                  |fifo_w6_d1_A_204                                                      |     9|
|377   |  layer7_out_V_data_57_V_U                                                  |fifo_w6_d1_A_205                                                      |    12|
|378   |  layer7_out_V_data_58_V_U                                                  |fifo_w6_d1_A_206                                                      |     9|
|379   |  layer7_out_V_data_59_V_U                                                  |fifo_w6_d1_A_207                                                      |     9|
|380   |  layer7_out_V_data_5_V_U                                                   |fifo_w6_d1_A_208                                                      |    16|
|381   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_288                                             |     7|
|382   |  layer7_out_V_data_60_V_U                                                  |fifo_w6_d1_A_209                                                      |    10|
|383   |  layer7_out_V_data_61_V_U                                                  |fifo_w6_d1_A_210                                                      |    10|
|384   |  layer7_out_V_data_62_V_U                                                  |fifo_w6_d1_A_211                                                      |    10|
|385   |  layer7_out_V_data_63_V_U                                                  |fifo_w6_d1_A_212                                                      |     9|
|386   |  layer7_out_V_data_64_V_U                                                  |fifo_w6_d1_A_213                                                      |    11|
|387   |  layer7_out_V_data_65_V_U                                                  |fifo_w6_d1_A_214                                                      |     9|
|388   |  layer7_out_V_data_66_V_U                                                  |fifo_w6_d1_A_215                                                      |    10|
|389   |  layer7_out_V_data_67_V_U                                                  |fifo_w6_d1_A_216                                                      |    13|
|390   |  layer7_out_V_data_68_V_U                                                  |fifo_w6_d1_A_217                                                      |     9|
|391   |  layer7_out_V_data_69_V_U                                                  |fifo_w6_d1_A_218                                                      |     9|
|392   |  layer7_out_V_data_6_V_U                                                   |fifo_w6_d1_A_219                                                      |    16|
|393   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_287                                             |     7|
|394   |  layer7_out_V_data_70_V_U                                                  |fifo_w6_d1_A_220                                                      |     9|
|395   |  layer7_out_V_data_71_V_U                                                  |fifo_w6_d1_A_221                                                      |    11|
|396   |  layer7_out_V_data_72_V_U                                                  |fifo_w6_d1_A_222                                                      |     9|
|397   |  layer7_out_V_data_73_V_U                                                  |fifo_w6_d1_A_223                                                      |     9|
|398   |  layer7_out_V_data_74_V_U                                                  |fifo_w6_d1_A_224                                                      |     9|
|399   |  layer7_out_V_data_75_V_U                                                  |fifo_w6_d1_A_225                                                      |     9|
|400   |  layer7_out_V_data_76_V_U                                                  |fifo_w6_d1_A_226                                                      |    10|
|401   |  layer7_out_V_data_77_V_U                                                  |fifo_w6_d1_A_227                                                      |     9|
|402   |  layer7_out_V_data_78_V_U                                                  |fifo_w6_d1_A_228                                                      |     9|
|403   |  layer7_out_V_data_79_V_U                                                  |fifo_w6_d1_A_229                                                      |    10|
|404   |  layer7_out_V_data_7_V_U                                                   |fifo_w6_d1_A_230                                                      |    16|
|405   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_286                                             |     7|
|406   |  layer7_out_V_data_80_V_U                                                  |fifo_w6_d1_A_231                                                      |     9|
|407   |  layer7_out_V_data_81_V_U                                                  |fifo_w6_d1_A_232                                                      |     9|
|408   |  layer7_out_V_data_82_V_U                                                  |fifo_w6_d1_A_233                                                      |    10|
|409   |  layer7_out_V_data_83_V_U                                                  |fifo_w6_d1_A_234                                                      |    10|
|410   |  layer7_out_V_data_84_V_U                                                  |fifo_w6_d1_A_235                                                      |     9|
|411   |  layer7_out_V_data_85_V_U                                                  |fifo_w6_d1_A_236                                                      |     9|
|412   |  layer7_out_V_data_86_V_U                                                  |fifo_w6_d1_A_237                                                      |    11|
|413   |  layer7_out_V_data_87_V_U                                                  |fifo_w6_d1_A_238                                                      |     9|
|414   |  layer7_out_V_data_88_V_U                                                  |fifo_w6_d1_A_239                                                      |     9|
|415   |  layer7_out_V_data_89_V_U                                                  |fifo_w6_d1_A_240                                                      |     9|
|416   |  layer7_out_V_data_8_V_U                                                   |fifo_w6_d1_A_241                                                      |    17|
|417   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_285                                             |     8|
|418   |  layer7_out_V_data_90_V_U                                                  |fifo_w6_d1_A_242                                                      |    10|
|419   |  layer7_out_V_data_91_V_U                                                  |fifo_w6_d1_A_243                                                      |     9|
|420   |  layer7_out_V_data_92_V_U                                                  |fifo_w6_d1_A_244                                                      |     9|
|421   |  layer7_out_V_data_93_V_U                                                  |fifo_w6_d1_A_245                                                      |    10|
|422   |  layer7_out_V_data_94_V_U                                                  |fifo_w6_d1_A_246                                                      |     9|
|423   |  layer7_out_V_data_95_V_U                                                  |fifo_w6_d1_A_247                                                      |     9|
|424   |  layer7_out_V_data_96_V_U                                                  |fifo_w6_d1_A_248                                                      |     9|
|425   |  layer7_out_V_data_97_V_U                                                  |fifo_w6_d1_A_249                                                      |     9|
|426   |  layer7_out_V_data_98_V_U                                                  |fifo_w6_d1_A_250                                                      |    10|
|427   |  layer7_out_V_data_99_V_U                                                  |fifo_w6_d1_A_251                                                      |     9|
|428   |  layer7_out_V_data_9_V_U                                                   |fifo_w6_d1_A_252                                                      |    16|
|429   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg                                                 |     7|
|430   |  layer8_out_V_data_0_V_U                                                   |fifo_w16_d1_A                                                         |    18|
|431   |    U_fifo_w16_d1_A_shiftReg                                                |fifo_w16_d1_A_shiftReg                                                |     7|
|432   |  linear_array_array_ap_fixed_1u_linear_config9_U0                          |linear_array_array_ap_fixed_1u_linear_config9_s                       |    39|
|433   |    regslice_both_res_V_data_V_U                                            |regslice_both                                                         |    37|
|434   |      ibuf_inst                                                             |xil_defaultlib_ibuf                                                   |    25|
|435   |      obuf_inst                                                             |xil_defaultlib_obuf                                                   |     9|
|436   |  linear_array_array_ap_fixed_32u_linear_config3_U0                         |linear_array_array_ap_fixed_32u_linear_config3_s                      |    38|
|437   |  normalize_array_array_ap_fixed_128u_config7_U0                            |normalize_array_array_ap_fixed_128u_config7_s                         |   799|
|438   |    myproject_mux_42_16_1_1_U338                                            |myproject_mux_42_16_1_1                                               |     2|
|439   |    myproject_mux_42_16_1_1_U369                                            |myproject_mux_42_16_1_1_284                                           |    22|
|440   |  pooling2d_cl_array_array_ap_fixed_32u_config5_U0                          |pooling2d_cl_array_array_ap_fixed_32u_config5_s                       |  2422|
|441   |    call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338        |shift_line_buffer_array_ap_ufixed_32u_config5_s                       |   644|
|442   |      line_buffer_Array_V_1_0_0_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe          |    20|
|443   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__1  |     6|
|444   |      line_buffer_Array_V_1_0_10_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_253      |    20|
|445   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__11 |     6|
|446   |      line_buffer_Array_V_1_0_11_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_254      |    20|
|447   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__12 |     6|
|448   |      line_buffer_Array_V_1_0_12_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_255      |    20|
|449   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__13 |     6|
|450   |      line_buffer_Array_V_1_0_13_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_256      |    20|
|451   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__14 |     6|
|452   |      line_buffer_Array_V_1_0_14_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_257      |    20|
|453   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__15 |     6|
|454   |      line_buffer_Array_V_1_0_15_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_258      |    20|
|455   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__16 |     6|
|456   |      line_buffer_Array_V_1_0_16_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_259      |    20|
|457   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__17 |     6|
|458   |      line_buffer_Array_V_1_0_17_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_260      |    20|
|459   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__18 |     6|
|460   |      line_buffer_Array_V_1_0_18_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_261      |    20|
|461   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__19 |     6|
|462   |      line_buffer_Array_V_1_0_19_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_262      |    20|
|463   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__20 |     6|
|464   |      line_buffer_Array_V_1_0_1_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_263      |    20|
|465   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__2  |     6|
|466   |      line_buffer_Array_V_1_0_20_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_264      |    20|
|467   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__21 |     6|
|468   |      line_buffer_Array_V_1_0_21_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_265      |    20|
|469   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__22 |     6|
|470   |      line_buffer_Array_V_1_0_22_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_266      |    20|
|471   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__23 |     6|
|472   |      line_buffer_Array_V_1_0_23_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_267      |    20|
|473   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__24 |     6|
|474   |      line_buffer_Array_V_1_0_24_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_268      |    20|
|475   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__25 |     6|
|476   |      line_buffer_Array_V_1_0_25_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_269      |    20|
|477   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__26 |     6|
|478   |      line_buffer_Array_V_1_0_26_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_270      |    20|
|479   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__27 |     6|
|480   |      line_buffer_Array_V_1_0_27_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_271      |    20|
|481   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__28 |     6|
|482   |      line_buffer_Array_V_1_0_28_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_272      |    20|
|483   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__29 |     6|
|484   |      line_buffer_Array_V_1_0_29_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_273      |    20|
|485   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__30 |     6|
|486   |      line_buffer_Array_V_1_0_2_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_274      |    20|
|487   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__3  |     6|
|488   |      line_buffer_Array_V_1_0_30_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_275      |    20|
|489   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__31 |     6|
|490   |      line_buffer_Array_V_1_0_31_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_276      |    24|
|491   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core     |     6|
|492   |      line_buffer_Array_V_1_0_3_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_277      |    20|
|493   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__4  |     6|
|494   |      line_buffer_Array_V_1_0_4_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_278      |    20|
|495   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__5  |     6|
|496   |      line_buffer_Array_V_1_0_5_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_279      |    20|
|497   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__6  |     6|
|498   |      line_buffer_Array_V_1_0_6_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_280      |    20|
|499   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__7  |     6|
|500   |      line_buffer_Array_V_1_0_7_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_281      |    20|
|501   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__8  |     6|
|502   |      line_buffer_Array_V_1_0_8_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_282      |    20|
|503   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__9  |     6|
|504   |      line_buffer_Array_V_1_0_9_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_283      |    20|
|505   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__10 |     6|
|506   |  relu_array_array_ap_ufixed_32u_relu_config4_U0                            |relu_array_array_ap_ufixed_32u_relu_config4_s                         |   393|
|507   |  start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_U            |start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO          |    11|
|508   |  start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_U              |start_for_linear_array_array_ap_fixed_1u_linear_config9_U0            |    10|
|509   |  start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_U             |start_for_linear_array_array_ap_fixed_32u_linear_config3_U0           |    11|
|510   |  start_for_normalize_array_array_ap_fixed_128u_config7_U0_U                |start_for_normalize_array_array_ap_fixed_128u_config7_U0              |    11|
|511   |  start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_U              |start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0            |    11|
|512   |  start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_U                |start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0              |    10|
+------+----------------------------------------------------------------------------+----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21807 ; free virtual = 24441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21808 ; free virtual = 24442
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.680 ; gain = 723.375 ; free physical = 21808 ; free virtual = 24442
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2275.000 ; gain = 0.000 ; free physical = 21879 ; free virtual = 24515
INFO: [Netlist 29-17] Analyzing 1224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2322.848 ; gain = 0.000 ; free physical = 21824 ; free virtual = 24460
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
393 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 2322.848 ; gain = 804.539 ; free physical = 21966 ; free virtual = 24601
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 11:23:32 2023...
