Jorge Albericio , Rubén Gran , Pablo Ibáñez , Víctor Viñals , Jose María Llabería, ABS: A low-cost adaptive controller for prefetching in a banked shared last-level cache, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-20, January 2012[doi>10.1145/2086696.2086698]
David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
Rajeev Balasubramonian , David Albonesi , Alper Buyuktosunoglu , Sandhya Dwarkadas, Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.245-257, December 2000, Monterey, California, USA[doi>10.1145/360128.360153]
Bradford M. Beckmann , Michael R. Marty , David A. Wood, ASR: Adaptive Selective Replication for CMP Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.443-454, December 09-13, 2006[doi>10.1109/MICRO.2006.10]
Shekhar Borkar , Andrew A. Chien, The future of microprocessors, Communications of the ACM, v.54 n.5, May 2011[doi>10.1145/1941487.1941507]
Zeshan Chishti , Michael D. Powell , T. N. Vijaykumar, Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.55, December 03-05, 2003
Seungryul Choi , Donald Yeung, Hill-climbing SMT processor resource distribution, ACM Transactions on Computer Systems (TOCS), v.27 n.1, p.1-47, February 2009[doi>10.1145/1482619.1482620]
F. Glover. 1989. Tabu search, part I. ORSA Journal on Computing 1, 3 (1989), 190--206.
Ron Gabor , Shlomo Weiss , Avi Mendelson, Fairness and Throughput in Switch on Event Multithreading, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.149-160, December 09-13, 2006[doi>10.1109/MICRO.2006.25]
Hongliang Gao and Chris Wilkerson. 2010. Dueling segmented LRU replacement algorithm with adaptive bypassing. In Proceedings of the 1st JILP Workshop on Computer Architecture Competitions: Cache Replacement Championship. 1--4.
Montse García, José González, and Antonio González. 2000. Data caches for multithreaded processors. In Proceedings of the Workshop on Multithreaded Execution, Architecture, and Compilation, 1--8.
Ed Grochowski and Murali Annavaram. 2006. Energy per instruction trends in Intel® microprocessors. Technology&commat; Intel Magazine 4, 3 (2006), 1--8.
Tom R. Halfhill. 2010a. Netlogic broadens XLP family. Microprocessor Report 24, 7 (2010), 1--11.
Tom R. Halfhill. 2010b. The rise of licensable SMP. Microprocessor Report 24, 2 (2010), 11--18.
Greg Hamerly, Erez Perelman, Jeremy Lau, and Brad Calder. 2005. SimPoint 3.0: Faster and more flexible program analysis. In Proceedings of Workshop on Modeling, Benchmarking and Simulation, 1--8.
Nikos Hardavellas , Michael Ferdman , Babak Falsafi , Anastasia Ailamaki, Reactive NUCA: near-optimal block placement and replication in distributed caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555779]
Sébastien Hily and André Seznec. 1997. Contention on 2nd level Cache May Limit the Effectiveness of Simultaneous Multithreading. Technical Report 1086. IRISA.
Zhigang Hu , Stefanos Kaxiras , Margaret Martonosi, Timekeeping in the memory system: predicting and optimizing memory behavior, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Jaehyuk Huh , Changkyu Kim , Hazim Shafi , Lixin Zhang , Doug Burger , Stephen W. Keckler, A NUCA substrate for flexible CMP cache sharing, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088154]
Intel Embedded. 2010. Intel® Xeon® processor C5500/C3500 Series. Datasheet--Volume 1. (February 2010). http://edc.intel.com/Link.aspx&excl;id=3179.
Intel Software 2011. Bull Mountain: Software Implementation Guide. Intel Software.
Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815971]
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325162]
K. Kedzierski, M. Moreto, F. J. Cazorla, and M. Valero. 2010. Adapting cache partitioning algorithms to pseudo-LRU replacement policies. In Proceedings of International Symposium on Parallel Distributed Processing, 1--12.
R. E. Kessler , R. Jooss , A. Lebeck , M. D. Hill, Inexpensive implementations of set-associativity, Proceedings of the 16th annual international symposium on Computer architecture, p.131-139, April 1989, Jerusalem, Israel[doi>10.1145/74925.74941]
Changkyu Kim, Doug Burger, and Stephen W. Keckler. 2002. An adaptive cache structure for future high-performance systems. In Proceedings of the IBM Austin Center for Advanced Studies Workshop, 1--12.
Hantak Kwak , Ben Lee , Ali R. Hurson , Suk-Han Yoon , Woo-Jong Hahn, Effects of Multithreading on Cache Performance, IEEE Transactions on Computers, v.48 n.2, p.176-184, February 1999[doi>10.1109/12.752659]
Yingmin Li , David Brooks , Zhigang Hu , Kevin Skadron , Pradip Bose, Understanding the energy efficiency of simultaneous multithreading, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013251]
Sonia López , Steve Dropsho , David H. Albonesi , Oscar Garnica , Juan Lanchares, Dynamic capacity-speed tradeoffs in SMT processor caches, Proceedings of the 2nd international conference on High performance embedded architectures and compilers, January 28-30, 2007, Ghent, Belgium
LSI Corporation. 2010. PowerPC#8482; Processor (476FP) Embedded Core Product Brief. Available at http://www.lsi.com/DistributionSystem/AssetDocument/PPC476FP-PB-v7.pdf.
MIPS Technologies. 2010. MIPS32®1004K#8482; Coherent Processing System (CPS). (2010).
Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi. 2009. CACTI 6.0: A Tool to Model Large Caches. Technical Report HPL-2009-85. HP Laboratories.
U. G. Nawathe, M. Hassan, K. C. Yen, A. Kumar, A. Ramachandran, and D. Greenhill. 2008. Implementation of an 8-core, 64-thread, power-efficient SPARC server on a chip. IEEE Journal of Solid-State Circuits 43, 1 (2008), 6--20.
Mario Nemirovsky and Wayne Yamamoto. 1998. Quantitative study of data caches on a multistreamed architecture. In Workshop on Multithreaded Execution, Architecture, and Compilation, 1--8.
Emre Özer , Ronald G. Dreslinski , Trevor Mudge , Stuart Biles , Krisztián Flautner, Energy-Efficient Simultaneous Thread Fetch from Different Cache Levels in a Soft Real-Time SMT Processor, Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, July 21-24, 2008, Samos, Greece[doi>10.1007/978-3-540-70550-5_3]
Aashish Phansalkar , Ajay Joshi , Lizy K. John, Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250713]
Parthasarathy Ranganathan , Sarita Adve , Norman P. Jouppi, Reconfigurable caches and their application to media processing, Proceedings of the 27th annual international symposium on Computer architecture, p.214-224, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339685]
Stuart Russell , Peter Norvig, Artificial Intelligence: A Modern Approach, Prentice Hall Press, Upper Saddle River, NJ, 2009
Subhradyuti Sarkar , Dean M. Tullsen, Data layout for cache performance on a multithreaded architecture, Transactions on high-performance embedded architectures and compilers III, Springer-Verlag, Berlin, Heidelberg, 2011
Vivek Seshadri , Onur Mutlu , Michael A. Kozuch , Todd C. Mowry, The evicted-address filter: a unified mechanism to address both cache pollution and thrashing, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370868]
Alex Settle , Dan Connors , Enric Gibert , Antonio González, A dynamically reconfigurable cache for multithreaded processors, Journal of Embedded Computing, v.2 n.2, p.221-233, April 2006
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Darío Suárez Gracia , Giorgos Dimitrakopoulos , Teresa Monreal Arnal , Manolis G. H. Katevenis , Víctor Viñals Yúfera, LP-NUCA: networks-in-cache for high-performance low-power embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.8, p.1510-1523, August 2012[doi>10.1109/TVLSI.2011.2158249]
Karthik T. Sundararajan, Timothy M. Jones, and Nigel Topham. 2011. Smart cache: A self adaptive cache arch. for energy efficiency. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS’11), 1--10.
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224449]
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232993]
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache architecture for embedded systems, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859635]
