

================================================================
== Vivado HLS Report for 'present'
================================================================
* Date:           Sun Oct  4 15:11:56 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        present_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.244|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   65|   65|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_present_rounds_fu_80  |present_rounds  |   62|   62|   62|   62|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     50|
|FIFO             |        -|      -|       -|      -|
|Instance         |       16|      -|     392|    747|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    141|
|Register         |        -|      -|     586|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      0|     978|    938|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+-------+-----+-----+
    |         Instance         |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------+---------+-------+-----+-----+
    |grp_present_rounds_fu_80  |present_rounds  |       16|      0|  392|  747|
    +--------------------------+----------------+---------+-------+-----+-----+
    |Total                     |                |       16|      0|  392|  747|
    +--------------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |stateIn_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stateIn_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stateIn_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stateIn_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stateOut_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stateOut_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stateOut_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stateOut_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stateIn_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stateIn_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stateOut_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stateOut_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state4                   |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  50|          17|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |stateIn_TDATA_blk_n         |   9|          2|    1|          2|
    |stateIn_data_V_0_data_out   |   9|          2|  144|        288|
    |stateIn_data_V_0_state      |  15|          3|    2|          6|
    |stateIn_last_V_0_data_out   |   9|          2|    1|          2|
    |stateIn_last_V_0_state      |  15|          3|    2|          6|
    |stateOut_TDATA_blk_n        |   9|          2|    1|          2|
    |stateOut_data_V_1_data_out  |   9|          2|   64|        128|
    |stateOut_data_V_1_state     |  15|          3|    2|          6|
    |stateOut_last_V_1_data_out  |   9|          2|    1|          2|
    |stateOut_last_V_1_state     |  15|          3|    2|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 141|         29|  221|        453|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    4|   0|    4|          0|
    |grp_present_rounds_fu_80_ap_start_reg  |    1|   0|    1|          0|
    |p_Result_s_reg_126                     |   64|   0|   64|          0|
    |stateIn_data_V_0_payload_A             |  144|   0|  144|          0|
    |stateIn_data_V_0_payload_B             |  144|   0|  144|          0|
    |stateIn_data_V_0_sel_rd                |    1|   0|    1|          0|
    |stateIn_data_V_0_sel_wr                |    1|   0|    1|          0|
    |stateIn_data_V_0_state                 |    2|   0|    2|          0|
    |stateIn_last_V_0_payload_A             |    1|   0|    1|          0|
    |stateIn_last_V_0_payload_B             |    1|   0|    1|          0|
    |stateIn_last_V_0_sel_rd                |    1|   0|    1|          0|
    |stateIn_last_V_0_sel_wr                |    1|   0|    1|          0|
    |stateIn_last_V_0_state                 |    2|   0|    2|          0|
    |stateIn_last_V_tmp_reg_121             |    1|   0|    1|          0|
    |stateOut_data_V_1_payload_A            |   64|   0|   64|          0|
    |stateOut_data_V_1_payload_B            |   64|   0|   64|          0|
    |stateOut_data_V_1_sel_rd               |    1|   0|    1|          0|
    |stateOut_data_V_1_sel_wr               |    1|   0|    1|          0|
    |stateOut_data_V_1_state                |    2|   0|    2|          0|
    |stateOut_last_V_1_payload_A            |    1|   0|    1|          0|
    |stateOut_last_V_1_payload_B            |    1|   0|    1|          0|
    |stateOut_last_V_1_sel_rd               |    1|   0|    1|          0|
    |stateOut_last_V_1_sel_wr               |    1|   0|    1|          0|
    |stateOut_last_V_1_state                |    2|   0|    2|          0|
    |tmp_82_reg_131                         |   80|   0|   80|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  |  586|   0|  586|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |     present     | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs |     present     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |     present     | return value |
|ap_done          | out |    1| ap_ctrl_hs |     present     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |     present     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |     present     | return value |
|stateIn_TDATA    |  in |  144|    axis    |  stateIn_data_V |    pointer   |
|stateIn_TVALID   |  in |    1|    axis    |  stateIn_last_V |    pointer   |
|stateIn_TREADY   | out |    1|    axis    |  stateIn_last_V |    pointer   |
|stateIn_TLAST    |  in |    1|    axis    |  stateIn_last_V |    pointer   |
|stateOut_TDATA   | out |   64|    axis    | stateOut_data_V |    pointer   |
|stateOut_TVALID  | out |    1|    axis    | stateOut_last_V |    pointer   |
|stateOut_TREADY  |  in |    1|    axis    | stateOut_last_V |    pointer   |
|stateOut_TLAST   | out |    1|    axis    | stateOut_last_V |    pointer   |
+-----------------+-----+-----+------------+-----------------+--------------+

