{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541637421705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541637421705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 00:37:01 2018 " "Processing started: Thu Nov 08 00:37:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541637421705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541637421705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541637421705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541637422646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422885 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: nios_system_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: nios_system_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541637422967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541637422968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_id_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422969 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_id_router_002 " "Found entity 2: nios_system_mm_interconnect_0_id_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541637422979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541637422979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_id_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_id_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422980 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_id_router " "Found entity 2: nios_system_mm_interconnect_0_id_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541637422985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541637422985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_addr_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422985 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_addr_router_001 " "Found entity 2: nios_system_mm_interconnect_0_addr_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637422985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637422985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541637422985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541637423000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_addr_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_addr_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423000 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_addr_router " "Found entity 2: nios_system_mm_interconnect_0_addr_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_timer_0 " "Found entity 1: nios_system_timer_0" {  } { { "nios_system/synthesis/submodules/nios_system_timer_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pio_0 " "Found entity 1: nios_system_pio_0" {  } { { "nios_system/synthesis/submodules/nios_system_pio_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0 " "Found entity 1: nios_system_onchip_memory2_0" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios_system_nios2_qsys_0_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios_system_nios2_qsys_0_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios_system_nios2_qsys_0_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios_system_nios2_qsys_0_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios_system_nios2_qsys_0_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios_system_nios2_qsys_0_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios_system_nios2_qsys_0_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_qsys_0_nios2_oci " "Found entity 20: nios_system_nios2_qsys_0_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_qsys_0 " "Found entity 21: nios_system_nios2_qsys_0" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_system_nios2_qsys_0_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_test_bench " "Found entity 1: nios_system_nios2_qsys_0_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423146 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1541637423168 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1541637423168 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1541637423168 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1541637423168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_system " "Elaborating entity \"nios_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541637423381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0 nios_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_system_nios2_qsys_0\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios_system/synthesis/nios_system.v" "nios2_qsys_0" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/nios_system.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_test_bench nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench " "Elaborating entity \"nios_system_nios2_qsys_0_test_bench\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_test_bench" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_register_bank_a_module nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_register_bank_a" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541637423869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423870 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541637423870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mdh1 " "Found entity 1: altsyncram_mdh1" {  } { { "db/altsyncram_mdh1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/db/altsyncram_mdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637423985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637423985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mdh1 nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mdh1:auto_generated " "Elaborating entity \"altsyncram_mdh1\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mdh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637423985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_register_bank_b_module nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_register_bank_b" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424463 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541637424463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndh1 " "Found entity 1: altsyncram_ndh1" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/db/altsyncram_ndh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637424579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637424579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndh1 nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ndh1:auto_generated " "Elaborating entity \"altsyncram_ndh1\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ndh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_debug nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637424949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541637425024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425024 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541637425024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_ocimem nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_ociram_sp_ram_module nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541637425136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425137 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541637425137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9k91 " "Found entity 1: altsyncram_9k91" {  } { { "db/altsyncram_9k91.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/db/altsyncram_9k91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637425249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637425249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9k91 nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9k91:auto_generated " "Elaborating entity \"altsyncram_9k91\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9k91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_avalon_reg nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_break nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_xbrk nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_xbrk:the_nios_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_xbrk:the_nios_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_dbrk nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dbrk:the_nios_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dbrk:the_nios_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_itrace nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_itrace:the_nios_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_itrace:the_nios_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_dtrace nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_td_mode nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace\|nios_system_nios2_qsys_0_nios2_oci_td_mode:nios_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace\|nios_system_nios2_qsys_0_nios2_oci_td_mode:nios_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_fifo nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_oci_test_bench nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_oci_test_bench:the_nios_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_oci_test_bench:the_nios_system_nios2_qsys_0_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_oci_test_bench" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425950 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_system_nios2_qsys_0_oci_test_bench " "Entity \"nios_system_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_oci_test_bench" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1541637425953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_pib nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_pib:the_nios_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_pib:the_nios_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637425980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_im nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_im:the_nios_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_im:the_nios_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_wrapper nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_tck nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_system_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_sysclk nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_system_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541637426152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426152 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541637426152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426152 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_memory2_0 nios_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_system_onchip_memory2_0\" for hierarchy \"nios_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_system/synthesis/nios_system.v" "onchip_memory2_0" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/nios_system.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426236 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541637426236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gd1 " "Found entity 1: altsyncram_3gd1" {  } { { "db/altsyncram_3gd1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/db/altsyncram_3gd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541637426368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541637426368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3gd1 nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3gd1:auto_generated " "Elaborating entity \"altsyncram_3gd1\" for hierarchy \"nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3gd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pio_0 nios_system_pio_0:pio_0 " "Elaborating entity \"nios_system_pio_0\" for hierarchy \"nios_system_pio_0:pio_0\"" {  } { { "nios_system/synthesis/nios_system.v" "pio_0" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/nios_system.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_timer_0 nios_system_timer_0:timer_0 " "Elaborating entity \"nios_system_timer_0\" for hierarchy \"nios_system_timer_0:timer_0\"" {  } { { "nios_system/synthesis/nios_system.v" "timer_0" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/nios_system.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.v" "mm_interconnect_0" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/nios_system.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637426811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_addr_router nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"nios_system_mm_interconnect_0_addr_router\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router:addr_router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "addr_router" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_addr_router_default_decode nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router:addr_router\|nios_system_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router:addr_router\|nios_system_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_addr_router_001 nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_addr_router_001\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "addr_router_001" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_addr_router_001_default_decode nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router_001:addr_router_001\|nios_system_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_addr_router_001:addr_router_001\|nios_system_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_addr_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_id_router nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router:id_router " "Elaborating entity \"nios_system_mm_interconnect_0_id_router\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router:id_router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "id_router" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_id_router_default_decode nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router:id_router\|nios_system_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_id_router_default_decode\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router:id_router\|nios_system_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_id_router_002 nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_id_router_002\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "id_router_002" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_id_router_002_default_decode nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_002:id_router_002\|nios_system_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_id_router_002:id_router_002\|nios_system_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_xbar_demux nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_xbar_demux_001 nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_xbar_mux nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_xbar_mux_002 nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_xbar_demux_002 nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_xbar_mux nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_xbar_mux_001 nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/nios_system.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/nios_system.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637427985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637428001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541637428017 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1541637433882 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3205 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3780 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 611 -1 0 } } { "nios_system/synthesis/submodules/nios_system_timer_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/nios_system_timer_0.v" 166 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1541637434108 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1541637434108 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541637435577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1541637437208 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1541637437324 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1541637437324 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541637437408 "|nios_system|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1541637437408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541637437619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/output_files/Lab1.map.smsg " "Generated suppressed messages file C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA/output_files/Lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1541637438209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541637439239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541637439239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1832 " "Implemented 1832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541637439841 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541637439841 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1689 " "Implemented 1689 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541637439841 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1541637439841 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541637439841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541637439941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 00:37:19 2018 " "Processing ended: Thu Nov 08 00:37:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541637439941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541637439941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541637439941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541637439941 ""}
