<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="Timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Fri Dec  6 03:28:00 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt squat_hero_test_1.twr squat_hero_test_1.udb -gui -msgset C:/Users/KetHollingsworth/Desktop/Repositories/Microps/Squat-Hero/FPGA/squat_hero/promote.xml

-----------------------------------------
Design:          vga
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI>        <A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at Speed Grade m Corner at -40 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  Timing Overview</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>1.2  Constraint Coverage</big></U></B>

Constraint Coverage: 1.04996%

<A name="Timing_rpt_OverallSummary"></A><B><U><big>1.3  Overall Summary</big></U></B>

 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>1.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>1.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{vgaCont/hcnt_140__i0/SR   vgaCont/hcnt_140__i1/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_140__i2/SR   vgaCont/hcnt_140__i3/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_140__i4/SR   vgaCont/hcnt_140__i5/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_140__i6/SR   vgaCont/hcnt_140__i7/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_140__i8/SR   vgaCont/hcnt_140__i9/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_139__i1/SR   vgaCont/vcnt_139__i0/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_139__i2/SR   vgaCont/vcnt_139__i3/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_139__i4/SR   vgaCont/vcnt_139__i5/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_139__i6/SR   vgaCont/vcnt_139__i7/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_139__i8/SR   vgaCont/vcnt_139__i9/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        10
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>1.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
frame_switch[2]                         |                     input
frame_switch[1]                         |                     input
frame_switch[0]                         |                     input
g[0]                                    |                    output
g[1]                                    |                    output
g[2]                                    |                    output
b[3]                                    |                    output
g[3]                                    |                    output
r[0]                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        20
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.5  Combinational Loop</big></U></B>

None


<A name="Timing_rpt_SetupSlowCornerMaxDegree"></A><B><U><big>2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMaxDegree"></A><B><U><big>2.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1.1 Clock "vgaclk_c"</big></U></B>

create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |          16.826 ns |         59.432 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int_osc                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.1.2 Clock "int_osc"</big></U></B>

create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock int_osc              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree"></A><B><U><big>2.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vgaCont/vcnt_139__i8/SP   vgaCont/vcnt_139__i9/SP}              
                                         |   22.975 ns 
{vgaCont/vcnt_139__i6/SP   vgaCont/vcnt_139__i7/SP}              
                                         |   22.975 ns 
{vgaCont/vcnt_139__i1/SP   vgaCont/vcnt_139__i0/SP}              
                                         |   24.058 ns 
vgaCont/hcnt_140__i2/D                   |   24.336 ns 
vgaCont/hcnt_140__i3/D                   |   24.389 ns 
vgaCont/hcnt_140__i5/D                   |   24.416 ns 
vgaCont/hcnt_140__i1/D                   |   24.416 ns 
vgaCont/hcnt_140__i4/D                   |   24.469 ns 
vgaCont/hcnt_140__i0/D                   |   24.469 ns 
vgaCont/hcnt_140__i6/D                   |   24.495 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMaxDegree"></A><B><U><big>2.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_140__i4/Q  (SLICE_R22C20D)
Path End         : {vgaCont/vcnt_139__i8/SP   vgaCont/vcnt_139__i9/SP}  (SLICE_R19C22D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : -0.489 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 22.974 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":4.957,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":4.957,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.107,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":10.421,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.421,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                  4.957  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  4.957  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.107  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 10.421  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN           0.000                 10.421  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/Q",
        "phy_name":"vgaCont.SLICE_1429/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vgaCont/vcnt_139__i8/SP   vgaCont/vcnt_139__i9/SP}",
        "phy_name":"vgaCont.SLICE_1443/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i4/CK",
            "phy_name":"vgaCont.SLICE_1429/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i4/Q",
            "phy_name":"vgaCont.SLICE_1429/Q0"
        },
        "arrive":11.809,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"x[4]"
        },
        "arrive":17.876,
        "delay":6.067
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_4_lut/B",
            "phy_name":"vgaCont.SLICE_1728/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1728/F1"
        },
        "arrive":18.325,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n27605",
            "phy_name":"vgaCont.n27605"
        },
        "arrive":20.493,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i28208_4_lut/B",
            "phy_name":"vgaCont.SLICE_1730/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i28208_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1730/F1"
        },
        "arrive":20.942,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":26.560,
        "delay":5.618
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":26.560,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_140__i4/CK->vgaCont/hcnt_140__i4/Q
                                          SLICE_R22C20D      CLK_TO_Q0_DELAY     1.388                 11.809  22      
vgaCont/x[4]                                                 NET DELAY           6.067                 17.876  22      
vgaCont/i1_4_lut/B->vgaCont/i1_4_lut/Z    SLICE_R19C15A      A1_TO_F1_DELAY      0.449                 18.325  2       
vgaCont/n27605                                               NET DELAY           2.168                 20.493  2       
vgaCont/i28208_4_lut/B->vgaCont/i28208_4_lut/Z
                                          SLICE_R19C15B      D1_TO_F1_DELAY      0.449                 20.942  15      
vgaCont/n19                                                  NET DELAY           5.618                 26.560  15      
{vgaCont/vcnt_139__i8/SP   vgaCont/vcnt_139__i9/SP}
                                                             ENDPOINT            0.000                 26.560  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_139__i8/CK",
        "phy_name":"vgaCont.SLICE_1443/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":44.757,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.757,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.907,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":49.732,
        "delay":4.825
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":49.732,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                 44.757  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 44.757  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 44.907  11      
vgaCont/vgaclk_c                                             NET DELAY           4.825                 49.732  11      
{vgaCont/vcnt_139__i8/CK   vgaCont/vcnt_139__i9/CK}
                                                             CLOCK PIN           0.000                 49.732  1       
                                                             Uncertainty      -(0.000)                 49.732  
                                                             Setup time       -(0.198)                 49.534  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.534  
Arrival Time                                                                                        -(26.559)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   22.974  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i4/Q  (SLICE_R22C20D)
Path End         : {vgaCont/vcnt_139__i6/SP   vgaCont/vcnt_139__i7/SP}  (SLICE_R19C22C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : -0.489 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 22.974 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":4.957,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":4.957,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.107,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":10.421,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.421,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                  4.957  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  4.957  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.107  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 10.421  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN           0.000                 10.421  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/Q",
        "phy_name":"vgaCont.SLICE_1429/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vgaCont/vcnt_139__i6/SP   vgaCont/vcnt_139__i7/SP}",
        "phy_name":"vgaCont.SLICE_1441/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i4/CK",
            "phy_name":"vgaCont.SLICE_1429/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i4/Q",
            "phy_name":"vgaCont.SLICE_1429/Q0"
        },
        "arrive":11.809,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"x[4]"
        },
        "arrive":17.876,
        "delay":6.067
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_4_lut/B",
            "phy_name":"vgaCont.SLICE_1728/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1728/F1"
        },
        "arrive":18.325,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n27605",
            "phy_name":"vgaCont.n27605"
        },
        "arrive":20.493,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i28208_4_lut/B",
            "phy_name":"vgaCont.SLICE_1730/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i28208_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1730/F1"
        },
        "arrive":20.942,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":26.560,
        "delay":5.618
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":26.560,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_140__i4/CK->vgaCont/hcnt_140__i4/Q
                                          SLICE_R22C20D      CLK_TO_Q0_DELAY     1.388                 11.809  22      
vgaCont/x[4]                                                 NET DELAY           6.067                 17.876  22      
vgaCont/i1_4_lut/B->vgaCont/i1_4_lut/Z    SLICE_R19C15A      A1_TO_F1_DELAY      0.449                 18.325  2       
vgaCont/n27605                                               NET DELAY           2.168                 20.493  2       
vgaCont/i28208_4_lut/B->vgaCont/i28208_4_lut/Z
                                          SLICE_R19C15B      D1_TO_F1_DELAY      0.449                 20.942  15      
vgaCont/n19                                                  NET DELAY           5.618                 26.560  15      
{vgaCont/vcnt_139__i6/SP   vgaCont/vcnt_139__i7/SP}
                                                             ENDPOINT            0.000                 26.560  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_139__i6/CK",
        "phy_name":"vgaCont.SLICE_1441/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":44.757,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.757,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.907,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":49.732,
        "delay":4.825
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":49.732,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                 44.757  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 44.757  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 44.907  11      
vgaCont/vgaclk_c                                             NET DELAY           4.825                 49.732  11      
{vgaCont/vcnt_139__i6/CK   vgaCont/vcnt_139__i7/CK}
                                                             CLOCK PIN           0.000                 49.732  1       
                                                             Uncertainty      -(0.000)                 49.732  
                                                             Setup time       -(0.198)                 49.534  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.534  
Arrival Time                                                                                        -(26.559)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   22.974  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i4/Q  (SLICE_R22C20D)
Path End         : {vgaCont/vcnt_139__i1/SP   vgaCont/vcnt_139__i0/SP}  (SLICE_R18C22D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : 0.594 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 24.057 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":4.957,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":4.957,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.107,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":10.421,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.421,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                  4.957  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  4.957  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.107  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 10.421  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN           0.000                 10.421  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/Q",
        "phy_name":"vgaCont.SLICE_1429/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vgaCont/vcnt_139__i1/SP   vgaCont/vcnt_139__i0/SP}",
        "phy_name":"vgaCont.SLICE_1435/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i4/CK",
            "phy_name":"vgaCont.SLICE_1429/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i4/Q",
            "phy_name":"vgaCont.SLICE_1429/Q0"
        },
        "arrive":11.809,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"x[4]"
        },
        "arrive":17.876,
        "delay":6.067
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_4_lut/B",
            "phy_name":"vgaCont.SLICE_1728/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1728/F1"
        },
        "arrive":18.325,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n27605",
            "phy_name":"vgaCont.n27605"
        },
        "arrive":20.493,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i28208_4_lut/B",
            "phy_name":"vgaCont.SLICE_1730/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i28208_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1730/F1"
        },
        "arrive":20.942,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":26.560,
        "delay":5.618
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":26.560,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_140__i4/CK->vgaCont/hcnt_140__i4/Q
                                          SLICE_R22C20D      CLK_TO_Q0_DELAY     1.388                 11.809  22      
vgaCont/x[4]                                                 NET DELAY           6.067                 17.876  22      
vgaCont/i1_4_lut/B->vgaCont/i1_4_lut/Z    SLICE_R19C15A      A1_TO_F1_DELAY      0.449                 18.325  2       
vgaCont/n27605                                               NET DELAY           2.168                 20.493  2       
vgaCont/i28208_4_lut/B->vgaCont/i28208_4_lut/Z
                                          SLICE_R19C15B      D1_TO_F1_DELAY      0.449                 20.942  15      
vgaCont/n19                                                  NET DELAY           5.618                 26.560  15      
{vgaCont/vcnt_139__i1/SP   vgaCont/vcnt_139__i0/SP}
                                                             ENDPOINT            0.000                 26.560  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_139__i1/CK",
        "phy_name":"vgaCont.SLICE_1435/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":44.757,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.757,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.907,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":50.815,
        "delay":5.908
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":50.815,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                 44.757  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 44.757  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 44.907  11      
vgaCont/vgaclk_c                                             NET DELAY           5.908                 50.815  11      
{vgaCont/vcnt_139__i1/CK   vgaCont/vcnt_139__i0/CK}
                                                             CLOCK PIN           0.000                 50.815  1       
                                                             Uncertainty      -(0.000)                 50.815  
                                                             Setup time       -(0.198)                 50.617  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.617  
Arrival Time                                                                                        -(26.559)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   24.057  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i4/Q  (SLICE_R22C20D)
Path End         : vgaCont/hcnt_140__i2/D  (SLICE_R22C22C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 82.5% (route), 17.5% (logic)
Clock Skew       : 0.515 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 24.335 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":4.957,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":4.957,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.107,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":10.421,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.421,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                  4.957  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  4.957  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.107  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 10.421  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN           0.000                 10.421  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/Q",
        "phy_name":"vgaCont.SLICE_1429/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i2/D",
        "phy_name":"vgaCont.SLICE_1427/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i4/CK",
            "phy_name":"vgaCont.SLICE_1429/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i4/Q",
            "phy_name":"vgaCont.SLICE_1429/Q0"
        },
        "arrive":11.809,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"x[4]"
        },
        "arrive":17.876,
        "delay":6.067
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_4_lut/B",
            "phy_name":"vgaCont.SLICE_1728/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1728/F1"
        },
        "arrive":18.325,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n27605",
            "phy_name":"vgaCont.n27605"
        },
        "arrive":20.493,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i28208_4_lut/B",
            "phy_name":"vgaCont.SLICE_1730/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i28208_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1730/F1"
        },
        "arrive":20.942,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":25.727,
        "delay":4.785
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_14/A",
            "phy_name":"vgaCont.SLICE_1427/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_14/Z",
            "phy_name":"vgaCont.SLICE_1427/F0"
        },
        "arrive":26.203,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[2]",
            "phy_name":"vgaCont.x_9__N_1[2]"
        },
        "arrive":26.203,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":26.203,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_140__i4/CK->vgaCont/hcnt_140__i4/Q
                                          SLICE_R22C20D      CLK_TO_Q0_DELAY     1.388                 11.809  22      
vgaCont/x[4]                                                 NET DELAY           6.067                 17.876  22      
vgaCont/i1_4_lut/B->vgaCont/i1_4_lut/Z    SLICE_R19C15A      A1_TO_F1_DELAY      0.449                 18.325  2       
vgaCont/n27605                                               NET DELAY           2.168                 20.493  2       
vgaCont/i28208_4_lut/B->vgaCont/i28208_4_lut/Z
                                          SLICE_R19C15B      D1_TO_F1_DELAY      0.449                 20.942  15      
vgaCont/n19                                                  NET DELAY           4.785                 25.727  15      
vgaCont/i1_2_lut_adj_14/A->vgaCont/i1_2_lut_adj_14/Z
                                          SLICE_R22C22C      B0_TO_F0_DELAY      0.476                 26.203  1       
vgaCont/x_9__N_1[2]                                          NET DELAY           0.000                 26.203  1       
vgaCont/hcnt_140__i2/D                                       ENDPOINT            0.000                 26.203  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i2/CK",
        "phy_name":"vgaCont.SLICE_1427/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":44.757,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.757,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.907,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":50.736,
        "delay":5.829
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":50.736,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                 44.757  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 44.757  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 44.907  11      
vgaCont/vgaclk_c                                             NET DELAY           5.829                 50.736  11      
{vgaCont/hcnt_140__i2/CK   vgaCont/hcnt_140__i3/CK}
                                                             CLOCK PIN           0.000                 50.736  1       
                                                             Uncertainty      -(0.000)                 50.736  
                                                             Setup time       -(0.198)                 50.538  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.538  
Arrival Time                                                                                        -(26.202)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   24.335  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i4/Q  (SLICE_R22C20D)
Path End         : vgaCont/hcnt_140__i3/D  (SLICE_R22C22C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 82.4% (route), 17.6% (logic)
Clock Skew       : 0.515 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 24.388 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":4.957,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":4.957,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.107,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":10.421,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.421,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                  4.957  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  4.957  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.107  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 10.421  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN           0.000                 10.421  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/Q",
        "phy_name":"vgaCont.SLICE_1429/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i3/D",
        "phy_name":"vgaCont.SLICE_1427/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i4/CK",
            "phy_name":"vgaCont.SLICE_1429/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i4/Q",
            "phy_name":"vgaCont.SLICE_1429/Q0"
        },
        "arrive":11.809,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"x[4]"
        },
        "arrive":17.876,
        "delay":6.067
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_4_lut/B",
            "phy_name":"vgaCont.SLICE_1728/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1728/F1"
        },
        "arrive":18.325,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n27605",
            "phy_name":"vgaCont.n27605"
        },
        "arrive":20.493,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i28208_4_lut/B",
            "phy_name":"vgaCont.SLICE_1730/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i28208_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1730/F1"
        },
        "arrive":20.942,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":25.674,
        "delay":4.732
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_13/A",
            "phy_name":"vgaCont.SLICE_1427/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_13/Z",
            "phy_name":"vgaCont.SLICE_1427/F1"
        },
        "arrive":26.150,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[3]",
            "phy_name":"vgaCont.x_9__N_1[3]"
        },
        "arrive":26.150,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":26.150,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_140__i4/CK->vgaCont/hcnt_140__i4/Q
                                          SLICE_R22C20D      CLK_TO_Q0_DELAY     1.388                 11.809  22      
vgaCont/x[4]                                                 NET DELAY           6.067                 17.876  22      
vgaCont/i1_4_lut/B->vgaCont/i1_4_lut/Z    SLICE_R19C15A      A1_TO_F1_DELAY      0.449                 18.325  2       
vgaCont/n27605                                               NET DELAY           2.168                 20.493  2       
vgaCont/i28208_4_lut/B->vgaCont/i28208_4_lut/Z
                                          SLICE_R19C15B      D1_TO_F1_DELAY      0.449                 20.942  15      
vgaCont/n19                                                  NET DELAY           4.732                 25.674  15      
vgaCont/i1_2_lut_adj_13/A->vgaCont/i1_2_lut_adj_13/Z
                                          SLICE_R22C22C      C1_TO_F1_DELAY      0.476                 26.150  1       
vgaCont/x_9__N_1[3]                                          NET DELAY           0.000                 26.150  1       
vgaCont/hcnt_140__i3/D                                       ENDPOINT            0.000                 26.150  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i2/CK",
        "phy_name":"vgaCont.SLICE_1427/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":44.757,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.757,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.907,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":50.736,
        "delay":5.829
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":50.736,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                 44.757  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 44.757  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 44.907  11      
vgaCont/vgaclk_c                                             NET DELAY           5.829                 50.736  11      
{vgaCont/hcnt_140__i2/CK   vgaCont/hcnt_140__i3/CK}
                                                             CLOCK PIN           0.000                 50.736  1       
                                                             Uncertainty      -(0.000)                 50.736  
                                                             Setup time       -(0.198)                 50.538  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.538  
Arrival Time                                                                                        -(26.149)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   24.388  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i4/Q  (SLICE_R22C20D)
Path End         : vgaCont/hcnt_140__i5/D  (SLICE_R22C20D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 81.8% (route), 18.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 24.415 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":4.957,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":4.957,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.107,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":10.421,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.421,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                  4.957  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  4.957  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.107  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 10.421  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN           0.000                 10.421  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/Q",
        "phy_name":"vgaCont.SLICE_1429/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i5/D",
        "phy_name":"vgaCont.SLICE_1429/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i4/CK",
            "phy_name":"vgaCont.SLICE_1429/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i4/Q",
            "phy_name":"vgaCont.SLICE_1429/Q0"
        },
        "arrive":11.809,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"x[4]"
        },
        "arrive":17.876,
        "delay":6.067
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_4_lut/B",
            "phy_name":"vgaCont.SLICE_1728/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1728/F1"
        },
        "arrive":18.325,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n27605",
            "phy_name":"vgaCont.n27605"
        },
        "arrive":20.493,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i28208_4_lut/B",
            "phy_name":"vgaCont.SLICE_1730/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i28208_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1730/F1"
        },
        "arrive":20.942,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":25.132,
        "delay":4.190
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_11/A",
            "phy_name":"vgaCont.SLICE_1429/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_11/Z",
            "phy_name":"vgaCont.SLICE_1429/F1"
        },
        "arrive":25.608,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[5]",
            "phy_name":"vgaCont.x_9__N_1[5]"
        },
        "arrive":25.608,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":25.608,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_140__i4/CK->vgaCont/hcnt_140__i4/Q
                                          SLICE_R22C20D      CLK_TO_Q0_DELAY     1.388                 11.809  22      
vgaCont/x[4]                                                 NET DELAY           6.067                 17.876  22      
vgaCont/i1_4_lut/B->vgaCont/i1_4_lut/Z    SLICE_R19C15A      A1_TO_F1_DELAY      0.449                 18.325  2       
vgaCont/n27605                                               NET DELAY           2.168                 20.493  2       
vgaCont/i28208_4_lut/B->vgaCont/i28208_4_lut/Z
                                          SLICE_R19C15B      D1_TO_F1_DELAY      0.449                 20.942  15      
vgaCont/n19                                                  NET DELAY           4.190                 25.132  15      
vgaCont/i1_2_lut_adj_11/A->vgaCont/i1_2_lut_adj_11/Z
                                          SLICE_R22C20D      B1_TO_F1_DELAY      0.476                 25.608  1       
vgaCont/x_9__N_1[5]                                          NET DELAY           0.000                 25.608  1       
vgaCont/hcnt_140__i5/D                                       ENDPOINT            0.000                 25.608  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":44.757,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.757,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.907,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":50.221,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":50.221,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                 44.757  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 44.757  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 44.907  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 50.221  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN           0.000                 50.221  1       
                                                             Uncertainty      -(0.000)                 50.221  
                                                             Setup time       -(0.198)                 50.023  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.023  
Arrival Time                                                                                        -(25.607)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   24.415  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i4/Q  (SLICE_R22C20D)
Path End         : vgaCont/hcnt_140__i1/D  (SLICE_R22C20C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 81.8% (route), 18.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 24.415 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":4.957,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":4.957,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.107,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":10.421,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.421,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                  4.957  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  4.957  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.107  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 10.421  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN           0.000                 10.421  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/Q",
        "phy_name":"vgaCont.SLICE_1429/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i1/D",
        "phy_name":"vgaCont.SLICE_1426/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i4/CK",
            "phy_name":"vgaCont.SLICE_1429/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i4/Q",
            "phy_name":"vgaCont.SLICE_1429/Q0"
        },
        "arrive":11.809,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"x[4]"
        },
        "arrive":17.876,
        "delay":6.067
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_4_lut/B",
            "phy_name":"vgaCont.SLICE_1728/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1728/F1"
        },
        "arrive":18.325,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n27605",
            "phy_name":"vgaCont.n27605"
        },
        "arrive":20.493,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i28208_4_lut/B",
            "phy_name":"vgaCont.SLICE_1730/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i28208_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1730/F1"
        },
        "arrive":20.942,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":25.132,
        "delay":4.190
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_17/A",
            "phy_name":"vgaCont.SLICE_1426/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_17/Z",
            "phy_name":"vgaCont.SLICE_1426/F1"
        },
        "arrive":25.608,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n24",
            "phy_name":"vgaCont.n24"
        },
        "arrive":25.608,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":25.608,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_140__i4/CK->vgaCont/hcnt_140__i4/Q
                                          SLICE_R22C20D      CLK_TO_Q0_DELAY     1.388                 11.809  22      
vgaCont/x[4]                                                 NET DELAY           6.067                 17.876  22      
vgaCont/i1_4_lut/B->vgaCont/i1_4_lut/Z    SLICE_R19C15A      A1_TO_F1_DELAY      0.449                 18.325  2       
vgaCont/n27605                                               NET DELAY           2.168                 20.493  2       
vgaCont/i28208_4_lut/B->vgaCont/i28208_4_lut/Z
                                          SLICE_R19C15B      D1_TO_F1_DELAY      0.449                 20.942  15      
vgaCont/n19                                                  NET DELAY           4.190                 25.132  15      
vgaCont/i1_2_lut_adj_17/A->vgaCont/i1_2_lut_adj_17/Z
                                          SLICE_R22C20C      B1_TO_F1_DELAY      0.476                 25.608  1       
vgaCont/n24                                                  NET DELAY           0.000                 25.608  1       
vgaCont/hcnt_140__i1/D                                       ENDPOINT            0.000                 25.608  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i0/CK",
        "phy_name":"vgaCont.SLICE_1426/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":44.757,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.757,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.907,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":50.221,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":50.221,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                 44.757  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 44.757  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 44.907  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 50.221  11      
{vgaCont/hcnt_140__i0/CK   vgaCont/hcnt_140__i1/CK}
                                                             CLOCK PIN           0.000                 50.221  1       
                                                             Uncertainty      -(0.000)                 50.221  
                                                             Setup time       -(0.198)                 50.023  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.023  
Arrival Time                                                                                        -(25.607)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   24.415  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i4/Q  (SLICE_R22C20D)
Path End         : vgaCont/hcnt_140__i4/D  (SLICE_R22C20D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 24.468 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":4.957,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":4.957,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.107,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":10.421,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.421,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                  4.957  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  4.957  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.107  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 10.421  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN           0.000                 10.421  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/Q",
        "phy_name":"vgaCont.SLICE_1429/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/D",
        "phy_name":"vgaCont.SLICE_1429/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i4/CK",
            "phy_name":"vgaCont.SLICE_1429/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i4/Q",
            "phy_name":"vgaCont.SLICE_1429/Q0"
        },
        "arrive":11.809,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"x[4]"
        },
        "arrive":17.876,
        "delay":6.067
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_4_lut/B",
            "phy_name":"vgaCont.SLICE_1728/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1728/F1"
        },
        "arrive":18.325,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n27605",
            "phy_name":"vgaCont.n27605"
        },
        "arrive":20.493,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i28208_4_lut/B",
            "phy_name":"vgaCont.SLICE_1730/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i28208_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1730/F1"
        },
        "arrive":20.942,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":25.079,
        "delay":4.137
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_12/A",
            "phy_name":"vgaCont.SLICE_1429/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_12/Z",
            "phy_name":"vgaCont.SLICE_1429/F0"
        },
        "arrive":25.555,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[4]",
            "phy_name":"vgaCont.x_9__N_1[4]"
        },
        "arrive":25.555,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":25.555,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_140__i4/CK->vgaCont/hcnt_140__i4/Q
                                          SLICE_R22C20D      CLK_TO_Q0_DELAY     1.388                 11.809  22      
vgaCont/x[4]                                                 NET DELAY           6.067                 17.876  22      
vgaCont/i1_4_lut/B->vgaCont/i1_4_lut/Z    SLICE_R19C15A      A1_TO_F1_DELAY      0.449                 18.325  2       
vgaCont/n27605                                               NET DELAY           2.168                 20.493  2       
vgaCont/i28208_4_lut/B->vgaCont/i28208_4_lut/Z
                                          SLICE_R19C15B      D1_TO_F1_DELAY      0.449                 20.942  15      
vgaCont/n19                                                  NET DELAY           4.137                 25.079  15      
vgaCont/i1_2_lut_adj_12/A->vgaCont/i1_2_lut_adj_12/Z
                                          SLICE_R22C20D      C0_TO_F0_DELAY      0.476                 25.555  1       
vgaCont/x_9__N_1[4]                                          NET DELAY           0.000                 25.555  1       
vgaCont/hcnt_140__i4/D                                       ENDPOINT            0.000                 25.555  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":44.757,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.757,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.907,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":50.221,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":50.221,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                 44.757  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 44.757  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 44.907  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 50.221  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN           0.000                 50.221  1       
                                                             Uncertainty      -(0.000)                 50.221  
                                                             Setup time       -(0.198)                 50.023  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.023  
Arrival Time                                                                                        -(25.554)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   24.468  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i4/Q  (SLICE_R22C20D)
Path End         : vgaCont/hcnt_140__i0/D  (SLICE_R22C20C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 24.468 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":4.957,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":4.957,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.107,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":10.421,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.421,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                  4.957  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  4.957  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.107  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 10.421  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN           0.000                 10.421  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/Q",
        "phy_name":"vgaCont.SLICE_1429/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i0/D",
        "phy_name":"vgaCont.SLICE_1426/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i4/CK",
            "phy_name":"vgaCont.SLICE_1429/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i4/Q",
            "phy_name":"vgaCont.SLICE_1429/Q0"
        },
        "arrive":11.809,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"x[4]"
        },
        "arrive":17.876,
        "delay":6.067
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_4_lut/B",
            "phy_name":"vgaCont.SLICE_1728/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1728/F1"
        },
        "arrive":18.325,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n27605",
            "phy_name":"vgaCont.n27605"
        },
        "arrive":20.493,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i28208_4_lut/B",
            "phy_name":"vgaCont.SLICE_1730/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i28208_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1730/F1"
        },
        "arrive":20.942,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":25.079,
        "delay":4.137
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_15/A",
            "phy_name":"vgaCont.SLICE_1426/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_15/Z",
            "phy_name":"vgaCont.SLICE_1426/F0"
        },
        "arrive":25.555,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[0]",
            "phy_name":"vgaCont.x_9__N_1[0]"
        },
        "arrive":25.555,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":25.555,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_140__i4/CK->vgaCont/hcnt_140__i4/Q
                                          SLICE_R22C20D      CLK_TO_Q0_DELAY     1.388                 11.809  22      
vgaCont/x[4]                                                 NET DELAY           6.067                 17.876  22      
vgaCont/i1_4_lut/B->vgaCont/i1_4_lut/Z    SLICE_R19C15A      A1_TO_F1_DELAY      0.449                 18.325  2       
vgaCont/n27605                                               NET DELAY           2.168                 20.493  2       
vgaCont/i28208_4_lut/B->vgaCont/i28208_4_lut/Z
                                          SLICE_R19C15B      D1_TO_F1_DELAY      0.449                 20.942  15      
vgaCont/n19                                                  NET DELAY           4.137                 25.079  15      
vgaCont/i1_2_lut_adj_15/A->vgaCont/i1_2_lut_adj_15/Z
                                          SLICE_R22C20C      C0_TO_F0_DELAY      0.476                 25.555  1       
vgaCont/x_9__N_1[0]                                          NET DELAY           0.000                 25.555  1       
vgaCont/hcnt_140__i0/D                                       ENDPOINT            0.000                 25.555  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i0/CK",
        "phy_name":"vgaCont.SLICE_1426/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":44.757,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.757,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.907,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":50.221,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":50.221,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                 44.757  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 44.757  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 44.907  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 50.221  11      
{vgaCont/hcnt_140__i0/CK   vgaCont/hcnt_140__i1/CK}
                                                             CLOCK PIN           0.000                 50.221  1       
                                                             Uncertainty      -(0.000)                 50.221  
                                                             Setup time       -(0.198)                 50.023  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.023  
Arrival Time                                                                                        -(25.554)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   24.468  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i4/Q  (SLICE_R22C20D)
Path End         : vgaCont/hcnt_140__i6/D  (SLICE_R21C22C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 81.8% (route), 18.2% (logic)
Clock Skew       : 0.079 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 24.494 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":4.957,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":4.957,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.107,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":10.421,
        "delay":5.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.421,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                  4.957  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  4.957  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.107  11      
vgaCont/vgaclk_c                                             NET DELAY           5.314                 10.421  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN           0.000                 10.421  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/Q",
        "phy_name":"vgaCont.SLICE_1429/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i6/D",
        "phy_name":"vgaCont.SLICE_1431/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i4/CK",
            "phy_name":"vgaCont.SLICE_1429/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i4/Q",
            "phy_name":"vgaCont.SLICE_1429/Q0"
        },
        "arrive":11.809,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"x[4]"
        },
        "arrive":17.876,
        "delay":6.067
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_4_lut/B",
            "phy_name":"vgaCont.SLICE_1728/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1728/F1"
        },
        "arrive":18.325,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n27605",
            "phy_name":"vgaCont.n27605"
        },
        "arrive":20.493,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i28208_4_lut/B",
            "phy_name":"vgaCont.SLICE_1730/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i28208_4_lut/Z",
            "phy_name":"vgaCont.SLICE_1730/F1"
        },
        "arrive":20.942,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":25.132,
        "delay":4.190
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_10/A",
            "phy_name":"vgaCont.SLICE_1431/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_10/Z",
            "phy_name":"vgaCont.SLICE_1431/F0"
        },
        "arrive":25.608,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[6]",
            "phy_name":"vgaCont.x_9__N_1[6]"
        },
        "arrive":25.608,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":25.608,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_140__i4/CK->vgaCont/hcnt_140__i4/Q
                                          SLICE_R22C20D      CLK_TO_Q0_DELAY     1.388                 11.809  22      
vgaCont/x[4]                                                 NET DELAY           6.067                 17.876  22      
vgaCont/i1_4_lut/B->vgaCont/i1_4_lut/Z    SLICE_R19C15A      A1_TO_F1_DELAY      0.449                 18.325  2       
vgaCont/n27605                                               NET DELAY           2.168                 20.493  2       
vgaCont/i28208_4_lut/B->vgaCont/i28208_4_lut/Z
                                          SLICE_R19C15B      D1_TO_F1_DELAY      0.449                 20.942  15      
vgaCont/n19                                                  NET DELAY           4.190                 25.132  15      
vgaCont/i1_2_lut_adj_10/A->vgaCont/i1_2_lut_adj_10/Z
                                          SLICE_R21C22C      B0_TO_F0_DELAY      0.476                 25.608  1       
vgaCont/x_9__N_1[6]                                          NET DELAY           0.000                 25.608  1       
vgaCont/hcnt_140__i6/D                                       ENDPOINT            0.000                 25.608  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i6/CK",
        "phy_name":"vgaCont.SLICE_1431/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":44.757,
        "delay":4.957
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.757,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":44.907,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":50.300,
        "delay":5.393
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":50.300,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           4.957                 44.757  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 44.757  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 44.907  11      
vgaCont/vgaclk_c                                             NET DELAY           5.393                 50.300  11      
{vgaCont/hcnt_140__i6/CK   vgaCont/hcnt_140__i7/CK}
                                                             CLOCK PIN           0.000                 50.300  1       
                                                             Uncertainty      -(0.000)                 50.300  
                                                             Setup time       -(0.198)                 50.102  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.102  
Arrival Time                                                                                        -(25.607)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   24.494  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_HoldFastCornerMinDegreeNoAV"></A><B><U><big>3  Hold at Speed Grade m Corner at -40 Degrees</big></U></B>
<A name="Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.1  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/vcnt_139__i7/D                   |    3.113 ns 
vgaCont/vcnt_139__i0/D                   |    3.113 ns 
vgaCont/hcnt_140__i8/D                   |    3.113 ns 
vgaCont/hcnt_140__i9/D                   |    3.113 ns 
vgaCont/hcnt_140__i6/D                   |    3.113 ns 
vgaCont/hcnt_140__i7/D                   |    3.113 ns 
vgaCont/hcnt_140__i4/D                   |    3.113 ns 
vgaCont/hcnt_140__i5/D                   |    3.113 ns 
vgaCont/hcnt_140__i2/D                   |    3.113 ns 
vgaCont/hcnt_140__i1/D                   |    3.113 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.2  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/vcnt_139__i7/Q  (SLICE_R19C22C)
Path End         : vgaCont/vcnt_139__i7/D  (SLICE_R19C22C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_139__i6/CK",
        "phy_name":"vgaCont.SLICE_1441/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.636,
        "delay":2.706
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.636,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        2.706                  5.636  11      
{vgaCont/vcnt_139__i6/CK   vgaCont/vcnt_139__i7/CK}
                                                             CLOCK PIN        0.000                  5.636  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_139__i7/Q",
        "phy_name":"vgaCont.SLICE_1441/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_139__i7/D",
        "phy_name":"vgaCont.SLICE_1441/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_139__i7/CK",
            "phy_name":"vgaCont.SLICE_1441/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_139__i7/Q",
            "phy_name":"vgaCont.SLICE_1441/Q1"
        },
        "arrive":6.415,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[7]",
            "phy_name":"y[7]"
        },
        "arrive":7.297,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_139_add_4_9/C0",
            "phy_name":"vgaCont.SLICE_1415/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_139_add_4_9/S0",
            "phy_name":"vgaCont.SLICE_1415/F0"
        },
        "arrive":7.563,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[7]",
            "phy_name":"vgaCont.n35[7]"
        },
        "arrive":8.497,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_2/B",
            "phy_name":"vgaCont.SLICE_1441/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_2/Z",
            "phy_name":"vgaCont.SLICE_1441/F1"
        },
        "arrive":8.749,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[7]",
            "phy_name":"vgaCont.n46[7]"
        },
        "arrive":8.749,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.749,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_139__i7/CK->vgaCont/vcnt_139__i7/Q
                                          SLICE_R19C22C      CLK_TO_Q1_DELAY  0.779                  6.415  12      
vgaCont/y[7]                                                 NET DELAY        0.882                  7.297  12      
vgaCont/vcnt_139_add_4_9/C0->vgaCont/vcnt_139_add_4_9/S0
                                          SLICE_R19C22A      C0_TO_F0_DELAY   0.266                  7.563  1       
vgaCont/n35[7]                                               NET DELAY        0.934                  8.497  1       
vgaCont/i1_2_lut_adj_2/B->vgaCont/i1_2_lut_adj_2/Z
                                          SLICE_R19C22C      D1_TO_F1_DELAY   0.252                  8.749  1       
vgaCont/n46[7]                                               NET DELAY        0.000                  8.749  1       
vgaCont/vcnt_139__i7/D                                       ENDPOINT         0.000                  8.749  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_139__i6/CK",
        "phy_name":"vgaCont.SLICE_1441/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.636,
        "delay":2.706
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.636,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        2.706                  5.636  11      
{vgaCont/vcnt_139__i6/CK   vgaCont/vcnt_139__i7/CK}
                                                             CLOCK PIN        0.000                  5.636  1       
                                                             Uncertainty      0.000                  5.636  
                                                             Hold time        0.000                  5.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.636  
Arrival Time                                                                                         8.749  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_139__i0/Q  (SLICE_R18C22D)
Path End         : vgaCont/vcnt_139__i0/D  (SLICE_R18C22D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_139__i1/CK",
        "phy_name":"vgaCont.SLICE_1435/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.244,
        "delay":3.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.244,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        3.314                  6.244  11      
{vgaCont/vcnt_139__i1/CK   vgaCont/vcnt_139__i0/CK}
                                                             CLOCK PIN        0.000                  6.244  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_139__i0/Q",
        "phy_name":"vgaCont.SLICE_1435/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_139__i0/D",
        "phy_name":"vgaCont.SLICE_1435/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_139__i0/CK",
            "phy_name":"vgaCont.SLICE_1435/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_139__i0/Q",
            "phy_name":"vgaCont.SLICE_1435/Q1"
        },
        "arrive":7.023,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[0]",
            "phy_name":"y[0]"
        },
        "arrive":7.905,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_139_add_4_1/C1",
            "phy_name":"vgaCont.SLICE_1419/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_139_add_4_1/S1",
            "phy_name":"vgaCont.SLICE_1419/F1"
        },
        "arrive":8.171,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[0]",
            "phy_name":"vgaCont.n35[0]"
        },
        "arrive":9.105,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_7/B",
            "phy_name":"vgaCont.SLICE_1435/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_7/Z",
            "phy_name":"vgaCont.SLICE_1435/F1"
        },
        "arrive":9.357,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[0]",
            "phy_name":"vgaCont.n46[0]"
        },
        "arrive":9.357,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.357,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_139__i0/CK->vgaCont/vcnt_139__i0/Q
                                          SLICE_R18C22D      CLK_TO_Q1_DELAY  0.779                  7.023  30      
vgaCont/y[0]                                                 NET DELAY        0.882                  7.905  30      
vgaCont/vcnt_139_add_4_1/C1->vgaCont/vcnt_139_add_4_1/S1
                                          SLICE_R19C21A      C1_TO_F1_DELAY   0.266                  8.171  1       
vgaCont/n35[0]                                               NET DELAY        0.934                  9.105  1       
vgaCont/i1_2_lut_adj_7/B->vgaCont/i1_2_lut_adj_7/Z
                                          SLICE_R18C22D      D1_TO_F1_DELAY   0.252                  9.357  1       
vgaCont/n46[0]                                               NET DELAY        0.000                  9.357  1       
vgaCont/vcnt_139__i0/D                                       ENDPOINT         0.000                  9.357  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_139__i1/CK",
        "phy_name":"vgaCont.SLICE_1435/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.244,
        "delay":3.314
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.244,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        3.314                  6.244  11      
{vgaCont/vcnt_139__i1/CK   vgaCont/vcnt_139__i0/CK}
                                                             CLOCK PIN        0.000                  6.244  1       
                                                             Uncertainty      0.000                  6.244  
                                                             Hold time        0.000                  6.244  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.244  
Arrival Time                                                                                         9.357  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i8/Q  (SLICE_R21C22D)
Path End         : vgaCont/hcnt_140__i8/D  (SLICE_R21C22D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i8/CK",
        "phy_name":"vgaCont.SLICE_1433/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.955,
        "delay":3.025
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.955,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        3.025                  5.955  11      
{vgaCont/hcnt_140__i8/CK   vgaCont/hcnt_140__i9/CK}
                                                             CLOCK PIN        0.000                  5.955  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i8/Q",
        "phy_name":"vgaCont.SLICE_1433/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i8/D",
        "phy_name":"vgaCont.SLICE_1433/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i8/CK",
            "phy_name":"vgaCont.SLICE_1433/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i8/Q",
            "phy_name":"vgaCont.SLICE_1433/Q0"
        },
        "arrive":6.734,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[8]",
            "phy_name":"x[8]"
        },
        "arrive":7.616,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140_add_4_9/C1",
            "phy_name":"vgaCont.SLICE_1421/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140_add_4_9/S1",
            "phy_name":"vgaCont.SLICE_1421/F1"
        },
        "arrive":7.882,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[8]",
            "phy_name":"vgaCont.n45[8]"
        },
        "arrive":8.816,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i4291_2_lut/A",
            "phy_name":"vgaCont.SLICE_1433/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i4291_2_lut/Z",
            "phy_name":"vgaCont.SLICE_1433/F0"
        },
        "arrive":9.068,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[8]",
            "phy_name":"vgaCont.x_9__N_1[8]"
        },
        "arrive":9.068,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.068,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_140__i8/CK->vgaCont/hcnt_140__i8/Q
                                          SLICE_R21C22D      CLK_TO_Q0_DELAY  0.779                  6.734  34      
vgaCont/x[8]                                                 NET DELAY        0.882                  7.616  34      
vgaCont/hcnt_140_add_4_9/C1->vgaCont/hcnt_140_add_4_9/S1
                                          SLICE_R21C22A      C1_TO_F1_DELAY   0.266                  7.882  1       
vgaCont/n45[8]                                               NET DELAY        0.934                  8.816  1       
vgaCont/i4291_2_lut/A->vgaCont/i4291_2_lut/Z
                                          SLICE_R21C22D      D0_TO_F0_DELAY   0.252                  9.068  1       
vgaCont/x_9__N_1[8]                                          NET DELAY        0.000                  9.068  1       
vgaCont/hcnt_140__i8/D                                       ENDPOINT         0.000                  9.068  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i8/CK",
        "phy_name":"vgaCont.SLICE_1433/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.955,
        "delay":3.025
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.955,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        3.025                  5.955  11      
{vgaCont/hcnt_140__i8/CK   vgaCont/hcnt_140__i9/CK}
                                                             CLOCK PIN        0.000                  5.955  1       
                                                             Uncertainty      0.000                  5.955  
                                                             Hold time        0.000                  5.955  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.955  
Arrival Time                                                                                         9.068  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i9/Q  (SLICE_R21C22D)
Path End         : vgaCont/hcnt_140__i9/D  (SLICE_R21C22D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i8/CK",
        "phy_name":"vgaCont.SLICE_1433/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.955,
        "delay":3.025
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.955,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        3.025                  5.955  11      
{vgaCont/hcnt_140__i8/CK   vgaCont/hcnt_140__i9/CK}
                                                             CLOCK PIN        0.000                  5.955  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i9/Q",
        "phy_name":"vgaCont.SLICE_1433/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i9/D",
        "phy_name":"vgaCont.SLICE_1433/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i9/CK",
            "phy_name":"vgaCont.SLICE_1433/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i9/Q",
            "phy_name":"vgaCont.SLICE_1433/Q1"
        },
        "arrive":6.734,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[9]",
            "phy_name":"x[9]"
        },
        "arrive":7.616,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140_add_4_11/C0",
            "phy_name":"vgaCont.SLICE_1420/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140_add_4_11/S0",
            "phy_name":"vgaCont.SLICE_1420/F0"
        },
        "arrive":7.882,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[9]",
            "phy_name":"vgaCont.n45[9]"
        },
        "arrive":8.816,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i4292_2_lut/A",
            "phy_name":"vgaCont.SLICE_1433/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i4292_2_lut/Z",
            "phy_name":"vgaCont.SLICE_1433/F1"
        },
        "arrive":9.068,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[9]",
            "phy_name":"vgaCont.x_9__N_1[9]"
        },
        "arrive":9.068,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.068,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_140__i9/CK->vgaCont/hcnt_140__i9/Q
                                          SLICE_R21C22D      CLK_TO_Q1_DELAY  0.779                  6.734  20      
vgaCont/x[9]                                                 NET DELAY        0.882                  7.616  20      
vgaCont/hcnt_140_add_4_11/C0->vgaCont/hcnt_140_add_4_11/S0
                                          SLICE_R21C22B      C0_TO_F0_DELAY   0.266                  7.882  1       
vgaCont/n45[9]                                               NET DELAY        0.934                  8.816  1       
vgaCont/i4292_2_lut/A->vgaCont/i4292_2_lut/Z
                                          SLICE_R21C22D      D1_TO_F1_DELAY   0.252                  9.068  1       
vgaCont/x_9__N_1[9]                                          NET DELAY        0.000                  9.068  1       
vgaCont/hcnt_140__i9/D                                       ENDPOINT         0.000                  9.068  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i8/CK",
        "phy_name":"vgaCont.SLICE_1433/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.955,
        "delay":3.025
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.955,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        3.025                  5.955  11      
{vgaCont/hcnt_140__i8/CK   vgaCont/hcnt_140__i9/CK}
                                                             CLOCK PIN        0.000                  5.955  1       
                                                             Uncertainty      0.000                  5.955  
                                                             Hold time        0.000                  5.955  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.955  
Arrival Time                                                                                         9.068  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i6/Q  (SLICE_R21C22C)
Path End         : vgaCont/hcnt_140__i6/D  (SLICE_R21C22C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i6/CK",
        "phy_name":"vgaCont.SLICE_1431/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.955,
        "delay":3.025
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.955,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        3.025                  5.955  11      
{vgaCont/hcnt_140__i6/CK   vgaCont/hcnt_140__i7/CK}
                                                             CLOCK PIN        0.000                  5.955  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i6/Q",
        "phy_name":"vgaCont.SLICE_1431/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i6/D",
        "phy_name":"vgaCont.SLICE_1431/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i6/CK",
            "phy_name":"vgaCont.SLICE_1431/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i6/Q",
            "phy_name":"vgaCont.SLICE_1431/Q0"
        },
        "arrive":6.734,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[6]",
            "phy_name":"x[6]"
        },
        "arrive":7.616,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140_add_4_7/C1",
            "phy_name":"vgaCont.SLICE_1422/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140_add_4_7/S1",
            "phy_name":"vgaCont.SLICE_1422/F1"
        },
        "arrive":7.882,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[6]",
            "phy_name":"vgaCont.n45[6]"
        },
        "arrive":8.816,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_10/B",
            "phy_name":"vgaCont.SLICE_1431/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_10/Z",
            "phy_name":"vgaCont.SLICE_1431/F0"
        },
        "arrive":9.068,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[6]",
            "phy_name":"vgaCont.x_9__N_1[6]"
        },
        "arrive":9.068,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.068,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_140__i6/CK->vgaCont/hcnt_140__i6/Q
                                          SLICE_R21C22C      CLK_TO_Q0_DELAY  0.779                  6.734  44      
vgaCont/x[6]                                                 NET DELAY        0.882                  7.616  44      
vgaCont/hcnt_140_add_4_7/C1->vgaCont/hcnt_140_add_4_7/S1
                                          SLICE_R21C21D      C1_TO_F1_DELAY   0.266                  7.882  1       
vgaCont/n45[6]                                               NET DELAY        0.934                  8.816  1       
vgaCont/i1_2_lut_adj_10/B->vgaCont/i1_2_lut_adj_10/Z
                                          SLICE_R21C22C      D0_TO_F0_DELAY   0.252                  9.068  1       
vgaCont/x_9__N_1[6]                                          NET DELAY        0.000                  9.068  1       
vgaCont/hcnt_140__i6/D                                       ENDPOINT         0.000                  9.068  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i6/CK",
        "phy_name":"vgaCont.SLICE_1431/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.955,
        "delay":3.025
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.955,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        3.025                  5.955  11      
{vgaCont/hcnt_140__i6/CK   vgaCont/hcnt_140__i7/CK}
                                                             CLOCK PIN        0.000                  5.955  1       
                                                             Uncertainty      0.000                  5.955  
                                                             Hold time        0.000                  5.955  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.955  
Arrival Time                                                                                         9.068  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i7/Q  (SLICE_R21C22C)
Path End         : vgaCont/hcnt_140__i7/D  (SLICE_R21C22C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i6/CK",
        "phy_name":"vgaCont.SLICE_1431/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.955,
        "delay":3.025
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.955,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        3.025                  5.955  11      
{vgaCont/hcnt_140__i6/CK   vgaCont/hcnt_140__i7/CK}
                                                             CLOCK PIN        0.000                  5.955  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i7/Q",
        "phy_name":"vgaCont.SLICE_1431/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i7/D",
        "phy_name":"vgaCont.SLICE_1431/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i7/CK",
            "phy_name":"vgaCont.SLICE_1431/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i7/Q",
            "phy_name":"vgaCont.SLICE_1431/Q1"
        },
        "arrive":6.734,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[7]",
            "phy_name":"x[7]"
        },
        "arrive":7.616,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140_add_4_9/C0",
            "phy_name":"vgaCont.SLICE_1421/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140_add_4_9/S0",
            "phy_name":"vgaCont.SLICE_1421/F0"
        },
        "arrive":7.882,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[7]",
            "phy_name":"vgaCont.n45[7]"
        },
        "arrive":8.816,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i4290_2_lut/A",
            "phy_name":"vgaCont.SLICE_1431/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i4290_2_lut/Z",
            "phy_name":"vgaCont.SLICE_1431/F1"
        },
        "arrive":9.068,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[7]",
            "phy_name":"vgaCont.x_9__N_1[7]"
        },
        "arrive":9.068,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.068,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_140__i7/CK->vgaCont/hcnt_140__i7/Q
                                          SLICE_R21C22C      CLK_TO_Q1_DELAY  0.779                  6.734  35      
vgaCont/x[7]                                                 NET DELAY        0.882                  7.616  35      
vgaCont/hcnt_140_add_4_9/C0->vgaCont/hcnt_140_add_4_9/S0
                                          SLICE_R21C22A      C0_TO_F0_DELAY   0.266                  7.882  1       
vgaCont/n45[7]                                               NET DELAY        0.934                  8.816  1       
vgaCont/i4290_2_lut/A->vgaCont/i4290_2_lut/Z
                                          SLICE_R21C22C      D1_TO_F1_DELAY   0.252                  9.068  1       
vgaCont/x_9__N_1[7]                                          NET DELAY        0.000                  9.068  1       
vgaCont/hcnt_140__i7/D                                       ENDPOINT         0.000                  9.068  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i6/CK",
        "phy_name":"vgaCont.SLICE_1431/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.955,
        "delay":3.025
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.955,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        3.025                  5.955  11      
{vgaCont/hcnt_140__i6/CK   vgaCont/hcnt_140__i7/CK}
                                                             CLOCK PIN        0.000                  5.955  1       
                                                             Uncertainty      0.000                  5.955  
                                                             Hold time        0.000                  5.955  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.955  
Arrival Time                                                                                         9.068  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i4/Q  (SLICE_R22C20D)
Path End         : vgaCont/hcnt_140__i4/D  (SLICE_R22C20D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.910,
        "delay":2.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.910,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        2.980                  5.910  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN        0.000                  5.910  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/Q",
        "phy_name":"vgaCont.SLICE_1429/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/D",
        "phy_name":"vgaCont.SLICE_1429/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i4/CK",
            "phy_name":"vgaCont.SLICE_1429/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i4/Q",
            "phy_name":"vgaCont.SLICE_1429/Q0"
        },
        "arrive":6.689,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"x[4]"
        },
        "arrive":7.571,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140_add_4_5/C1",
            "phy_name":"vgaCont.SLICE_1423/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140_add_4_5/S1",
            "phy_name":"vgaCont.SLICE_1423/F1"
        },
        "arrive":7.837,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[4]",
            "phy_name":"vgaCont.n45[4]"
        },
        "arrive":8.771,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_12/B",
            "phy_name":"vgaCont.SLICE_1429/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_12/Z",
            "phy_name":"vgaCont.SLICE_1429/F0"
        },
        "arrive":9.023,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[4]",
            "phy_name":"vgaCont.x_9__N_1[4]"
        },
        "arrive":9.023,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.023,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_140__i4/CK->vgaCont/hcnt_140__i4/Q
                                          SLICE_R22C20D      CLK_TO_Q0_DELAY  0.779                  6.689  22      
vgaCont/x[4]                                                 NET DELAY        0.882                  7.571  22      
vgaCont/hcnt_140_add_4_5/C1->vgaCont/hcnt_140_add_4_5/S1
                                          SLICE_R21C21C      C1_TO_F1_DELAY   0.266                  7.837  1       
vgaCont/n45[4]                                               NET DELAY        0.934                  8.771  1       
vgaCont/i1_2_lut_adj_12/B->vgaCont/i1_2_lut_adj_12/Z
                                          SLICE_R22C20D      D0_TO_F0_DELAY   0.252                  9.023  1       
vgaCont/x_9__N_1[4]                                          NET DELAY        0.000                  9.023  1       
vgaCont/hcnt_140__i4/D                                       ENDPOINT         0.000                  9.023  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.910,
        "delay":2.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.910,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        2.980                  5.910  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN        0.000                  5.910  1       
                                                             Uncertainty      0.000                  5.910  
                                                             Hold time        0.000                  5.910  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.910  
Arrival Time                                                                                         9.023  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i5/Q  (SLICE_R22C20D)
Path End         : vgaCont/hcnt_140__i5/D  (SLICE_R22C20D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.910,
        "delay":2.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.910,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        2.980                  5.910  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN        0.000                  5.910  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i5/Q",
        "phy_name":"vgaCont.SLICE_1429/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i5/D",
        "phy_name":"vgaCont.SLICE_1429/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i5/CK",
            "phy_name":"vgaCont.SLICE_1429/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i5/Q",
            "phy_name":"vgaCont.SLICE_1429/Q1"
        },
        "arrive":6.689,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[5]",
            "phy_name":"x[5]"
        },
        "arrive":7.571,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140_add_4_7/C0",
            "phy_name":"vgaCont.SLICE_1422/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140_add_4_7/S0",
            "phy_name":"vgaCont.SLICE_1422/F0"
        },
        "arrive":7.837,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[5]",
            "phy_name":"vgaCont.n45[5]"
        },
        "arrive":8.771,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_11/B",
            "phy_name":"vgaCont.SLICE_1429/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_11/Z",
            "phy_name":"vgaCont.SLICE_1429/F1"
        },
        "arrive":9.023,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[5]",
            "phy_name":"vgaCont.x_9__N_1[5]"
        },
        "arrive":9.023,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.023,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_140__i5/CK->vgaCont/hcnt_140__i5/Q
                                          SLICE_R22C20D      CLK_TO_Q1_DELAY  0.779                  6.689  23      
vgaCont/x[5]                                                 NET DELAY        0.882                  7.571  23      
vgaCont/hcnt_140_add_4_7/C0->vgaCont/hcnt_140_add_4_7/S0
                                          SLICE_R21C21D      C0_TO_F0_DELAY   0.266                  7.837  1       
vgaCont/n45[5]                                               NET DELAY        0.934                  8.771  1       
vgaCont/i1_2_lut_adj_11/B->vgaCont/i1_2_lut_adj_11/Z
                                          SLICE_R22C20D      D1_TO_F1_DELAY   0.252                  9.023  1       
vgaCont/x_9__N_1[5]                                          NET DELAY        0.000                  9.023  1       
vgaCont/hcnt_140__i5/D                                       ENDPOINT         0.000                  9.023  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i4/CK",
        "phy_name":"vgaCont.SLICE_1429/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.910,
        "delay":2.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.910,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        2.980                  5.910  11      
{vgaCont/hcnt_140__i4/CK   vgaCont/hcnt_140__i5/CK}
                                                             CLOCK PIN        0.000                  5.910  1       
                                                             Uncertainty      0.000                  5.910  
                                                             Hold time        0.000                  5.910  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.910  
Arrival Time                                                                                         9.023  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i2/Q  (SLICE_R22C22C)
Path End         : vgaCont/hcnt_140__i2/D  (SLICE_R22C22C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i2/CK",
        "phy_name":"vgaCont.SLICE_1427/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.199,
        "delay":3.269
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.199,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        3.269                  6.199  11      
{vgaCont/hcnt_140__i2/CK   vgaCont/hcnt_140__i3/CK}
                                                             CLOCK PIN        0.000                  6.199  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i2/Q",
        "phy_name":"vgaCont.SLICE_1427/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i2/D",
        "phy_name":"vgaCont.SLICE_1427/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i2/CK",
            "phy_name":"vgaCont.SLICE_1427/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i2/Q",
            "phy_name":"vgaCont.SLICE_1427/Q0"
        },
        "arrive":6.978,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[2]",
            "phy_name":"x[2]"
        },
        "arrive":7.860,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140_add_4_3/C1",
            "phy_name":"vgaCont.SLICE_1424/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140_add_4_3/S1",
            "phy_name":"vgaCont.SLICE_1424/F1"
        },
        "arrive":8.126,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[2]",
            "phy_name":"vgaCont.n45[2]"
        },
        "arrive":9.060,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_14/B",
            "phy_name":"vgaCont.SLICE_1427/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_14/Z",
            "phy_name":"vgaCont.SLICE_1427/F0"
        },
        "arrive":9.312,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[2]",
            "phy_name":"vgaCont.x_9__N_1[2]"
        },
        "arrive":9.312,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.312,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_140__i2/CK->vgaCont/hcnt_140__i2/Q
                                          SLICE_R22C22C      CLK_TO_Q0_DELAY  0.779                  6.978  21      
vgaCont/x[2]                                                 NET DELAY        0.882                  7.860  21      
vgaCont/hcnt_140_add_4_3/C1->vgaCont/hcnt_140_add_4_3/S1
                                          SLICE_R21C21B      C1_TO_F1_DELAY   0.266                  8.126  1       
vgaCont/n45[2]                                               NET DELAY        0.934                  9.060  1       
vgaCont/i1_2_lut_adj_14/B->vgaCont/i1_2_lut_adj_14/Z
                                          SLICE_R22C22C      D0_TO_F0_DELAY   0.252                  9.312  1       
vgaCont/x_9__N_1[2]                                          NET DELAY        0.000                  9.312  1       
vgaCont/hcnt_140__i2/D                                       ENDPOINT         0.000                  9.312  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i2/CK",
        "phy_name":"vgaCont.SLICE_1427/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.199,
        "delay":3.269
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.199,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        3.269                  6.199  11      
{vgaCont/hcnt_140__i2/CK   vgaCont/hcnt_140__i3/CK}
                                                             CLOCK PIN        0.000                  6.199  1       
                                                             Uncertainty      0.000                  6.199  
                                                             Hold time        0.000                  6.199  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.199  
Arrival Time                                                                                         9.312  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_140__i1/Q  (SLICE_R22C20C)
Path End         : vgaCont/hcnt_140__i1/D  (SLICE_R22C20C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i0/CK",
        "phy_name":"vgaCont.SLICE_1426/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.910,
        "delay":2.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.910,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        2.980                  5.910  11      
{vgaCont/hcnt_140__i0/CK   vgaCont/hcnt_140__i1/CK}
                                                             CLOCK PIN        0.000                  5.910  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i1/Q",
        "phy_name":"vgaCont.SLICE_1426/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i1/D",
        "phy_name":"vgaCont.SLICE_1426/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140__i1/CK",
            "phy_name":"vgaCont.SLICE_1426/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140__i1/Q",
            "phy_name":"vgaCont.SLICE_1426/Q1"
        },
        "arrive":6.689,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[1]",
            "phy_name":"x[1]"
        },
        "arrive":7.571,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_140_add_4_3/C0",
            "phy_name":"vgaCont.SLICE_1424/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_140_add_4_3/S0",
            "phy_name":"vgaCont.SLICE_1424/F0"
        },
        "arrive":7.837,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[1]",
            "phy_name":"vgaCont.n45[1]"
        },
        "arrive":8.771,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_17/B",
            "phy_name":"vgaCont.SLICE_1426/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_17/Z",
            "phy_name":"vgaCont.SLICE_1426/F1"
        },
        "arrive":9.023,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n24",
            "phy_name":"vgaCont.n24"
        },
        "arrive":9.023,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.023,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_140__i1/CK->vgaCont/hcnt_140__i1/Q
                                          SLICE_R22C20C      CLK_TO_Q1_DELAY  0.779                  6.689  21      
vgaCont/x[1]                                                 NET DELAY        0.882                  7.571  21      
vgaCont/hcnt_140_add_4_3/C0->vgaCont/hcnt_140_add_4_3/S0
                                          SLICE_R21C21B      C0_TO_F0_DELAY   0.266                  7.837  1       
vgaCont/n45[1]                                               NET DELAY        0.934                  8.771  1       
vgaCont/i1_2_lut_adj_17/B->vgaCont/i1_2_lut_adj_17/Z
                                          SLICE_R22C20C      D1_TO_F1_DELAY   0.252                  9.023  1       
vgaCont/n24                                                  NET DELAY        0.000                  9.023  1       
vgaCont/hcnt_140__i1/D                                       ENDPOINT         0.000                  9.023  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_140__i0/CK",
        "phy_name":"vgaCont.SLICE_1426/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":2.780,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.780,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":2.930,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.910,
        "delay":2.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.910,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        2.780                  2.780  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  2.780  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  2.930  11      
vgaCont/vgaclk_c                                             NET DELAY        2.980                  5.910  11      
{vgaCont/hcnt_140__i0/CK   vgaCont/hcnt_140__i1/CK}
                                                             CLOCK PIN        0.000                  5.910  1       
                                                             Uncertainty      0.000                  5.910  
                                                             Hold time        0.000                  5.910  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.910  
Arrival Time                                                                                         9.023  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################








<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI><A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at User Specified Speed Grade Corner at User Specified Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {    backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Physical Designer Placement Mode";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical Designer Routing Mode";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

