INFO: Loaded existing device file 'C:\PJH\GIT\PMOD2BNC\16_6\IBIS_SIM_0\devices.dml'
INFO: Loaded existing device file 'C:\PJH\GIT\PMOD2BNC\16_6\IBIS_SIM_0\sigxp.dml'
INFO: Loaded existing device file 'C:\PJH\spartan7\spartan7\spartan7.dml'
INFO: Finished loading SigNoise device libraries
INFO: Clearing simulation data for "case0"
INFO: Loaded existing interconnect file 'C:\PJH\GIT\PMOD2BNC\16_6\IBIS_SIM_0\interconn.iml'
INFO: Loaded existing interconnect file 'C:\Cadence\SPB_16.6\share\pcb\signal\cds_interconn.iml'
INFO: Finished loading SigNoise interconnect libraries
INFO: Using SigNoise run directory 'C:/PJH/GIT/PMOD2BNC/16_6/IBIS_SIM_0/sigxp.run'
INFO: Reading report definition file 'C:/Cadence/SPB_16.6/share/pcb/signal/reports.dat'.
INFO: Finished reading report definition file successfully.
INFO: Reading report definition file 'C:/Cadence/SPB_16.6/share/pcb/signal/custom_rep.dat'.
INFO: Finished reading report definition file successfully.
INFO: Simulation (ibis_sim_0 IO2 1) ibis_sim_0 IO2 1 Pulse Typ Reflection
INFO: Using waveform resolution 0.200000 ns.
INFO: Simulation (ibis_sim_0 IO2 1) ibis_sim_0 IO2 1 Pulse Typ Reflection finished
ANNOTATION: Tlsim Command used :  tlsim  -r 0.200000 -o "waveforms.sim" -dl "delay.dl" -dst "distortion.dst" -log "tlsim.log" -ocycle "cycle.msm" "main.spc"\n
