# Tiny Tapeout project information
project:
  title:        "Analog VGA CSDAC experiments"
  author:       "algofoogle (Anton Maurovic)"
  discord:      "algofoogle"
  description:  "Current switching matrix DAC implementations for analog VGA displays"
  language:     "Analog" # other examples include Verilog, Amaranth, VHDL, etc
  clock_hz:     25_175_000

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values for analog projects: 1x2, 2x2

  # How many analog pins does your project use?
  analog_pins: 4
  uses_3v3: false       # Set to true if your project uses 3.3V (VAPWR) in addition to 1.8V (VDPWR)

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_algofoogle_vga_matrix_dac"

  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "data[0]"
  ui[1]: "data[1]"
  ui[2]: "data[2]"
  ui[3]: "data[3]"
  ui[4]: "data[4]"
  ui[5]: "data[5]"
  ui[6]: "data[6]"
  ui[7]: "data[7]"

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "vbias_red[0]"
  uio[1]: "vbias_red[1]"
  uio[2]: "vbias_red[2]"
  uio[3]: "vbias_gb[0]"
  uio[4]: "vbias_gb[1]"
  uio[5]: "vbias_gb[2]"
  uio[6]: ""
  uio[7]: ""

  # Analog pins - make sure to also set "analog_pins" above, else the pins won't be connected
  ua[0]: "ra"
  ua[1]: "ga"
  ua[2]: "ba"
  ua[3]: "atest"
  ua[4]: ""
  ua[5]: ""

# Do not change!
yaml_version: 6
