module wideexpr_00595(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (($signed($signed(s6)))>>((ctrl[5]?((ctrl[7]?5'sb00111:(s6)<<<({4{($unsigned(s5))>>(5'sb00110)}})))+(4'sb1101):-(u5))))>=(3'sb000);
  assign y1 = ({((+(s6))-((s2)>>(1'b1)))<=((ctrl[6]?s2:4'sb0100)),$signed($signed({1{5'sb01111}})),s1,$signed((6'sb111000)>>>(!(4'sb0001)))})<<<((6'b101001)|(s0));
  assign y2 = $signed(1'sb0);
  assign y3 = s6;
  assign y4 = {!(-({(ctrl[2]?$signed(s3):s2),^((ctrl[3]?s2:2'sb01)),6'sb111110}))};
  assign y5 = ((+((s4)>=($signed((1'b1)<=(5'sb11110)))))<<<((ctrl[1]?{(ctrl[4]?+(2'b00):+(6'sb001110)),((ctrl[7]?2'sb00:4'sb0011))^((ctrl[5]?s0:1'sb0)),4'b0111}:(ctrl[4]?2'b00:$signed(3'b111)))))>>(+((1'sb1)^(($signed(s6))>>($signed((u7)|(1'sb1))))));
  assign y6 = 6'sb000010;
  assign y7 = $signed(s7);
endmodule
