Analysis & Synthesis report for project2_ads
Wed Nov 15 18:01:18 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Parameter Settings for User Entity Instance: Top-level Entity: |project2_ads
 14. Parameter Settings for User Entity Instance: vga_fsm:fsm
 15. Parameter Settings for User Entity Instance: clock_25:clk|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:0:p0
 17. Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:1:p0
 18. Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:2:p0
 19. Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:3:p0
 20. Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:4:p0
 21. Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:5:p0
 22. Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:6:p0
 23. Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:7:p0
 24. Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:8:p0
 25. Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:9:p0
 26. Parameter Settings for User Entity Instance: pipeline_rgb_out:output
 27. altpll Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "pipeline_rgb_out:output"
 29. Port Connectivity Checks: "mandelbrot_stage:\pipeline:9:p0"
 30. Port Connectivity Checks: "mandelbrot_stage:\pipeline:0:p0"
 31. Port Connectivity Checks: "vga_fsm:fsm"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 15 18:01:18 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; project2_ads                                   ;
; Top-level Entity Name              ; project2_ads                                   ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 130                                            ;
;     Total combinational functions  ; 110                                            ;
;     Dedicated logic registers      ; 86                                             ;
; Total registers                    ; 86                                             ;
; Total pins                         ; 18                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; project2_ads       ; project2_ads       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; ads_fixed.vhd                    ; yes             ; User VHDL File               ; /home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd                                       ; ads     ;
; ads_complex.vhd                  ; yes             ; User VHDL File               ; /home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd                                     ; ads     ;
; vga_data.vhd                     ; yes             ; User VHDL File               ; /home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd                                        ; vga     ;
; vga_fsm.vhd                      ; yes             ; User VHDL File               ; /home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd                                         ; vga     ;
; project2_ads.vhd                 ; yes             ; User VHDL File               ; /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd                                    ;         ;
; project2_pkg.vhd                 ; yes             ; User VHDL File               ; /home/smcginn-adsd/src/ads/ads_project2/project2_pkg.vhd                                    ; work    ;
; mandelbrot_stage.vhd             ; yes             ; User VHDL File               ; /home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd                                ;         ;
; pipeline_rgb_out.vhd             ; yes             ; User VHDL File               ; /home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd                                ; vga     ;
; vga_pkg.vhd                      ; yes             ; User VHDL File               ; /home/smcginn-adsd/src/ads/ads_project2/vga_pkg.vhd                                         ; vga     ;
; clock_25.vhd                     ; yes             ; User Wizard-Generated File   ; /home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd                                        ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; /home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/clock_25_altpll.v             ; yes             ; Auto-Generated Megafunction  ; /home/smcginn-adsd/src/ads/ads_project2/db/clock_25_altpll.v                                ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 130                                                                                  ;
;                                             ;                                                                                      ;
; Total combinational functions               ; 110                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 39                                                                                   ;
;     -- 3 input functions                    ; 1                                                                                    ;
;     -- <=2 input functions                  ; 70                                                                                   ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 50                                                                                   ;
;     -- arithmetic mode                      ; 60                                                                                   ;
;                                             ;                                                                                      ;
; Total registers                             ; 86                                                                                   ;
;     -- Dedicated logic registers            ; 86                                                                                   ;
;     -- I/O registers                        ; 0                                                                                    ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 18                                                                                   ;
;                                             ;                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; clock_25:clk|altpll:altpll_component|clock_25_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 88                                                                                   ;
; Total fan-out                               ; 577                                                                                  ;
; Average fan-out                             ; 2.48                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                               ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------+-----------------+--------------+
; |project2_ads                             ; 110 (2)             ; 86 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 18   ; 0            ; 0          ; |project2_ads                                                                     ; project2_ads    ; work         ;
;    |clock_25:clk|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project2_ads|clock_25:clk                                                        ; clock_25        ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project2_ads|clock_25:clk|altpll:altpll_component                                ; altpll          ; work         ;
;          |clock_25_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project2_ads|clock_25:clk|altpll:altpll_component|clock_25_altpll:auto_generated ; clock_25_altpll ; work         ;
;    |vga_fsm:fsm|                          ; 108 (108)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project2_ads|vga_fsm:fsm                                                         ; vga_fsm         ; vga          ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |project2_ads|clock_25:clk ; clock_25.vhd    ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+


+-------------------------------------------------------------------------+
; Registers Removed During Synthesis                                      ;
+----------------------------------------------------+--------------------+
; Register name                                      ; Reason for Removal ;
+----------------------------------------------------+--------------------+
; mandelbrot_stage:\pipeline:9:p0|table_index_out[5] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:8:p0|table_index_out[5] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|table_index_out[5] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|table_index_out[5] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|table_index_out[5] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|table_index_out[5] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|table_index_out[5] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|table_index_out[5] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|table_index_out[5] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|table_index_out[5] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:9:p0|table_index_out[4] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:8:p0|table_index_out[4] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|table_index_out[4] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|table_index_out[4] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|table_index_out[4] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|table_index_out[4] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|table_index_out[4] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|table_index_out[4] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|table_index_out[4] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|table_index_out[4] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:9:p0|table_index_out[3] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:8:p0|table_index_out[3] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|table_index_out[3] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|table_index_out[3] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|table_index_out[3] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|table_index_out[3] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|table_index_out[3] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|table_index_out[3] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|table_index_out[3] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|table_index_out[3] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:9:p0|table_index_out[2] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:8:p0|table_index_out[2] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|table_index_out[2] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|table_index_out[2] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|table_index_out[2] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|table_index_out[2] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|table_index_out[2] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|table_index_out[2] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|table_index_out[2] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|table_index_out[2] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:9:p0|table_index_out[1] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:8:p0|table_index_out[1] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|table_index_out[1] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|table_index_out[1] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|table_index_out[1] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|table_index_out[1] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|table_index_out[1] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|table_index_out[1] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|table_index_out[1] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|table_index_out[1] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:9:p0|table_index_out[0] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:8:p0|table_index_out[0] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|table_index_out[0] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|table_index_out[0] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|table_index_out[0] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|table_index_out[0] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|table_index_out[0] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|table_index_out[0] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|table_index_out[0] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|table_index_out[0] ; Lost fanout        ;
; mandelbrot_stage:\pipeline:8:p0|overflow_out       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:7:p0|overflow_out       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.re[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|c_out.im[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:6:p0|overflow_out       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.re[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|c_out.im[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:5:p0|overflow_out       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.re[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|c_out.im[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:4:p0|overflow_out       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.re[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|c_out.im[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:3:p0|overflow_out       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.re[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|c_out.im[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:2:p0|overflow_out       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.re[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[0..9]     ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[-18]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|c_out.im[10]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:1:p0|overflow_out       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.re[-18]      ; Lost fanout        ;
; c_nodes[0].re[0..9]                                ; Lost fanout        ;
; c_nodes[0].re[-1]                                  ; Lost fanout        ;
; c_nodes[0].re[-2]                                  ; Lost fanout        ;
; c_nodes[0].re[-3]                                  ; Lost fanout        ;
; c_nodes[0].re[-4]                                  ; Lost fanout        ;
; c_nodes[0].re[-5]                                  ; Lost fanout        ;
; c_nodes[0].re[-6]                                  ; Lost fanout        ;
; c_nodes[0].re[-7]                                  ; Lost fanout        ;
; c_nodes[0].re[-8]                                  ; Lost fanout        ;
; c_nodes[0].re[-9]                                  ; Lost fanout        ;
; c_nodes[0].re[-10]                                 ; Lost fanout        ;
; c_nodes[0].re[-11]                                 ; Lost fanout        ;
; c_nodes[0].re[-12]                                 ; Lost fanout        ;
; c_nodes[0].re[-13]                                 ; Lost fanout        ;
; c_nodes[0].re[-14]                                 ; Lost fanout        ;
; c_nodes[0].re[-15]                                 ; Lost fanout        ;
; c_nodes[0].re[-16]                                 ; Lost fanout        ;
; c_nodes[0].re[-17]                                 ; Lost fanout        ;
; c_nodes[0].re[-18]                                 ; Lost fanout        ;
; c_nodes[0].re[10]                                  ; Lost fanout        ;
; vga_fsm:fsm|point.x[0..30]                         ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[0..10]    ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-1]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-2]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-3]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-4]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-5]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-6]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-7]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-8]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-9]       ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-10]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-11]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-12]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-13]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-14]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-15]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-16]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-17]      ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|z_out.im[-18]      ; Lost fanout        ;
; c_nodes[0].im[0..9]                                ; Lost fanout        ;
; c_nodes[0].im[-1]                                  ; Lost fanout        ;
; c_nodes[0].im[-2]                                  ; Lost fanout        ;
; c_nodes[0].im[-3]                                  ; Lost fanout        ;
; c_nodes[0].im[-4]                                  ; Lost fanout        ;
; c_nodes[0].im[-5]                                  ; Lost fanout        ;
; c_nodes[0].im[-6]                                  ; Lost fanout        ;
; c_nodes[0].im[-7]                                  ; Lost fanout        ;
; c_nodes[0].im[-8]                                  ; Lost fanout        ;
; c_nodes[0].im[-9]                                  ; Lost fanout        ;
; c_nodes[0].im[-10]                                 ; Lost fanout        ;
; c_nodes[0].im[-11]                                 ; Lost fanout        ;
; c_nodes[0].im[-12]                                 ; Lost fanout        ;
; c_nodes[0].im[-13]                                 ; Lost fanout        ;
; c_nodes[0].im[-14]                                 ; Lost fanout        ;
; c_nodes[0].im[-15]                                 ; Lost fanout        ;
; c_nodes[0].im[-16]                                 ; Lost fanout        ;
; c_nodes[0].im[-17]                                 ; Lost fanout        ;
; c_nodes[0].im[-18]                                 ; Lost fanout        ;
; c_nodes[0].im[10]                                  ; Lost fanout        ;
; vga_fsm:fsm|point.y[0..30]                         ; Lost fanout        ;
; mandelbrot_stage:\pipeline:0:p0|overflow_out       ; Lost fanout        ;
; Total Number of Removed Registers = 1059           ;                    ;
+----------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+----------------------------------------------------+--------------------+-------------------------------------------------------------------+
; Register name                                      ; Reason for Removal ; Registers Removed due to This Register                            ;
+----------------------------------------------------+--------------------+-------------------------------------------------------------------+
; mandelbrot_stage:\pipeline:9:p0|table_index_out[5] ; Lost Fanouts       ; mandelbrot_stage:\pipeline:8:p0|table_index_out[5],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:7:p0|table_index_out[5],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:6:p0|table_index_out[5],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:5:p0|table_index_out[5],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|table_index_out[5],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|table_index_out[5],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|table_index_out[5],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|table_index_out[5],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|table_index_out[5],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:8:p0|overflow_out,                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:7:p0|overflow_out,                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:6:p0|overflow_out,                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:5:p0|overflow_out,                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|overflow_out,                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|overflow_out,                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|overflow_out,                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|overflow_out,                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|overflow_out                      ;
; mandelbrot_stage:\pipeline:7:p0|z_out.im[10]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:6:p0|c_out.im[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:6:p0|z_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:6:p0|z_out.re[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:6:p0|z_out.re[8],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:5:p0|c_out.im[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[10], c_nodes[0].im[10]   ;
; mandelbrot_stage:\pipeline:9:p0|table_index_out[4] ; Lost Fanouts       ; mandelbrot_stage:\pipeline:8:p0|table_index_out[4],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:7:p0|table_index_out[4],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:6:p0|table_index_out[4],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:5:p0|table_index_out[4],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|table_index_out[4],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|table_index_out[4],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|table_index_out[4],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|table_index_out[4],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|table_index_out[4]                ;
; mandelbrot_stage:\pipeline:9:p0|table_index_out[0] ; Lost Fanouts       ; mandelbrot_stage:\pipeline:8:p0|table_index_out[0],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:7:p0|table_index_out[0],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:6:p0|table_index_out[0],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:5:p0|table_index_out[0],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|table_index_out[0],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|table_index_out[0],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|table_index_out[0],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|table_index_out[0],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|table_index_out[0]                ;
; mandelbrot_stage:\pipeline:9:p0|table_index_out[2] ; Lost Fanouts       ; mandelbrot_stage:\pipeline:8:p0|table_index_out[2],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:7:p0|table_index_out[2],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:6:p0|table_index_out[2],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:5:p0|table_index_out[2],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|table_index_out[2],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|table_index_out[2],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|table_index_out[2],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|table_index_out[2],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|table_index_out[2]                ;
; mandelbrot_stage:\pipeline:9:p0|table_index_out[3] ; Lost Fanouts       ; mandelbrot_stage:\pipeline:8:p0|table_index_out[3],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:7:p0|table_index_out[3],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:6:p0|table_index_out[3],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:5:p0|table_index_out[3],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|table_index_out[3],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|table_index_out[3],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|table_index_out[3],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|table_index_out[3],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|table_index_out[3]                ;
; mandelbrot_stage:\pipeline:9:p0|table_index_out[1] ; Lost Fanouts       ; mandelbrot_stage:\pipeline:8:p0|table_index_out[1],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:7:p0|table_index_out[1],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:6:p0|table_index_out[1],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:5:p0|table_index_out[1],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|table_index_out[1],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|table_index_out[1],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|table_index_out[1],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|table_index_out[1],               ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|table_index_out[1]                ;
; mandelbrot_stage:\pipeline:7:p0|z_out.re[10]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:6:p0|c_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:5:p0|c_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[10], c_nodes[0].re[10]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-4]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-4],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-4],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-4],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-4],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-4],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-4], c_nodes[0].im[-4]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[8]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[8],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[8],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[8],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[8],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[8],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[8], c_nodes[0].im[8]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[9]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[9], c_nodes[0].im[9]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[7]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[7],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[7],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[7],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[7],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[7],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[7], c_nodes[0].im[7]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[6]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[6],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[6],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[6],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[6],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[6],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[6], c_nodes[0].im[6]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[5]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[5],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[5],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[5],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[5],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[5],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[5], c_nodes[0].im[5]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[4]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[4],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[4],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[4],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[4],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[4],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[4], c_nodes[0].im[4]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[3]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[3],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[3],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[3],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[3],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[3],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[3], c_nodes[0].im[3]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[2]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[2],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[2],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[2],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[2],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[2],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[2], c_nodes[0].im[2]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[1]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[1],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[1],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[1],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[1],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[1],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[1], c_nodes[0].im[1]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[0]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[0],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[0],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[0],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[0],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[0],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[0], c_nodes[0].im[0]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-1]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-1],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-1],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-1],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-1],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-1],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-1], c_nodes[0].im[-1]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-2]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-2],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-2],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-2],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-2],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-2],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-2], c_nodes[0].im[-2]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-3]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-3],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-3],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-3],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-3],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-3],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-3], c_nodes[0].im[-3]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-18]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-18],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-18],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-18],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-18],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-18],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-18], c_nodes[0].im[-18] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-5]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-5],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-5],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-5],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-5],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-5],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-5], c_nodes[0].im[-5]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-6]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-6],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-6],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-6],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-6],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-6],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-6], c_nodes[0].im[-6]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-7]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-7],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-7],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-7],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-7],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-7],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-7], c_nodes[0].im[-7]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-8]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-8],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-8],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-8],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-8],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-8],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-8], c_nodes[0].im[-8]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-9]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-9],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-9],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-9],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-9],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-9],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-9], c_nodes[0].im[-9]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-10]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-10],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-10],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-10],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-10],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-10],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-10], c_nodes[0].im[-10] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-11]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-11],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-11],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-11],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-11],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-11],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-11], c_nodes[0].im[-11] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-12]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-12],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-12],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-12],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-12],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-12],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-12], c_nodes[0].im[-12] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-13]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-13],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-13],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-13],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-13],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-13],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-13], c_nodes[0].im[-13] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-14]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-14],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-14],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-14],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-14],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-14],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-14], c_nodes[0].im[-14] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-15]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-15],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-15],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-15],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-15],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-15],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-15], c_nodes[0].im[-15] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-16]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-16],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-16],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-16],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-16],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-16],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-16], c_nodes[0].im[-16] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.im[-17]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.im[-17],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.im[-17],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.im[-17],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.im[-17],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.im[-17],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.im[-17], c_nodes[0].im[-17] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-17]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-17],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-17],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-17],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-17],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-17],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-17], c_nodes[0].re[-17] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[9]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[9], c_nodes[0].re[9]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[8]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[8],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[8],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[8],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[8],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[8],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[8], c_nodes[0].re[8]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[7]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[7],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[7],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[7],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[7],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[7],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[7], c_nodes[0].re[7]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[6]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[6],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[6],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[6],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[6],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[6],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[6], c_nodes[0].re[6]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[5]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[5],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[5],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[5],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[5],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[5],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[5], c_nodes[0].re[5]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[4]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[4],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[4],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[4],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[4],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[4],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[4], c_nodes[0].re[4]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[3]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[3],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[3],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[3],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[3],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[3],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[3], c_nodes[0].re[3]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[2]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[2],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[2],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[2],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[2],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[2],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[2], c_nodes[0].re[2]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[1]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[1],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[1],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[1],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[1],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[1],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[1], c_nodes[0].re[1]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[0]        ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[0],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[0],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[0],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[0],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[0],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[0], c_nodes[0].re[0]     ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-1]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-1],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-1],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-1],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-1],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-1],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-1], c_nodes[0].re[-1]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-2]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-2],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-2],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-2],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-2],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-2],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-2], c_nodes[0].re[-2]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-3]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-3],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-3],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-3],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-3],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-3],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-3], c_nodes[0].re[-3]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-5]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-5],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-5],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-5],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-5],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-5],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-5], c_nodes[0].re[-5]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-18]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-18],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-18],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-18],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-18],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-18],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-18], c_nodes[0].re[-18] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-16]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-16],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-16],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-16],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-16],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-16],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-16], c_nodes[0].re[-16] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-15]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-15],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-15],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-15],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-15],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-15],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-15], c_nodes[0].re[-15] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-14]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-14],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-14],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-14],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-14],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-14],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-14], c_nodes[0].re[-14] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-13]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-13],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-13],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-13],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-13],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-13],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-13], c_nodes[0].re[-13] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-12]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-12],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-12],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-12],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-12],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-12],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-12], c_nodes[0].re[-12] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-11]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-11],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-11],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-11],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-11],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-11],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-11], c_nodes[0].re[-11] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-10]      ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-10],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-10],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-10],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-10],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-10],                    ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-10], c_nodes[0].re[-10] ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-9]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-9],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-9],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-9],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-9],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-9],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-9], c_nodes[0].re[-9]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-8]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-8],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-8],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-8],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-8],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-8],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-8], c_nodes[0].re[-8]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-7]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-7],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-7],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-7],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-7],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-7],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-7], c_nodes[0].re[-7]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-6]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-6],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-6],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-6],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-6],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-6],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-6], c_nodes[0].re[-6]   ;
; mandelbrot_stage:\pipeline:6:p0|c_out.re[-4]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|c_out.re[-4],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|c_out.re[-4],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|c_out.re[-4],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|c_out.re[-4],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|c_out.re[-4],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|c_out.re[-4], c_nodes[0].re[-4]   ;
; mandelbrot_stage:\pipeline:6:p0|z_out.im[10]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:5:p0|z_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:5:p0|z_out.re[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:5:p0|z_out.re[8]                       ;
; mandelbrot_stage:\pipeline:5:p0|z_out.im[10]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:4:p0|z_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|z_out.re[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:4:p0|z_out.re[8]                       ;
; mandelbrot_stage:\pipeline:4:p0|z_out.im[10]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:3:p0|z_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|z_out.re[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:3:p0|z_out.re[8]                       ;
; mandelbrot_stage:\pipeline:3:p0|z_out.im[10]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:2:p0|z_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|z_out.re[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:2:p0|z_out.re[8]                       ;
; mandelbrot_stage:\pipeline:2:p0|z_out.im[10]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:1:p0|z_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|z_out.re[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:1:p0|z_out.re[8]                       ;
; mandelbrot_stage:\pipeline:1:p0|z_out.im[10]       ; Lost Fanouts       ; mandelbrot_stage:\pipeline:0:p0|z_out.re[10],                     ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|z_out.re[9],                      ;
;                                                    ;                    ; mandelbrot_stage:\pipeline:0:p0|z_out.re[8]                       ;
+----------------------------------------------------+--------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 86    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 86    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; hsync_reg[10]                           ; 1       ;
; vsync_reg[10]                           ; 1       ;
; hsync_reg[9]                            ; 1       ;
; vsync_reg[9]                            ; 1       ;
; hsync_reg[8]                            ; 1       ;
; vsync_reg[8]                            ; 1       ;
; hsync_reg[7]                            ; 1       ;
; vsync_reg[7]                            ; 1       ;
; hsync_reg[6]                            ; 1       ;
; vsync_reg[6]                            ; 1       ;
; hsync_reg[5]                            ; 1       ;
; vsync_reg[5]                            ; 1       ;
; hsync_reg[4]                            ; 1       ;
; vsync_reg[4]                            ; 1       ;
; hsync_reg[3]                            ; 1       ;
; vsync_reg[3]                            ; 1       ;
; hsync_reg[2]                            ; 1       ;
; vsync_reg[2]                            ; 1       ;
; hsync_reg[1]                            ; 1       ;
; vsync_reg[1]                            ; 1       ;
; hsync_reg[0]                            ; 1       ;
; vsync_reg[0]                            ; 1       ;
; Total number of inverted registers = 22 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |project2_ads ;
+----------------+-------------------------------+-----------------------------+
; Parameter Name ; Value                         ; Type                        ;
+----------------+-------------------------------+-----------------------------+
; num_iterations ; 10                            ; Signed Integer              ;
; horz_pixels    ; 800                           ; Signed Integer              ;
; vert_pixels    ; 600                           ; Signed Integer              ;
; h_pixels_inv   ; 00000000000000000000101000111 ; Unsigned Binary             ;
; v_pixels_inv   ; 00000000000000000000110110100 ; Unsigned Binary             ;
; thres_re       ; 00000000010000000000000000000 ; Unsigned Binary             ;
; thres_im       ; 00000000010000000000000000000 ; Unsigned Binary             ;
; min_real       ; 11111111101110011001100110100 ; Unsigned Binary             ;
; max_real       ; 00000000001000000000000000000 ; Unsigned Binary             ;
; min_im         ; 11111111110110011001100110100 ; Unsigned Binary             ;
; max_im         ; 00000000001001100110011001100 ; Unsigned Binary             ;
+----------------+-------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fsm:fsm                                                 ;
+----------------+--------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                    ; Type         ;
+----------------+--------------------------------------------------------------------------+--------------+
; vga_res        ; A(A(D"800",D"40",D"128",D"88"),A(D"600",D"1",D"4",D"23"),E"active_high") ; Array/Record ;
+----------------+--------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_25:clk|altpll:altpll_component ;
+-------------------------------+----------------------------+----------------------+
; Parameter Name                ; Value                      ; Type                 ;
+-------------------------------+----------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped              ;
; PLL_TYPE                      ; AUTO                       ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_25 ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped              ;
; SCAN_CHAIN                    ; LONG                       ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped              ;
; LOCK_HIGH                     ; 1                          ; Untyped              ;
; LOCK_LOW                      ; 1                          ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped              ;
; SKIP_VCO                      ; OFF                        ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped              ;
; BANDWIDTH                     ; 0                          ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped              ;
; DOWN_SPREAD                   ; 0                          ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 4                          ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                          ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped              ;
; DPA_DIVIDER                   ; 0                          ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped              ;
; VCO_MIN                       ; 0                          ; Untyped              ;
; VCO_MAX                       ; 0                          ; Untyped              ;
; VCO_CENTER                    ; 0                          ; Untyped              ;
; PFD_MIN                       ; 0                          ; Untyped              ;
; PFD_MAX                       ; 0                          ; Untyped              ;
; M_INITIAL                     ; 0                          ; Untyped              ;
; M                             ; 0                          ; Untyped              ;
; N                             ; 1                          ; Untyped              ;
; M2                            ; 1                          ; Untyped              ;
; N2                            ; 1                          ; Untyped              ;
; SS                            ; 1                          ; Untyped              ;
; C0_HIGH                       ; 0                          ; Untyped              ;
; C1_HIGH                       ; 0                          ; Untyped              ;
; C2_HIGH                       ; 0                          ; Untyped              ;
; C3_HIGH                       ; 0                          ; Untyped              ;
; C4_HIGH                       ; 0                          ; Untyped              ;
; C5_HIGH                       ; 0                          ; Untyped              ;
; C6_HIGH                       ; 0                          ; Untyped              ;
; C7_HIGH                       ; 0                          ; Untyped              ;
; C8_HIGH                       ; 0                          ; Untyped              ;
; C9_HIGH                       ; 0                          ; Untyped              ;
; C0_LOW                        ; 0                          ; Untyped              ;
; C1_LOW                        ; 0                          ; Untyped              ;
; C2_LOW                        ; 0                          ; Untyped              ;
; C3_LOW                        ; 0                          ; Untyped              ;
; C4_LOW                        ; 0                          ; Untyped              ;
; C5_LOW                        ; 0                          ; Untyped              ;
; C6_LOW                        ; 0                          ; Untyped              ;
; C7_LOW                        ; 0                          ; Untyped              ;
; C8_LOW                        ; 0                          ; Untyped              ;
; C9_LOW                        ; 0                          ; Untyped              ;
; C0_INITIAL                    ; 0                          ; Untyped              ;
; C1_INITIAL                    ; 0                          ; Untyped              ;
; C2_INITIAL                    ; 0                          ; Untyped              ;
; C3_INITIAL                    ; 0                          ; Untyped              ;
; C4_INITIAL                    ; 0                          ; Untyped              ;
; C5_INITIAL                    ; 0                          ; Untyped              ;
; C6_INITIAL                    ; 0                          ; Untyped              ;
; C7_INITIAL                    ; 0                          ; Untyped              ;
; C8_INITIAL                    ; 0                          ; Untyped              ;
; C9_INITIAL                    ; 0                          ; Untyped              ;
; C0_MODE                       ; BYPASS                     ; Untyped              ;
; C1_MODE                       ; BYPASS                     ; Untyped              ;
; C2_MODE                       ; BYPASS                     ; Untyped              ;
; C3_MODE                       ; BYPASS                     ; Untyped              ;
; C4_MODE                       ; BYPASS                     ; Untyped              ;
; C5_MODE                       ; BYPASS                     ; Untyped              ;
; C6_MODE                       ; BYPASS                     ; Untyped              ;
; C7_MODE                       ; BYPASS                     ; Untyped              ;
; C8_MODE                       ; BYPASS                     ; Untyped              ;
; C9_MODE                       ; BYPASS                     ; Untyped              ;
; C0_PH                         ; 0                          ; Untyped              ;
; C1_PH                         ; 0                          ; Untyped              ;
; C2_PH                         ; 0                          ; Untyped              ;
; C3_PH                         ; 0                          ; Untyped              ;
; C4_PH                         ; 0                          ; Untyped              ;
; C5_PH                         ; 0                          ; Untyped              ;
; C6_PH                         ; 0                          ; Untyped              ;
; C7_PH                         ; 0                          ; Untyped              ;
; C8_PH                         ; 0                          ; Untyped              ;
; C9_PH                         ; 0                          ; Untyped              ;
; L0_HIGH                       ; 1                          ; Untyped              ;
; L1_HIGH                       ; 1                          ; Untyped              ;
; G0_HIGH                       ; 1                          ; Untyped              ;
; G1_HIGH                       ; 1                          ; Untyped              ;
; G2_HIGH                       ; 1                          ; Untyped              ;
; G3_HIGH                       ; 1                          ; Untyped              ;
; E0_HIGH                       ; 1                          ; Untyped              ;
; E1_HIGH                       ; 1                          ; Untyped              ;
; E2_HIGH                       ; 1                          ; Untyped              ;
; E3_HIGH                       ; 1                          ; Untyped              ;
; L0_LOW                        ; 1                          ; Untyped              ;
; L1_LOW                        ; 1                          ; Untyped              ;
; G0_LOW                        ; 1                          ; Untyped              ;
; G1_LOW                        ; 1                          ; Untyped              ;
; G2_LOW                        ; 1                          ; Untyped              ;
; G3_LOW                        ; 1                          ; Untyped              ;
; E0_LOW                        ; 1                          ; Untyped              ;
; E1_LOW                        ; 1                          ; Untyped              ;
; E2_LOW                        ; 1                          ; Untyped              ;
; E3_LOW                        ; 1                          ; Untyped              ;
; L0_INITIAL                    ; 1                          ; Untyped              ;
; L1_INITIAL                    ; 1                          ; Untyped              ;
; G0_INITIAL                    ; 1                          ; Untyped              ;
; G1_INITIAL                    ; 1                          ; Untyped              ;
; G2_INITIAL                    ; 1                          ; Untyped              ;
; G3_INITIAL                    ; 1                          ; Untyped              ;
; E0_INITIAL                    ; 1                          ; Untyped              ;
; E1_INITIAL                    ; 1                          ; Untyped              ;
; E2_INITIAL                    ; 1                          ; Untyped              ;
; E3_INITIAL                    ; 1                          ; Untyped              ;
; L0_MODE                       ; BYPASS                     ; Untyped              ;
; L1_MODE                       ; BYPASS                     ; Untyped              ;
; G0_MODE                       ; BYPASS                     ; Untyped              ;
; G1_MODE                       ; BYPASS                     ; Untyped              ;
; G2_MODE                       ; BYPASS                     ; Untyped              ;
; G3_MODE                       ; BYPASS                     ; Untyped              ;
; E0_MODE                       ; BYPASS                     ; Untyped              ;
; E1_MODE                       ; BYPASS                     ; Untyped              ;
; E2_MODE                       ; BYPASS                     ; Untyped              ;
; E3_MODE                       ; BYPASS                     ; Untyped              ;
; L0_PH                         ; 0                          ; Untyped              ;
; L1_PH                         ; 0                          ; Untyped              ;
; G0_PH                         ; 0                          ; Untyped              ;
; G1_PH                         ; 0                          ; Untyped              ;
; G2_PH                         ; 0                          ; Untyped              ;
; G3_PH                         ; 0                          ; Untyped              ;
; E0_PH                         ; 0                          ; Untyped              ;
; E1_PH                         ; 0                          ; Untyped              ;
; E2_PH                         ; 0                          ; Untyped              ;
; E3_PH                         ; 0                          ; Untyped              ;
; M_PH                          ; 0                          ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped              ;
; CLK0_COUNTER                  ; G0                         ; Untyped              ;
; CLK1_COUNTER                  ; G0                         ; Untyped              ;
; CLK2_COUNTER                  ; G0                         ; Untyped              ;
; CLK3_COUNTER                  ; G0                         ; Untyped              ;
; CLK4_COUNTER                  ; G0                         ; Untyped              ;
; CLK5_COUNTER                  ; G0                         ; Untyped              ;
; CLK6_COUNTER                  ; E0                         ; Untyped              ;
; CLK7_COUNTER                  ; E1                         ; Untyped              ;
; CLK8_COUNTER                  ; E2                         ; Untyped              ;
; CLK9_COUNTER                  ; E3                         ; Untyped              ;
; L0_TIME_DELAY                 ; 0                          ; Untyped              ;
; L1_TIME_DELAY                 ; 0                          ; Untyped              ;
; G0_TIME_DELAY                 ; 0                          ; Untyped              ;
; G1_TIME_DELAY                 ; 0                          ; Untyped              ;
; G2_TIME_DELAY                 ; 0                          ; Untyped              ;
; G3_TIME_DELAY                 ; 0                          ; Untyped              ;
; E0_TIME_DELAY                 ; 0                          ; Untyped              ;
; E1_TIME_DELAY                 ; 0                          ; Untyped              ;
; E2_TIME_DELAY                 ; 0                          ; Untyped              ;
; E3_TIME_DELAY                 ; 0                          ; Untyped              ;
; M_TIME_DELAY                  ; 0                          ; Untyped              ;
; N_TIME_DELAY                  ; 0                          ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped              ;
; ENABLE0_COUNTER               ; L0                         ; Untyped              ;
; ENABLE1_COUNTER               ; L0                         ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped              ;
; LOOP_FILTER_C                 ; 5                          ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped              ;
; VCO_POST_SCALE                ; 0                          ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped              ;
; M_TEST_SOURCE                 ; 5                          ; Untyped              ;
; C0_TEST_SOURCE                ; 5                          ; Untyped              ;
; C1_TEST_SOURCE                ; 5                          ; Untyped              ;
; C2_TEST_SOURCE                ; 5                          ; Untyped              ;
; C3_TEST_SOURCE                ; 5                          ; Untyped              ;
; C4_TEST_SOURCE                ; 5                          ; Untyped              ;
; C5_TEST_SOURCE                ; 5                          ; Untyped              ;
; C6_TEST_SOURCE                ; 5                          ; Untyped              ;
; C7_TEST_SOURCE                ; 5                          ; Untyped              ;
; C8_TEST_SOURCE                ; 5                          ; Untyped              ;
; C9_TEST_SOURCE                ; 5                          ; Untyped              ;
; CBXI_PARAMETER                ; clock_25_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped              ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE       ;
+-------------------------------+----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:0:p0 ;
+----------------+-------------------------------+-----------------------------+
; Parameter Name ; Value                         ; Type                        ;
+----------------+-------------------------------+-----------------------------+
; threshold      ; 00000001000000000000000000000 ; Unsigned Binary             ;
; stage_number   ; 0                             ; Signed Integer              ;
+----------------+-------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:1:p0 ;
+----------------+-------------------------------+-----------------------------+
; Parameter Name ; Value                         ; Type                        ;
+----------------+-------------------------------+-----------------------------+
; threshold      ; 00000001000000000000000000000 ; Unsigned Binary             ;
; stage_number   ; 1                             ; Signed Integer              ;
+----------------+-------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:2:p0 ;
+----------------+-------------------------------+-----------------------------+
; Parameter Name ; Value                         ; Type                        ;
+----------------+-------------------------------+-----------------------------+
; threshold      ; 00000001000000000000000000000 ; Unsigned Binary             ;
; stage_number   ; 2                             ; Signed Integer              ;
+----------------+-------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:3:p0 ;
+----------------+-------------------------------+-----------------------------+
; Parameter Name ; Value                         ; Type                        ;
+----------------+-------------------------------+-----------------------------+
; threshold      ; 00000001000000000000000000000 ; Unsigned Binary             ;
; stage_number   ; 3                             ; Signed Integer              ;
+----------------+-------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:4:p0 ;
+----------------+-------------------------------+-----------------------------+
; Parameter Name ; Value                         ; Type                        ;
+----------------+-------------------------------+-----------------------------+
; threshold      ; 00000001000000000000000000000 ; Unsigned Binary             ;
; stage_number   ; 4                             ; Signed Integer              ;
+----------------+-------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:5:p0 ;
+----------------+-------------------------------+-----------------------------+
; Parameter Name ; Value                         ; Type                        ;
+----------------+-------------------------------+-----------------------------+
; threshold      ; 00000001000000000000000000000 ; Unsigned Binary             ;
; stage_number   ; 5                             ; Signed Integer              ;
+----------------+-------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:6:p0 ;
+----------------+-------------------------------+-----------------------------+
; Parameter Name ; Value                         ; Type                        ;
+----------------+-------------------------------+-----------------------------+
; threshold      ; 00000001000000000000000000000 ; Unsigned Binary             ;
; stage_number   ; 6                             ; Signed Integer              ;
+----------------+-------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:7:p0 ;
+----------------+-------------------------------+-----------------------------+
; Parameter Name ; Value                         ; Type                        ;
+----------------+-------------------------------+-----------------------------+
; threshold      ; 00000001000000000000000000000 ; Unsigned Binary             ;
; stage_number   ; 7                             ; Signed Integer              ;
+----------------+-------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:8:p0 ;
+----------------+-------------------------------+-----------------------------+
; Parameter Name ; Value                         ; Type                        ;
+----------------+-------------------------------+-----------------------------+
; threshold      ; 00000001000000000000000000000 ; Unsigned Binary             ;
; stage_number   ; 8                             ; Signed Integer              ;
+----------------+-------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_stage:\pipeline:9:p0 ;
+----------------+-------------------------------+-----------------------------+
; Parameter Name ; Value                         ; Type                        ;
+----------------+-------------------------------+-----------------------------+
; threshold      ; 00000001000000000000000000000 ; Unsigned Binary             ;
; stage_number   ; 9                             ; Signed Integer              ;
+----------------+-------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_rgb_out:output ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; num_iterations ; 10    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; clock_25:clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pipeline_rgb_out:output" ;
+-------------+-------+----------+--------------------+
; Port        ; Type  ; Severity ; Details            ;
+-------------+-------+----------+--------------------+
; point_valid ; Input ; Info     ; Stuck at GND       ;
+-------------+-------+----------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_stage:\pipeline:9:p0"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; c_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_stage:\pipeline:0:p0" ;
+----------------+-------+----------+-------------------------+
; Port           ; Type  ; Severity ; Details                 ;
+----------------+-------+----------+-------------------------+
; z_in           ; Input ; Info     ; Stuck at GND            ;
; overflow_in    ; Input ; Info     ; Stuck at GND            ;
; table_index_in ; Input ; Info     ; Stuck at GND            ;
+----------------+-------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_fsm:fsm"                                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; point_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 86                          ;
;     CLR               ; 86                          ;
; cycloneiii_lcell_comb ; 114                         ;
;     arith             ; 60                          ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 54                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 7                           ;
;         4 data inputs ; 39                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 16.40                       ;
; Average LUT depth     ; 11.35                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Wed Nov 15 18:01:06 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vga_output.vhd
    Info (12022): Found design unit 1: vga_output-top File: /home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd Line: 30
    Info (12023): Found entity 1: vga_output File: /home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file rgb_out.vhd
    Info (12022): Found design unit 1: rgb_out-gen File: /home/smcginn-adsd/src/ads/ads_project2/rgb_out.vhd Line: 22
    Info (12023): Found entity 1: rgb_out File: /home/smcginn-adsd/src/ads/ads_project2/rgb_out.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file ads_fixed.vhd
    Info (12022): Found design unit 1: ads_fixed (ads) File: /home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd Line: 7
    Info (12022): Found design unit 2: ads_fixed-body File: /home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd Line: 60
Info (12021): Found 2 design units, including 0 entities, in source file ads_complex.vhd
    Info (12022): Found design unit 1: ads_complex_pkg (ads) File: /home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd Line: 6
    Info (12022): Found design unit 2: ads_complex_pkg-body File: /home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd Line: 58
Info (12021): Found 2 design units, including 0 entities, in source file vga_data.vhd
    Info (12022): Found design unit 1: vga_data (vga) File: /home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd Line: 4
    Info (12022): Found design unit 2: vga_data-body File: /home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd Line: 133
Info (12021): Found 2 design units, including 1 entities, in source file vga_fsm.vhd
    Info (12022): Found design unit 1: vga_fsm-fsm File: /home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd Line: 26
    Info (12023): Found entity 1: vga_fsm File: /home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vga_test.vhd
    Info (12022): Found design unit 1: vga_test-test_fixture File: /home/smcginn-adsd/src/ads/ads_project2/vga_test.vhd Line: 13
    Info (12023): Found entity 1: vga_test File: /home/smcginn-adsd/src/ads/ads_project2/vga_test.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file project2_ads.vhd
    Info (12022): Found design unit 1: project2_ads-top_arch File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 53
    Info (12023): Found entity 1: project2_ads File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file project2_pkg.vhd
    Info (12022): Found design unit 1: project2_pkg File: /home/smcginn-adsd/src/ads/ads_project2/project2_pkg.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file mandelbrot_stage.vhd
    Info (12022): Found design unit 1: mandelbrot_stage-behavior File: /home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd Line: 44
    Info (12023): Found entity 1: mandelbrot_stage File: /home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file pipeline_rgb_out.vhd
    Info (12022): Found design unit 1: pipeline_rgb_out-gen File: /home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd Line: 32
    Info (12023): Found entity 1: pipeline_rgb_out File: /home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd Line: 13
Info (12021): Found 2 design units, including 0 entities, in source file vga_pkg.vhd
    Info (12022): Found design unit 1: vga_pkg (vga) File: /home/smcginn-adsd/src/ads/ads_project2/vga_pkg.vhd Line: 9
    Info (12022): Found design unit 2: vga_pkg-body File: /home/smcginn-adsd/src/ads/ads_project2/vga_pkg.vhd Line: 94
Info (12021): Found 2 design units, including 1 entities, in source file clock_25.vhd
    Info (12022): Found design unit 1: clock_25-SYN File: /home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd Line: 53
    Info (12023): Found entity 1: clock_25 File: /home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd Line: 43
Info (12127): Elaborating entity "project2_ads" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at project2_ads.vhd(69): object "point_valid" assigned a value but never read File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 69
Warning (10631): VHDL Process Statement warning at project2_ads.vhd(121): inferring latch(es) for signal or variable "point_valid_array", which holds its previous value in one or more paths through the process File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 121
Info (10041): Inferred latch for "point_valid_array[10]" at project2_ads.vhd(121) File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 121
Info (12128): Elaborating entity "vga_fsm" for hierarchy "vga_fsm:fsm" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 96
Info (12128): Elaborating entity "clock_25" for hierarchy "clock_25:clk" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 113
Info (12128): Elaborating entity "altpll" for hierarchy "clock_25:clk|altpll:altpll_component" File: /home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd Line: 139
Info (12130): Elaborated megafunction instantiation "clock_25:clk|altpll:altpll_component" File: /home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd Line: 139
Info (12133): Instantiated megafunction "clock_25:clk|altpll:altpll_component" with the following parameter: File: /home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd Line: 139
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_25"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_25_altpll.v
    Info (12023): Found entity 1: clock_25_altpll File: /home/smcginn-adsd/src/ads/ads_project2/db/clock_25_altpll.v Line: 30
Info (12128): Elaborating entity "clock_25_altpll" for hierarchy "clock_25:clk|altpll:altpll_component|clock_25_altpll:auto_generated" File: /home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "mandelbrot_stage" for hierarchy "mandelbrot_stage:\pipeline:0:p0" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 145
Info (12128): Elaborating entity "mandelbrot_stage" for hierarchy "mandelbrot_stage:\pipeline:1:p0" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 145
Info (12128): Elaborating entity "mandelbrot_stage" for hierarchy "mandelbrot_stage:\pipeline:2:p0" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 145
Info (12128): Elaborating entity "mandelbrot_stage" for hierarchy "mandelbrot_stage:\pipeline:3:p0" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 145
Info (12128): Elaborating entity "mandelbrot_stage" for hierarchy "mandelbrot_stage:\pipeline:4:p0" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 145
Info (12128): Elaborating entity "mandelbrot_stage" for hierarchy "mandelbrot_stage:\pipeline:5:p0" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 145
Info (12128): Elaborating entity "mandelbrot_stage" for hierarchy "mandelbrot_stage:\pipeline:6:p0" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 145
Info (12128): Elaborating entity "mandelbrot_stage" for hierarchy "mandelbrot_stage:\pipeline:7:p0" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 145
Info (12128): Elaborating entity "mandelbrot_stage" for hierarchy "mandelbrot_stage:\pipeline:8:p0" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 145
Info (12128): Elaborating entity "mandelbrot_stage" for hierarchy "mandelbrot_stage:\pipeline:9:p0" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 145
Info (12128): Elaborating entity "pipeline_rgb_out" for hierarchy "pipeline_rgb_out:output" File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 189
Info (13000): Registers with preset signals will power-up high File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 123
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "r_out[0]" is stuck at GND File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 43
    Warning (13410): Pin "r_out[1]" is stuck at GND File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 43
    Warning (13410): Pin "r_out[2]" is stuck at GND File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 43
    Warning (13410): Pin "r_out[3]" is stuck at GND File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 43
    Warning (13410): Pin "g_out[0]" is stuck at GND File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 44
    Warning (13410): Pin "g_out[1]" is stuck at GND File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 44
    Warning (13410): Pin "g_out[2]" is stuck at GND File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 44
    Warning (13410): Pin "g_out[3]" is stuck at GND File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 44
    Warning (13410): Pin "b_out[0]" is stuck at GND File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 45
    Warning (13410): Pin "b_out[1]" is stuck at GND File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 45
    Warning (13410): Pin "b_out[2]" is stuck at GND File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 45
    Warning (13410): Pin "b_out[3]" is stuck at GND File: /home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd Line: 45
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1059 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 204 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 185 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 466 megabytes
    Info: Processing ended: Wed Nov 15 18:01:18 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23


