{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1506711042095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1506711042095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 15:50:41 2017 " "Processing started: Fri Sep 29 15:50:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1506711042095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1506711042095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off REC_PONT_FLUT -c REC_PONT_FLUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off REC_PONT_FLUT -c REC_PONT_FLUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1506711042095 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1506711042685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rec_pont_flut.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rec_pont_flut.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REC_PONT_FLUT " "Found entity 1: REC_PONT_FLUT" {  } { { "REC_PONT_FLUT.bdf" "" { Schematic "F:/aula20170929/REC_PONT_FLUT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506711042795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506711042795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rec_pont_flut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rec_pont_flut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minhaFSM-arq " "Found design unit 1: minhaFSM-arq" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506711043505 ""} { "Info" "ISGN_ENTITY_NAME" "1 minhaFSM " "Found entity 1: minhaFSM" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506711043505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506711043505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d7segm-arq " "Found design unit 1: d7segm-arq" {  } { { "display.vhd" "" { Text "F:/aula20170929/display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506711043535 ""} { "Info" "ISGN_ENTITY_NAME" "1 d7segm " "Found entity 1: d7segm" {  } { { "display.vhd" "" { Text "F:/aula20170929/display.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506711043535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506711043535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REC_PONT_FLUT " "Elaborating entity \"REC_PONT_FLUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1506711043625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minhaFSM minhaFSM:inst5 " "Elaborating entity \"minhaFSM\" for hierarchy \"minhaFSM:inst5\"" {  } { { "REC_PONT_FLUT.bdf" "inst5" { Schematic "F:/aula20170929/REC_PONT_FLUT.bdf" { { 96 632 824 208 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506711043645 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(28) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(28): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(30) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(30): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(38) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(38): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(46) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(46): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(48) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(48): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(50) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(50): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(58) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(58): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(66) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(66): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(68) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(68): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(70) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(70): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(78) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(78): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(80) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(80): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(88) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(88): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(96) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(96): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(98) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(98): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice REC_PONT_FLUT.vhd(117) " "VHDL Process Statement warning at REC_PONT_FLUT.vhd(117): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REC_PONT_FLUT.vhd" "" { Text "F:/aula20170929/REC_PONT_FLUT.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506711043645 "|REC_PONT_FLUT|minhaFSM:inst5"}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.vhd 2 1 " "Using design file registrador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-arq " "Found design unit 1: registrador-arq" {  } { { "registrador.vhd" "" { Text "F:/aula20170929/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506711043705 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "F:/aula20170929/registrador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506711043705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1506711043705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst1 " "Elaborating entity \"registrador\" for hierarchy \"registrador:inst1\"" {  } { { "REC_PONT_FLUT.bdf" "inst1" { Schematic "F:/aula20170929/REC_PONT_FLUT.bdf" { { 208 408 568 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506711043715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d7segm d7segm:inst " "Elaborating entity \"d7segm\" for hierarchy \"d7segm:inst\"" {  } { { "REC_PONT_FLUT.bdf" "inst" { Schematic "F:/aula20170929/REC_PONT_FLUT.bdf" { { 56 928 1104 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506711043735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1506711044835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1506711045525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506711045525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1506711045795 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1506711045795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1506711045795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1506711045795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1506711045965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 15:50:45 2017 " "Processing ended: Fri Sep 29 15:50:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1506711045965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1506711045965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1506711045965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1506711045965 ""}
