\subsection{S\+YN Architecture Reference}
\label{classtx__outfifo__16__to__32_1_1SYN}\index{S\+YN@{S\+YN}}


Collaboration diagram for S\+YN\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=195pt]{d3/d21/classtx__outfifo__16__to__32_1_1SYN__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf dcfifo\+\_\+mixed\+\_\+widths}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf dcfifo\+\_\+mixed\+\_\+widths\+\_\+component}  {\bfseries dcfifo\+\_\+mixed\+\_\+widths}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 63} of file {\bf tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}.



\subsubsection{Member Data Documentation}
\index{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}!dcfifo\+\_\+mixed\+\_\+widths@{dcfifo\+\_\+mixed\+\_\+widths}}
\index{dcfifo\+\_\+mixed\+\_\+widths@{dcfifo\+\_\+mixed\+\_\+widths}!tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}}
\paragraph[{dcfifo\+\_\+mixed\+\_\+widths}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dcfifo\+\_\+mixed\+\_\+widths} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classtx__outfifo__16__to__32_1_1SYN_a4e43f755c8710023ef8afdef8cf3d07a}


Definition at line {\bf 75} of file {\bf tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}.

\index{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}!dcfifo\+\_\+mixed\+\_\+widths\+\_\+component@{dcfifo\+\_\+mixed\+\_\+widths\+\_\+component}}
\index{dcfifo\+\_\+mixed\+\_\+widths\+\_\+component@{dcfifo\+\_\+mixed\+\_\+widths\+\_\+component}!tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}}
\paragraph[{dcfifo\+\_\+mixed\+\_\+widths\+\_\+component}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dcfifo\+\_\+mixed\+\_\+widths\+\_\+component} {\bfseries \textcolor{vhdlchar}{dcfifo\+\_\+mixed\+\_\+widths}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__outfifo__16__to__32_1_1SYN_a26bb08bead295960c5a436842e8db123}


Definition at line {\bf 151} of file {\bf tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}.

\index{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}!sub\+\_\+wire0@{sub\+\_\+wire0}}
\index{sub\+\_\+wire0@{sub\+\_\+wire0}!tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__outfifo__16__to__32_1_1SYN_a8b3791b90f4599898b227bcb6baf52d5}


Definition at line {\bf 65} of file {\bf tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}.

\index{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}!sub\+\_\+wire1@{sub\+\_\+wire1}}
\index{sub\+\_\+wire1@{sub\+\_\+wire1}!tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__outfifo__16__to__32_1_1SYN_a17dd32744e7223a428c475303567018e}


Definition at line {\bf 66} of file {\bf tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}.

\index{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}!sub\+\_\+wire2@{sub\+\_\+wire2}}
\index{sub\+\_\+wire2@{sub\+\_\+wire2}!tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__outfifo__16__to__32_1_1SYN_a0a0fd98f6683e3e62bb55434514ea0e3}


Definition at line {\bf 67} of file {\bf tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}.

\index{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}!sub\+\_\+wire3@{sub\+\_\+wire3}}
\index{sub\+\_\+wire3@{sub\+\_\+wire3}!tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__outfifo__16__to__32_1_1SYN_a17dc130b7a96e1f7292db92b977218a8}


Definition at line {\bf 68} of file {\bf tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}.

\index{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}!sub\+\_\+wire4@{sub\+\_\+wire4}}
\index{sub\+\_\+wire4@{sub\+\_\+wire4}!tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__outfifo__16__to__32_1_1SYN_a1743b96eadf0499d106535e1a9241b2a}


Definition at line {\bf 69} of file {\bf tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}.

\index{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}!sub\+\_\+wire5@{sub\+\_\+wire5}}
\index{sub\+\_\+wire5@{sub\+\_\+wire5}!tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__outfifo__16__to__32_1_1SYN_a428d095cdf1fa14d47c103e910135ebb}


Definition at line {\bf 70} of file {\bf tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}.

\index{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}!sub\+\_\+wire6@{sub\+\_\+wire6}}
\index{sub\+\_\+wire6@{sub\+\_\+wire6}!tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN@{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__outfifo__16__to__32_1_1SYN_a18791eb0608ed4ce1bfd6d81c225996f}


Definition at line {\bf 71} of file {\bf tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/tx\+\_\+outfifo\+\_\+mimo/{\bf tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}\end{DoxyCompactItemize}
