{
  "version": "0.1.0",
  "types": {
    "peripherals": {
      "AES": {
        "description": "Advanced encryption standard hardware\n      accelerator",
        "children": {
          "registers": {
            "CR": {
              "description": "control register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DMAOUTEN": {
                    "description": "Enable DMA management of data output\n              phase",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Disable DMA Output",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Enabled DMA Output",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DMAINEN": {
                    "description": "Enable DMA management of data input\n              phase",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Disable DMA Input",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Enable DMA Input",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ERRIE": {
                    "description": "Error interrupt enable",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Disable (mask) error interrupt",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Enable error interrupt",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CCFIE": {
                    "description": "CCF flag interrupt enable",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Disable (mask) CCF interrupt",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Enable CCF interrupt",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ERRC": {
                    "description": "Error clear",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clear RDERR and WRERR flags",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CCFC": {
                    "description": "Computation Complete Flag\n              Clear",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clear computation complete flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CHMOD": {
                    "description": "AES chaining mode",
                    "offset": 5,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "ECB": {
                            "description": "Electronic codebook (ECB)",
                            "value": 0
                          },
                          "CBC": {
                            "description": "Cipher-Block Chaining (CBC)",
                            "value": 1
                          },
                          "CTR": {
                            "description": "Counter Mode (CTR)",
                            "value": 2
                          }
                        }
                      }
                    }
                  },
                  "MODE": {
                    "description": "AES operating mode",
                    "offset": 3,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Mode1": {
                            "description": "Mode 1: encryption",
                            "value": 0
                          },
                          "Mode2": {
                            "description": "Mode 2: key derivation (or key preparation for ECB/CBC decryption)",
                            "value": 1
                          },
                          "Mode3": {
                            "description": "Mode 3: decryption",
                            "value": 2
                          },
                          "Mode4": {
                            "description": "Mode 4: key derivation then single decryption",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "DATATYPE": {
                    "description": "Data type selection (for data in and\n              data out to/from the cryptographic\n              block)",
                    "offset": 1,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "None": {
                            "description": "Word",
                            "value": 0
                          },
                          "HalfWord": {
                            "description": "Half-word (16-bit)",
                            "value": 1
                          },
                          "Byte": {
                            "description": "Byte (8-bit)",
                            "value": 2
                          },
                          "Bit": {
                            "description": "Bit",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "EN": {
                    "description": "AES enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Disable AES",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Enable AES",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "WRERR": {
                    "description": "Write error flag",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoError": {
                            "description": "Write error not detected",
                            "value": 0
                          },
                          "Error": {
                            "description": "Write error detected",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RDERR": {
                    "description": "Read error flag",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoError": {
                            "description": "Read error not detected",
                            "value": 0
                          },
                          "Error": {
                            "description": "Read error detected",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CCF": {
                    "description": "Computation complete flag",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Complete": {
                            "description": "Computation complete",
                            "value": 0
                          },
                          "NotComplete": {
                            "description": "Computation not complete",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "DINR": {
              "description": "data input register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DIN": {
                    "description": "Data Input Register.",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "DOUTR": {
              "description": "data output register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "DOUT": {
                    "description": "Data output register",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "KEYR0": {
              "description": "key register 0",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "KEY0": {
                    "description": "Data Output Register (LSB key\n              [31:0])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "KEYR1": {
              "description": "key register 1",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "KEY1": {
                    "description": "AES key register (key\n              [63:32])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "KEYR2": {
              "description": "key register 2",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "KEY2": {
                    "description": "AES key register (key\n              [95:64])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "KEYR3": {
              "description": "key register 3",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "KEY3": {
                    "description": "AES key register (MSB key\n              [127:96])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "IVR0": {
              "description": "initialization vector register\n          0",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IV0": {
                    "description": "initialization vector register (LSB IVR\n              [31:0])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "IVR1": {
              "description": "initialization vector register\n          1",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IV1": {
                    "description": "Initialization Vector Register (IVR\n              [63:32])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "IVR2": {
              "description": "initialization vector register\n          2",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IV2": {
                    "description": "Initialization Vector Register (IVR\n              [95:64])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "IVR3": {
              "description": "initialization vector register\n          3",
              "offset": 44,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IV3": {
                    "description": "Initialization Vector Register (MSB IVR\n              [127:96])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            }
          }
        }
      },
      "DMA1": {
        "description": "Direct memory access controller",
        "children": {
          "registers": {
            "ISR": {
              "description": "interrupt status register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "TEIF7": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 27,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HTIF7": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 26,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TCIF7": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 25,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "GIF7": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TEIF6": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HTIF6": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TCIF6": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "GIF6": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TEIF5": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HTIF5": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TCIF5": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "GIF5": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TEIF4": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HTIF4": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TCIF4": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "GIF4": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TEIF3": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HTIF3": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TCIF3": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "GIF3": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TEIF2": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HTIF2": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TCIF2": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "GIF2": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TEIF1": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoError": {
                            "description": "No transfer error",
                            "value": 0
                          },
                          "Error": {
                            "description": "A transfer error has occured",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "HTIF1": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotHalf": {
                            "description": "No half transfer event",
                            "value": 0
                          },
                          "Half": {
                            "description": "A half transfer event has occured",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TCIF1": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotComplete": {
                            "description": "No transfer complete event",
                            "value": 0
                          },
                          "Complete": {
                            "description": "A transfer complete event has occured",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "GIF1": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoEvent": {
                            "description": "No transfer error, half event, complete event",
                            "value": 0
                          },
                          "Event": {
                            "description": "A transfer error, half event or complete event has occured",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "IFCR": {
              "description": "interrupt flag clear register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "CTEIF7": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 27,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHTIF7": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 26,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CTCIF7": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 25,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CGIF7": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CTEIF6": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHTIF6": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CTCIF6": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CGIF6": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CTEIF5": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHTIF5": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CTCIF5": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CGIF5": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CTEIF4": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHTIF4": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CTCIF4": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CGIF4": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CTEIF3": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHTIF3": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CTCIF3": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CGIF3": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CTEIF2": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHTIF2": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CTCIF2": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CGIF2": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CTEIF1": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the TEIF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CHTIF1": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the HTIF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CTCIF1": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the TCIF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CGIF1": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the GIF, TEIF, HTIF, TCIF flags in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CSELR": {
              "description": "channel selection register",
              "offset": 168,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "C7S": {
                    "description": "DMA channel 7 selection",
                    "offset": 24,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "C6S": {
                    "description": "DMA channel 6 selection",
                    "offset": 20,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "C5S": {
                    "description": "DMA channel 5 selection",
                    "offset": 16,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "C4S": {
                    "description": "DMA channel 4 selection",
                    "offset": 12,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "C3S": {
                    "description": "DMA channel 3 selection",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "C2S": {
                    "description": "DMA channel 2 selection",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "C1S": {
                    "description": "DMA channel 1 selection",
                    "offset": 0,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "NoMapping": {
                            "description": "Default mapping",
                            "value": 0
                          },
                          "Map1": {
                            "description": "Mapping 1",
                            "value": 1
                          },
                          "Map2": {
                            "description": "Mapping 2",
                            "value": 2
                          },
                          "Map3": {
                            "description": "Mapping 3",
                            "value": 3
                          },
                          "Map4": {
                            "description": "Mapping 4",
                            "value": 4
                          },
                          "Map5": {
                            "description": "Mapping 5",
                            "value": 5
                          },
                          "Map6": {
                            "description": "Mapping 6",
                            "value": 6
                          },
                          "Map7": {
                            "description": "Mapping 7",
                            "value": 7
                          },
                          "Map8": {
                            "description": "Mapping 8",
                            "value": 8
                          },
                          "Map9": {
                            "description": "Mapping 9",
                            "value": 9
                          },
                          "Map10": {
                            "description": "Mapping 10",
                            "value": 10
                          },
                          "Map11": {
                            "description": "Mapping 11",
                            "value": 11
                          },
                          "Map12": {
                            "description": "Mapping 12",
                            "value": 12
                          },
                          "Map13": {
                            "description": "Mapping 13",
                            "value": 13
                          },
                          "Map14": {
                            "description": "Mapping 14",
                            "value": 14
                          },
                          "Map15": {
                            "description": "Mapping 15",
                            "value": 15
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      },
      "CRC": {
        "description": "Cyclic redundancy check calculation\n      unit",
        "children": {
          "registers": {
            "DR": {
              "description": "Data register",
              "offset": 0,
              "size": 32,
              "reset_value": 4294967295,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DR": {
                    "description": "Data register bits",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "IDR": {
              "description": "Independent data register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IDR": {
                    "description": "General-purpose 8-bit data register\n              bits",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CR": {
              "description": "Control register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "REV_OUT": {
                    "description": "Reverse output data",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Normal": {
                            "description": "Bit order not affected",
                            "value": 0
                          },
                          "Reversed": {
                            "description": "Bit reversed output",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "REV_IN": {
                    "description": "Reverse input data",
                    "offset": 5,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Normal": {
                            "description": "Bit order not affected",
                            "value": 0
                          },
                          "Byte": {
                            "description": "Bit reversal done by byte",
                            "value": 1
                          },
                          "HalfWord": {
                            "description": "Bit reversal done by half-word",
                            "value": 2
                          },
                          "Word": {
                            "description": "Bit reversal done by word",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "POLYSIZE": {
                    "description": "Polynomial size",
                    "offset": 3,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Polysize32": {
                            "description": "32-bit polynomial",
                            "value": 0
                          },
                          "Polysize16": {
                            "description": "16-bit polynomial",
                            "value": 1
                          },
                          "Polysize8": {
                            "description": "8-bit polynomial",
                            "value": 2
                          },
                          "Polysize7": {
                            "description": "7-bit polynomial",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "RESET": {
                    "description": "RESET bit",
                    "offset": 0,
                    "size": 1,
                    "access": "write-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Reset": {
                            "description": "Resets the CRC calculation unit and sets the data register to 0xFFFF FFFF",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "INIT": {
              "description": "Initial CRC value",
              "offset": 16,
              "size": 32,
              "reset_value": 4294967295,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "INIT": {
                    "description": "Programmable initial CRC\n              value",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "POL": {
              "description": "polynomial",
              "offset": 20,
              "size": 32,
              "reset_value": 79764919,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "POL": {
                    "description": "Programmable polynomial",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "DR8": {
              "description": "Data register - byte sized",
              "offset": 0,
              "size": 8,
              "reset_value": 255,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DR8": {
                    "description": "Data register bits",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "DR16": {
              "description": "Data register - half-word sized",
              "offset": 0,
              "size": 16,
              "reset_value": 65535,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DR16": {
                    "description": "Data register bits",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            }
          }
        }
      },
      "GPIOA": {
        "description": "General-purpose I/Os",
        "children": {
          "registers": {
            "MODER": {
              "description": "GPIO port mode register",
              "offset": 0,
              "size": 32,
              "reset_value": 3959422207,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MODE0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Input": {
                            "description": "Input mode",
                            "value": 0
                          },
                          "Output": {
                            "description": "General purpose output mode",
                            "value": 1
                          },
                          "Alternate": {
                            "description": "Alternate function mode",
                            "value": 2
                          },
                          "Analog": {
                            "description": "Analog mode",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "MODE1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 16,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 18,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 20,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 22,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 24,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 26,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 28,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 30,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  }
                }
              }
            },
            "OTYPER": {
              "description": "GPIO port output type register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OT15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "PushPull": {
                            "description": "Output push-pull (reset state)",
                            "value": 0
                          },
                          "OpenDrain": {
                            "description": "Output open-drain",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "OSPEEDR": {
              "description": "GPIO port output speed\n          register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OSPEED15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 30,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 28,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 26,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 24,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 22,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 20,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 18,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 16,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "LowSpeed": {
                            "description": "Low speed",
                            "value": 0
                          },
                          "MediumSpeed": {
                            "description": "Medium speed",
                            "value": 1
                          },
                          "HighSpeed": {
                            "description": "High speed",
                            "value": 2
                          },
                          "VeryHighSpeed": {
                            "description": "Very high speed",
                            "value": 3
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "PUPDR": {
              "description": "GPIO port pull-up/pull-down\n          register",
              "offset": 12,
              "size": 32,
              "reset_value": 603979776,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PUPD15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 30,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 28,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 26,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 24,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 22,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 20,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 18,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 16,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Floating": {
                            "description": "No pull-up, pull-down",
                            "value": 0
                          },
                          "PullUp": {
                            "description": "Pull-up",
                            "value": 1
                          },
                          "PullDown": {
                            "description": "Pull-down",
                            "value": 2
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "IDR": {
              "description": "GPIO port input data register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "ID15": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID14": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID13": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID12": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID11": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID10": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID9": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID8": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID7": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID6": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID5": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID4": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID3": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID2": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID1": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID0": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Low": {
                            "description": "Input is logic low",
                            "value": 0
                          },
                          "High": {
                            "description": "Input is logic high",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "ODR": {
              "description": "GPIO port output data register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OD15": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD14": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD13": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD12": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD11": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD10": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD9": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD8": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD7": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD6": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD5": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD4": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD3": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD2": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD1": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD0": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Low": {
                            "description": "Set output to logic low",
                            "value": 0
                          },
                          "High": {
                            "description": "Set output to logic high",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "BSRR": {
              "description": "GPIO port bit set/reset\n          register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "BR15": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR14": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 30,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR13": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 29,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR12": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 28,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR11": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 27,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR10": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 26,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR9": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 25,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR8": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR7": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR6": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR5": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR4": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR3": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR2": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR1": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR0": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Reset": {
                            "description": "Resets the corresponding ODx bit",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "BS15": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS14": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS13": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS12": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS11": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS10": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS9": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS8": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS7": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS6": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS5": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS4": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS3": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS2": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS1": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS0": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Set": {
                            "description": "Sets the corresponding ODx bit",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "LCKR": {
              "description": "GPIO port configuration lock\n          register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LCKK": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotActive": {
                            "description": "Port configuration lock key not active",
                            "value": 0
                          },
                          "Active": {
                            "description": "Port configuration lock key active",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LCK15": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK14": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK13": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK12": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK11": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK10": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK9": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK8": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK7": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK6": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK5": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK4": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK3": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK2": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK1": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK0": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Unlocked": {
                            "description": "Port configuration not locked",
                            "value": 0
                          },
                          "Locked": {
                            "description": "Port configuration locked",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "AFRL": {
              "description": "GPIO alternate function low\n          register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AFSEL7": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 28,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL6": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 24,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL5": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 20,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL4": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 16,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL3": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 12,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL2": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL1": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL0": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 0,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "AF0": {
                            "description": "AF0",
                            "value": 0
                          },
                          "AF1": {
                            "description": "AF1",
                            "value": 1
                          },
                          "AF2": {
                            "description": "AF2",
                            "value": 2
                          },
                          "AF3": {
                            "description": "AF3",
                            "value": 3
                          },
                          "AF4": {
                            "description": "AF4",
                            "value": 4
                          },
                          "AF5": {
                            "description": "AF5",
                            "value": 5
                          },
                          "AF6": {
                            "description": "AF6",
                            "value": 6
                          },
                          "AF7": {
                            "description": "AF7",
                            "value": 7
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "AFRH": {
              "description": "GPIO alternate function high\n          register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AFSEL15": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 28,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL14": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 24,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL13": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 20,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL12": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 16,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL11": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 12,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL10": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL9": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL8": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 0,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "AF0": {
                            "description": "AF0",
                            "value": 0
                          },
                          "AF1": {
                            "description": "AF1",
                            "value": 1
                          },
                          "AF2": {
                            "description": "AF2",
                            "value": 2
                          },
                          "AF3": {
                            "description": "AF3",
                            "value": 3
                          },
                          "AF4": {
                            "description": "AF4",
                            "value": 4
                          },
                          "AF5": {
                            "description": "AF5",
                            "value": 5
                          },
                          "AF6": {
                            "description": "AF6",
                            "value": 6
                          },
                          "AF7": {
                            "description": "AF7",
                            "value": 7
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "BRR": {
              "description": "GPIO port bit reset register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "BR15": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR14": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR13": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR12": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR11": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR10": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR9": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR8": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR7": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR6": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR5": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR4": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR3": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR2": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR1": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR0": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoAction": {
                            "description": "No action on the corresponding ODx bit",
                            "value": 0
                          },
                          "Reset": {
                            "description": "Reset the ODx bit",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      },
      "GPIOB": {
        "description": "General-purpose I/Os",
        "children": {
          "registers": {
            "MODER": {
              "description": "GPIO port mode register",
              "offset": 0,
              "size": 32,
              "reset_value": 4294967295,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MODE15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 30,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 28,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 26,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 24,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 22,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 20,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 18,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 16,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "MODE0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Input": {
                            "description": "Input mode",
                            "value": 0
                          },
                          "Output": {
                            "description": "General purpose output mode",
                            "value": 1
                          },
                          "Alternate": {
                            "description": "Alternate function mode",
                            "value": 2
                          },
                          "Analog": {
                            "description": "Analog mode",
                            "value": 3
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "OTYPER": {
              "description": "GPIO port output type register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OT15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OT0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "PushPull": {
                            "description": "Output push-pull (reset state)",
                            "value": 0
                          },
                          "OpenDrain": {
                            "description": "Output open-drain",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "OSPEEDR": {
              "description": "GPIO port output speed\n          register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OSPEED15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 30,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 28,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 26,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 24,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 22,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 20,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 18,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 16,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OSPEED0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "LowSpeed": {
                            "description": "Low speed",
                            "value": 0
                          },
                          "MediumSpeed": {
                            "description": "Medium speed",
                            "value": 1
                          },
                          "HighSpeed": {
                            "description": "High speed",
                            "value": 2
                          },
                          "VeryHighSpeed": {
                            "description": "Very high speed",
                            "value": 3
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "PUPDR": {
              "description": "GPIO port pull-up/pull-down\n          register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PUPD15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 30,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 28,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 26,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 24,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 22,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 20,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 18,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 16,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "PUPD0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Floating": {
                            "description": "No pull-up, pull-down",
                            "value": 0
                          },
                          "PullUp": {
                            "description": "Pull-up",
                            "value": 1
                          },
                          "PullDown": {
                            "description": "Pull-down",
                            "value": 2
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "IDR": {
              "description": "GPIO port input data register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "ID15": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID14": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID13": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID12": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID11": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID10": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID9": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID8": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID7": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID6": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID5": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID4": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID3": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID2": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID1": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ID0": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Low": {
                            "description": "Input is logic low",
                            "value": 0
                          },
                          "High": {
                            "description": "Input is logic high",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "ODR": {
              "description": "GPIO port output data register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OD15": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD14": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD13": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD12": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD11": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD10": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD9": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD8": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD7": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD6": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD5": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD4": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD3": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD2": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD1": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OD0": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Low": {
                            "description": "Set output to logic low",
                            "value": 0
                          },
                          "High": {
                            "description": "Set output to logic high",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "BSRR": {
              "description": "GPIO port bit set/reset\n          register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "BR15": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR14": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 30,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR13": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 29,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR12": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 28,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR11": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 27,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR10": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 26,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR9": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 25,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR8": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR7": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR6": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR5": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR4": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR3": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR2": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR1": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR0": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Reset": {
                            "description": "Resets the corresponding ODx bit",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "BS15": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS14": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS13": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS12": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS11": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS10": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS9": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS8": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS7": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS6": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS5": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS4": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS3": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS2": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS1": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BS0": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Set": {
                            "description": "Sets the corresponding ODx bit",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "LCKR": {
              "description": "GPIO port configuration lock\n          register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LCKK": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotActive": {
                            "description": "Port configuration lock key not active",
                            "value": 0
                          },
                          "Active": {
                            "description": "Port configuration lock key active",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LCK15": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK14": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK13": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK12": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK11": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK10": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK9": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK8": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK7": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK6": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK5": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK4": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK3": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK2": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK1": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LCK0": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Unlocked": {
                            "description": "Port configuration not locked",
                            "value": 0
                          },
                          "Locked": {
                            "description": "Port configuration locked",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "AFRL": {
              "description": "GPIO alternate function low\n          register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AFSEL7": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 28,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL6": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 24,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL5": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 20,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL4": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 16,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL3": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 12,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL2": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL1": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL0": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 0,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "AF0": {
                            "description": "AF0",
                            "value": 0
                          },
                          "AF1": {
                            "description": "AF1",
                            "value": 1
                          },
                          "AF2": {
                            "description": "AF2",
                            "value": 2
                          },
                          "AF3": {
                            "description": "AF3",
                            "value": 3
                          },
                          "AF4": {
                            "description": "AF4",
                            "value": 4
                          },
                          "AF5": {
                            "description": "AF5",
                            "value": 5
                          },
                          "AF6": {
                            "description": "AF6",
                            "value": 6
                          },
                          "AF7": {
                            "description": "AF7",
                            "value": 7
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "AFRH": {
              "description": "GPIO alternate function high\n          register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AFSEL15": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 28,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL14": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 24,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL13": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 20,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL12": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 16,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL11": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 12,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL10": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL9": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "AFSEL8": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 0,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "AF0": {
                            "description": "AF0",
                            "value": 0
                          },
                          "AF1": {
                            "description": "AF1",
                            "value": 1
                          },
                          "AF2": {
                            "description": "AF2",
                            "value": 2
                          },
                          "AF3": {
                            "description": "AF3",
                            "value": 3
                          },
                          "AF4": {
                            "description": "AF4",
                            "value": 4
                          },
                          "AF5": {
                            "description": "AF5",
                            "value": 5
                          },
                          "AF6": {
                            "description": "AF6",
                            "value": 6
                          },
                          "AF7": {
                            "description": "AF7",
                            "value": 7
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "BRR": {
              "description": "GPIO port bit reset register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "BR15": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR14": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR13": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR12": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR11": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR10": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR9": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR8": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR7": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR6": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR5": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR4": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR3": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR2": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR1": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "BR0": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoAction": {
                            "description": "No action on the corresponding ODx bit",
                            "value": 0
                          },
                          "Reset": {
                            "description": "Reset the ODx bit",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      },
      "NVIC": {
        "description": "Nested Vectored Interrupt\n      Controller",
        "children": {
          "registers": {
            "ISER": {
              "description": "Interrupt Set Enable Register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SETENA": {
                    "description": "SETENA",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "ICER": {
              "description": "Interrupt Clear Enable\n          Register",
              "offset": 128,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CLRENA": {
                    "description": "CLRENA",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "ISPR": {
              "description": "Interrupt Set-Pending Register",
              "offset": 256,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SETPEND": {
                    "description": "SETPEND",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "ICPR": {
              "description": "Interrupt Clear-Pending\n          Register",
              "offset": 384,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CLRPEND": {
                    "description": "CLRPEND",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "IPR0": {
              "description": "Interrupt Priority Register 0",
              "offset": 768,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_0": {
                    "description": "priority for interrupt 0",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_1": {
                    "description": "priority for interrupt 1",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_2": {
                    "description": "priority for interrupt 2",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_3": {
                    "description": "priority for interrupt 3",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR1": {
              "description": "Interrupt Priority Register 1",
              "offset": 772,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_4": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_5": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_6": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_7": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR2": {
              "description": "Interrupt Priority Register 2",
              "offset": 776,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_8": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_9": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_10": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_11": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR3": {
              "description": "Interrupt Priority Register 3",
              "offset": 780,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_12": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_13": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_14": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_15": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR4": {
              "description": "Interrupt Priority Register 4",
              "offset": 784,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_16": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_17": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_18": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_19": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR5": {
              "description": "Interrupt Priority Register 5",
              "offset": 788,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_20": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_21": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_22": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_23": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR6": {
              "description": "Interrupt Priority Register 6",
              "offset": 792,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_24": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_25": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_26": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_27": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR7": {
              "description": "Interrupt Priority Register 7",
              "offset": 796,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_28": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_29": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_30": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_31": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "LPUART1": {
        "description": "Lower power Universal asynchronous receiver\n      transmitter",
        "children": {
          "registers": {
            "CR1": {
              "description": "Control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "M1": {
                    "description": "Word length",
                    "offset": 28,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "M0": {
                            "description": "Use M0 to set the data bits",
                            "value": 0
                          },
                          "Bit7": {
                            "description": "1 start bit, 7 data bits, n stop bits",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMIE": {
                    "description": "Character match interrupt\n              enable",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Interrupt is generated when the CMF bit is set in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "MME": {
                    "description": "Mute mode enable",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Receiver in active mode permanently",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Receiver can switch between mute mode and active mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "M0": {
                    "description": "Word length",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Bit8": {
                            "description": "1 start bit, 8 data bits, n stop bits",
                            "value": 0
                          },
                          "Bit9": {
                            "description": "1 start bit, 9 data bits, n stop bits",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WAKE": {
                    "description": "Receiver wakeup method",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Idle": {
                            "description": "Idle line",
                            "value": 0
                          },
                          "Address": {
                            "description": "Address mask",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PCE": {
                    "description": "Parity control enable",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Parity control disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Parity control enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PS": {
                    "description": "Parity selection",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Even": {
                            "description": "Even parity",
                            "value": 0
                          },
                          "Odd": {
                            "description": "Odd parity",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PEIE": {
                    "description": "PE interrupt enable",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Interrupt is generated whenever PE=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TXEIE": {
                    "description": "interrupt enable",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Interrupt is generated whenever TXE=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TCIE": {
                    "description": "Transmission complete interrupt\n              enable",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Interrupt is generated whenever TC=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RXNEIE": {
                    "description": "RXNE interrupt enable",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Interrupt is generated whenever ORE=1 or RXNE=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "IDLEIE": {
                    "description": "IDLE interrupt enable",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Interrupt is generated whenever IDLE=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TE": {
                    "description": "Transmitter enable",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Transmitter is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Transmitter is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RE": {
                    "description": "Receiver enable",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Receiver is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Receiver is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UESM": {
                    "description": "USART enable in Stop mode",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "USART not able to wake up the MCU from Stop mode",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "USART able to wake up the MCU from Stop mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UE": {
                    "description": "USART enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "UART is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "UART is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DEAT": {
                    "description": "Driver Enable assertion\n              time",
                    "offset": 21,
                    "size": 5
                  },
                  "DEDT": {
                    "description": "Driver Enable de-assertion\n              time",
                    "offset": 16,
                    "size": 5
                  }
                }
              }
            },
            "CR2": {
              "description": "Control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MSBFIRST": {
                    "description": "Most significant bit first",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "LSB": {
                            "description": "data is transmitted/received with data bit 0 first, following the start bit",
                            "value": 0
                          },
                          "MSB": {
                            "description": "data is transmitted/received with MSB (bit 7/8/9) first, following the start bit",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DATAINV": {
                    "description": "Binary data inversion",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Positive": {
                            "description": "Logical data from the data register are send/received in positive/direct logic",
                            "value": 0
                          },
                          "Negative": {
                            "description": "Logical data from the data register are send/received in negative/inverse logic",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TXINV": {
                    "description": "TX pin active level\n              inversion",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "TX pin signal works using the standard logic levels",
                            "value": 0
                          },
                          "Inverted": {
                            "description": "TX pin signal values are inverted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RXINV": {
                    "description": "RX pin active level\n              inversion",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "RX pin signal works using the standard logic levels",
                            "value": 0
                          },
                          "Inverted": {
                            "description": "RX pin signal values are inverted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SWAP": {
                    "description": "Swap TX/RX pins",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "TX/RX pins are used as defined in standard pinout",
                            "value": 0
                          },
                          "Swapped": {
                            "description": "The TX and RX pins functions are swapped",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "STOP": {
                    "description": "STOP bits",
                    "offset": 12,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Stop1": {
                            "description": "1 stop bit",
                            "value": 0
                          },
                          "Stop0p5": {
                            "description": "0.5 stop bit",
                            "value": 1
                          },
                          "Stop2": {
                            "description": "2 stop bit",
                            "value": 2
                          },
                          "Stop1p5": {
                            "description": "1.5 stop bit",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "CLKEN": {
                    "description": "Clock enable",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "CK pin disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "CK pin enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADDM7": {
                    "description": "7-bit Address Detection/4-bit Address\n              Detection",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Bit4": {
                            "description": "4-bit address detection",
                            "value": 0
                          },
                          "Bit7": {
                            "description": "7-bit address detection",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADD": {
                    "description": "Address of the USART node",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "CR3": {
              "description": "Control register 3",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "WUFIE": {
                    "description": "Wakeup from Stop mode interrupt\n              enable",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is inhibited",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "An USART interrupt is generated whenever WUF=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WUS": {
                    "description": "Wakeup from Stop mode interrupt flag\n              selection",
                    "offset": 20,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Address": {
                            "description": "WUF active on address match",
                            "value": 0
                          },
                          "Start": {
                            "description": "WuF active on Start bit detection",
                            "value": 2
                          },
                          "RXNE": {
                            "description": "WUF active on RXNE",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "DEP": {
                    "description": "Driver enable polarity\n              selection",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "High": {
                            "description": "DE signal is active high",
                            "value": 0
                          },
                          "Low": {
                            "description": "DE signal is active low",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DEM": {
                    "description": "Driver enable mode",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "DE function is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "The DE signal is output on the RTS pin",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DDRE": {
                    "description": "DMA Disable on Reception\n              Error",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotDisabled": {
                            "description": "DMA is not disabled in case of reception error",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "DMA is disabled following a reception error",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OVRDIS": {
                    "description": "Overrun Disable",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enabled": {
                            "description": "Overrun Error Flag, ORE, is set when received data is not read before receiving new data",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "Overrun functionality is disabled. If new data is received while the RXNE flag is still set the ORE flag is not set and the new received data overwrites the previous content of the RDR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CTSIE": {
                    "description": "CTS interrupt enable",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is inhibited",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "An interrupt is generated whenever CTSIF=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CTSE": {
                    "description": "CTS enable",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "CTS hardware flow control disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "CTS mode enabled, data is only transmitted when the CTS input is asserted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RTSE": {
                    "description": "RTS enable",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "RTS hardware flow control disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "RTS output enabled, data is only requested when there is space in the receive buffer",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DMAT": {
                    "description": "DMA enable transmitter",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "DMA mode is disabled for transmission",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "DMA mode is enabled for transmission",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DMAR": {
                    "description": "DMA enable receiver",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "DMA mode is disabled for reception",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "DMA mode is enabled for reception",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "HDSEL": {
                    "description": "Half-duplex selection",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotSelected": {
                            "description": "Half duplex mode is not selected",
                            "value": 0
                          },
                          "Selected": {
                            "description": "Half duplex mode is selected",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EIE": {
                    "description": "Error interrupt enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is inhibited",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "An interrupt is generated when FE=1 or ORE=1 or NF=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "BRR": {
              "description": "Baud rate register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BRR": {
                    "description": "BRR",
                    "offset": 0,
                    "size": 20
                  }
                }
              }
            },
            "RQR": {
              "description": "Request register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "RXFRQ": {
                    "description": "Receive data flush request",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Discard": {
                            "description": "clears the RXNE flag. This allows to discard the received data without reading it, and avoid an overrun condition",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "MMRQ": {
                    "description": "Mute mode request",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Mute": {
                            "description": "Puts the USART in mute mode and sets the RWU flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SBKRQ": {
                    "description": "Send break request",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Break": {
                            "description": "sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "ISR": {
              "description": "Interrupt & status\n          register",
              "offset": 28,
              "size": 32,
              "reset_value": 192,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "REACK": {
                    "description": "REACK",
                    "offset": 22,
                    "size": 1
                  },
                  "TEACK": {
                    "description": "TEACK",
                    "offset": 21,
                    "size": 1
                  },
                  "WUF": {
                    "description": "WUF",
                    "offset": 20,
                    "size": 1
                  },
                  "RWU": {
                    "description": "RWU",
                    "offset": 19,
                    "size": 1
                  },
                  "SBKF": {
                    "description": "SBKF",
                    "offset": 18,
                    "size": 1
                  },
                  "CMF": {
                    "description": "CMF",
                    "offset": 17,
                    "size": 1
                  },
                  "BUSY": {
                    "description": "BUSY",
                    "offset": 16,
                    "size": 1
                  },
                  "CTS": {
                    "description": "CTS",
                    "offset": 10,
                    "size": 1
                  },
                  "CTSIF": {
                    "description": "CTSIF",
                    "offset": 9,
                    "size": 1
                  },
                  "TXE": {
                    "description": "TXE",
                    "offset": 7,
                    "size": 1
                  },
                  "TC": {
                    "description": "TC",
                    "offset": 6,
                    "size": 1
                  },
                  "RXNE": {
                    "description": "RXNE",
                    "offset": 5,
                    "size": 1
                  },
                  "IDLE": {
                    "description": "IDLE",
                    "offset": 4,
                    "size": 1
                  },
                  "ORE": {
                    "description": "ORE",
                    "offset": 3,
                    "size": 1
                  },
                  "NF": {
                    "description": "NF",
                    "offset": 2,
                    "size": 1
                  },
                  "FE": {
                    "description": "FE",
                    "offset": 1,
                    "size": 1
                  },
                  "PE": {
                    "description": "PE",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ICR": {
              "description": "Interrupt flag clear register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "WUCF": {
                    "description": "Wakeup from Stop mode clear\n              flag",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the WUF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMCF": {
                    "description": "Character match clear flag",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the CMF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CTSCF": {
                    "description": "CTS clear flag",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the CTSIF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TCCF": {
                    "description": "Transmission complete clear\n              flag",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the TC flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "IDLECF": {
                    "description": "Idle line detected clear\n              flag",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the IDLE flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ORECF": {
                    "description": "Overrun error clear flag",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the ORE flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "NCF": {
                    "description": "Noise detected clear flag",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the NF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "FECF": {
                    "description": "Framing error clear flag",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the FE flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PECF": {
                    "description": "Parity error clear flag",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the PE flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "RDR": {
              "description": "Receive data register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RDR": {
                    "description": "Receive data value",
                    "offset": 0,
                    "size": 9
                  }
                }
              }
            },
            "TDR": {
              "description": "Transmit data register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TDR": {
                    "description": "Transmit data value",
                    "offset": 0,
                    "size": 9
                  }
                }
              }
            }
          }
        }
      },
      "TIM22": {
        "description": "General-purpose-timers",
        "children": {
          "registers": {
            "CR1": {
              "description": "control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CEN": {
                    "description": "Counter enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Counter disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Counter enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UDIS": {
                    "description": "Update disable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enabled": {
                            "description": "Update event enabled",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "Update event disabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "URS": {
                    "description": "Update request source",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "AnyEvent": {
                            "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request",
                            "value": 0
                          },
                          "CounterOnly": {
                            "description": "Only counter overflow/underflow generates an update interrupt or DMA request",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OPM": {
                    "description": "One-pulse mode",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Counter is not stopped at update event",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Counter stops counting at the next update event (clearing the CEN bit)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DIR": {
                    "description": "Direction",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Up": {
                            "description": "Counter used as upcounter",
                            "value": 0
                          },
                          "Down": {
                            "description": "Counter used as downcounter",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMS": {
                    "description": "Center-aligned mode\n              selection",
                    "offset": 5,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "EdgeAligned": {
                            "description": "The counter counts up or down depending on the direction bit",
                            "value": 0
                          },
                          "CenterAligned1": {
                            "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting down.",
                            "value": 1
                          },
                          "CenterAligned2": {
                            "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting up.",
                            "value": 2
                          },
                          "CenterAligned3": {
                            "description": "The counter counts up and down alternatively. Output compare interrupt flags are set both when the counter is counting up or down.",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "ARPE": {
                    "description": "Auto-reload preload enable",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "TIMx_APRR register is not buffered",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "TIMx_APRR register is buffered",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CKD": {
                    "description": "Clock division",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Div1": {
                            "description": "t_DTS = t_CK_INT",
                            "value": 0
                          },
                          "Div2": {
                            "description": "t_DTS = 2  t_CK_INT",
                            "value": 1
                          },
                          "Div4": {
                            "description": "t_DTS = 4  t_CK_INT",
                            "value": 2
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CR2": {
              "description": "control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MMS": {
                    "description": "Master mode selection",
                    "offset": 4,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Reset": {
                            "description": "Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO)",
                            "value": 0
                          },
                          "Enable": {
                            "description": "Enable - the Counter enable signal, CNT_EN, is used as trigger output (TRGO)",
                            "value": 1
                          },
                          "Update": {
                            "description": "Update - The update event is selected as trigger output (TRGO)",
                            "value": 2
                          },
                          "ComparePulse": {
                            "description": "Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred",
                            "value": 3
                          },
                          "OC1REF": {
                            "description": "OC1REF signal is used as trigger output (TRGO)",
                            "value": 4
                          },
                          "OC2REF": {
                            "description": "OC2REF signal is used as trigger output (TRGO)",
                            "value": 5
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "SMCR": {
              "description": "slave mode control register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SMS": {
                    "description": "Slave mode selection",
                    "offset": 0,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Slave mode disabled - if CEN = 1 then the prescaler is clocked directly by the internal clock.",
                            "value": 0
                          },
                          "Encoder_Mode_1": {
                            "description": "Encoder mode 1 - Counter counts up/down on TI2FP1 edge depending on TI1FP2 level.",
                            "value": 1
                          },
                          "Encoder_Mode_2": {
                            "description": "Encoder mode 2 - Counter counts up/down on TI1FP2 edge depending on TI2FP1 level.",
                            "value": 2
                          },
                          "Encoder_Mode_3": {
                            "description": "Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.",
                            "value": 3
                          },
                          "Reset_Mode": {
                            "description": "Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.",
                            "value": 4
                          },
                          "Gated_Mode": {
                            "description": "Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.",
                            "value": 5
                          },
                          "Trigger_Mode": {
                            "description": "Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.",
                            "value": 6
                          },
                          "Ext_Clock_Mode": {
                            "description": "External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "TS": {
                    "description": "Trigger selection",
                    "offset": 4,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "ITR0": {
                            "description": "Internal Trigger 0 (ITR0)",
                            "value": 0
                          },
                          "ITR1": {
                            "description": "Internal Trigger 1 (ITR1)",
                            "value": 1
                          },
                          "ITR2": {
                            "description": "Internal Trigger 2 (ITR2)",
                            "value": 2
                          },
                          "TI1F_ED": {
                            "description": "TI1 Edge Detector (TI1F_ED)",
                            "value": 4
                          },
                          "TI1FP1": {
                            "description": "Filtered Timer Input 1 (TI1FP1)",
                            "value": 5
                          },
                          "TI2FP2": {
                            "description": "Filtered Timer Input 2 (TI2FP2)",
                            "value": 6
                          },
                          "ETRF": {
                            "description": "External Trigger input (ETRF)",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "MSM": {
                    "description": "Master/Slave mode",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoSync": {
                            "description": "No action",
                            "value": 0
                          },
                          "Sync": {
                            "description": "The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ETF": {
                    "description": "External trigger filter",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "NoFilter": {
                            "description": "No filter, sampling is done at fDTS",
                            "value": 0
                          },
                          "FCK_INT_N2": {
                            "description": "fSAMPLING=fCK_INT, N=2",
                            "value": 1
                          },
                          "FCK_INT_N4": {
                            "description": "fSAMPLING=fCK_INT, N=4",
                            "value": 2
                          },
                          "FCK_INT_N8": {
                            "description": "fSAMPLING=fCK_INT, N=8",
                            "value": 3
                          },
                          "FDTS_Div2_N6": {
                            "description": "fSAMPLING=fDTS/2, N=6",
                            "value": 4
                          },
                          "FDTS_Div2_N8": {
                            "description": "fSAMPLING=fDTS/2, N=8",
                            "value": 5
                          },
                          "FDTS_Div4_N6": {
                            "description": "fSAMPLING=fDTS/4, N=6",
                            "value": 6
                          },
                          "FDTS_Div4_N8": {
                            "description": "fSAMPLING=fDTS/4, N=8",
                            "value": 7
                          },
                          "FDTS_Div8_N6": {
                            "description": "fSAMPLING=fDTS/8, N=6",
                            "value": 8
                          },
                          "FDTS_Div8_N8": {
                            "description": "fSAMPLING=fDTS/8, N=8",
                            "value": 9
                          },
                          "FDTS_Div16_N5": {
                            "description": "fSAMPLING=fDTS/16, N=5",
                            "value": 10
                          },
                          "FDTS_Div16_N6": {
                            "description": "fSAMPLING=fDTS/16, N=6",
                            "value": 11
                          },
                          "FDTS_Div16_N8": {
                            "description": "fSAMPLING=fDTS/16, N=8",
                            "value": 12
                          },
                          "FDTS_Div32_N5": {
                            "description": "fSAMPLING=fDTS/32, N=5",
                            "value": 13
                          },
                          "FDTS_Div32_N6": {
                            "description": "fSAMPLING=fDTS/32, N=6",
                            "value": 14
                          },
                          "FDTS_Div32_N8": {
                            "description": "fSAMPLING=fDTS/32, N=8",
                            "value": 15
                          }
                        }
                      }
                    }
                  },
                  "ETPS": {
                    "description": "External trigger prescaler",
                    "offset": 12,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Div1": {
                            "description": "Prescaler OFF",
                            "value": 0
                          },
                          "Div2": {
                            "description": "ETRP frequency divided by 2",
                            "value": 1
                          },
                          "Div4": {
                            "description": "ETRP frequency divided by 4",
                            "value": 2
                          },
                          "Div8": {
                            "description": "ETRP frequency divided by 8",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "ECE": {
                    "description": "External clock enable",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "External clock mode 2 disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "External clock mode 2 enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ETP": {
                    "description": "External trigger polarity",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "RisingEdge": {
                            "description": "ETR is non-inverted, active at high level or rising edge",
                            "value": 0
                          },
                          "FallingEdge": {
                            "description": "ETR is inverted, active at low level or falling edge",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "DIER": {
              "description": "DMA/Interrupt enable register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TIE": {
                    "description": "Trigger interrupt enable",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Trigger interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Trigger interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC2IE": {
                    "description": "Capture/Compare 2 interrupt\n              enable",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1IE": {
                    "description": "Capture/Compare 1 interrupt\n              enable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "CCx interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "CCx interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UIE": {
                    "description": "Update interrupt enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Update interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Update interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CC2OF": {
                    "description": "Capture/compare 2 overcapture\n              flag",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1OF": {
                    "description": "Capture/Compare 1 overcapture\n              flag",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Overcapture": {
                            "description": "The counter value has been captured in TIMx_CCRx register while CCxIF flag was already set",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TIF": {
                    "description": "Trigger interrupt flag",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoTrigger": {
                            "description": "No trigger event occurred",
                            "value": 0
                          },
                          "Trigger": {
                            "description": "Trigger interrupt pending",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC2IF": {
                    "description": "Capture/Compare 2 interrupt\n              flag",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1IF": {
                    "description": "Capture/compare 1 interrupt\n              flag",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Match": {
                            "description": "If CC1 is an output: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. If CC1 is an input: The counter value has been captured in TIMx_CCR1 register.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UIF": {
                    "description": "Update interrupt flag",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoUpdateOccurred": {
                            "description": "No update occurred",
                            "value": 0
                          },
                          "UpdatePending": {
                            "description": "Update interrupt pending",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "EGR": {
              "description": "event generation register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "TG": {
                    "description": "Trigger generation",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Trigger": {
                            "description": "The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC2G": {
                    "description": "Capture/compare 2\n              generation",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1G": {
                    "description": "Capture/compare 1\n              generation",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Trigger": {
                            "description": "If CCx is an output: CCxIF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CCx is an input: The current value of the counter is captured in TIMx_CCR1 register.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UG": {
                    "description": "Update generation",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Update": {
                            "description": "Re-initializes the timer counter and generates an update of the registers.",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CCMR1_Output": {
              "description": "capture/compare mode register (output\n          mode)",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OC2M": {
                    "description": "Output Compare 2 mode",
                    "offset": 12,
                    "size": 3,
                    "enum": {
                      "size": 3
                    }
                  },
                  "OC2PE": {
                    "description": "Output Compare 2 preload\n              enable",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OC2FE": {
                    "description": "Output Compare 2 fast\n              enable",
                    "offset": 10,
                    "size": 1
                  },
                  "CC2S": {
                    "description": "Capture/Compare 2\n              selection",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OC1M": {
                    "description": "Output Compare 1 mode",
                    "offset": 4,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Frozen": {
                            "description": "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs",
                            "value": 0
                          },
                          "ActiveOnMatch": {
                            "description": "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register",
                            "value": 1
                          },
                          "InactiveOnMatch": {
                            "description": "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register",
                            "value": 2
                          },
                          "Toggle": {
                            "description": "OCyREF toggles when TIMx_CNT=TIMx_CCRy",
                            "value": 3
                          },
                          "ForceInactive": {
                            "description": "OCyREF is forced low",
                            "value": 4
                          },
                          "ForceActive": {
                            "description": "OCyREF is forced high",
                            "value": 5
                          },
                          "PwmMode1": {
                            "description": "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active",
                            "value": 6
                          },
                          "PwmMode2": {
                            "description": "Inversely to PwmMode1",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "OC1PE": {
                    "description": "Output Compare 1 preload\n              enable",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Preload register on CCRx disabled. New values written to CCRx are taken into account immediately",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Preload register on CCRx enabled. Preload value is loaded into active register on each update event",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OC1FE": {
                    "description": "Output Compare 1 fast\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1S": {
                    "description": "Capture/Compare 1\n              selection",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Output": {
                            "description": "CCx channel is configured as output",
                            "value": 0
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CCMR1_Input": {
              "description": "capture/compare mode register 1 (input\n          mode)",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IC2F": {
                    "description": "Input capture 2 filter",
                    "offset": 12,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "IC2PSC": {
                    "description": "Input capture 2 prescaler",
                    "offset": 10,
                    "size": 2
                  },
                  "CC2S": {
                    "description": "Capture/Compare 2\n              selection",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "IC1F": {
                    "description": "Input capture 1 filter",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "NoFilter": {
                            "description": "No filter, sampling is done at fDTS",
                            "value": 0
                          },
                          "FCK_INT_N2": {
                            "description": "fSAMPLING=fCK_INT, N=2",
                            "value": 1
                          },
                          "FCK_INT_N4": {
                            "description": "fSAMPLING=fCK_INT, N=4",
                            "value": 2
                          },
                          "FCK_INT_N8": {
                            "description": "fSAMPLING=fCK_INT, N=8",
                            "value": 3
                          },
                          "FDTS_Div2_N6": {
                            "description": "fSAMPLING=fDTS/2, N=6",
                            "value": 4
                          },
                          "FDTS_Div2_N8": {
                            "description": "fSAMPLING=fDTS/2, N=8",
                            "value": 5
                          },
                          "FDTS_Div4_N6": {
                            "description": "fSAMPLING=fDTS/4, N=6",
                            "value": 6
                          },
                          "FDTS_Div4_N8": {
                            "description": "fSAMPLING=fDTS/4, N=8",
                            "value": 7
                          },
                          "FDTS_Div8_N6": {
                            "description": "fSAMPLING=fDTS/8, N=6",
                            "value": 8
                          },
                          "FDTS_Div8_N8": {
                            "description": "fSAMPLING=fDTS/8, N=8",
                            "value": 9
                          },
                          "FDTS_Div16_N5": {
                            "description": "fSAMPLING=fDTS/16, N=5",
                            "value": 10
                          },
                          "FDTS_Div16_N6": {
                            "description": "fSAMPLING=fDTS/16, N=6",
                            "value": 11
                          },
                          "FDTS_Div16_N8": {
                            "description": "fSAMPLING=fDTS/16, N=8",
                            "value": 12
                          },
                          "FDTS_Div32_N5": {
                            "description": "fSAMPLING=fDTS/32, N=5",
                            "value": 13
                          },
                          "FDTS_Div32_N6": {
                            "description": "fSAMPLING=fDTS/32, N=6",
                            "value": 14
                          },
                          "FDTS_Div32_N8": {
                            "description": "fSAMPLING=fDTS/32, N=8",
                            "value": 15
                          }
                        }
                      }
                    }
                  },
                  "IC1PSC": {
                    "description": "Input capture 1 prescaler",
                    "offset": 2,
                    "size": 2
                  },
                  "CC1S": {
                    "description": "Capture/Compare 1\n              selection",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Output": {
                            "description": "CCx channel is configured as output",
                            "value": 0
                          },
                          "TI1": {
                            "description": "CCx channel is configured as input, ICx is mapped on TI1",
                            "value": 1
                          },
                          "TI2": {
                            "description": "CCx channel is configured as input, ICx is mapped on TI2",
                            "value": 2
                          },
                          "TRC": {
                            "description": "CCx channel is configured as input, ICx is mapped on TRC",
                            "value": 3
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CCER": {
              "description": "capture/compare enable\n          register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CC2NP": {
                    "description": "Capture/Compare 2 output\n              Polarity",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC2P": {
                    "description": "Capture/Compare 2 output\n              Polarity",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC2E": {
                    "description": "Capture/Compare 2 output\n              enable",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1NP": {
                    "description": "Capture/Compare 1 output\n              Polarity",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Negative": {
                            "description": "Negative polarity",
                            "value": 0
                          },
                          "Positive": {
                            "description": "Positive polarity",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC1P": {
                    "description": "Capture/Compare 1 output\n              Polarity",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "RisingEdge": {
                            "description": "Noninverted/rising edge",
                            "value": 0
                          },
                          "FallingEdge": {
                            "description": "Inverted/falling edge",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC1E": {
                    "description": "Capture/Compare 1 output\n              enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Capture disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Capture enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CNT": {
              "description": "counter",
              "offset": 36,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNT": {
                    "description": "counter value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "PSC": {
              "description": "prescaler",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PSC": {
                    "description": "Prescaler value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ARR": {
              "description": "auto-reload register",
              "offset": 44,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ARR": {
                    "description": "Auto-reload value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "OR": {
              "description": "TIM22 option register",
              "offset": 80,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ETR_RMP": {
                    "description": "Timer22 ETR remap",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "GPIO": {
                            "description": "TIM2x ETR input connected to GPIO",
                            "value": 0
                          },
                          "COMP2_OUT": {
                            "description": "TIM2x ETR input connected to COMP2_OUT",
                            "value": 1
                          },
                          "COMP1_OUT": {
                            "description": "TIM2x ETR input connected to COMP1_OUT",
                            "value": 2
                          },
                          "LSE": {
                            "description": "TIM2x ETR input connected to LSE clock",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "TI1_RMP": {
                    "description": "Timer22 TI1",
                    "offset": 2,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "GPIO": {
                            "description": "TIM2x TI1 input connected to GPIO",
                            "value": 0
                          },
                          "COMP2_OUT": {
                            "description": "TIM2x TI1 input connected to COMP2_OUT",
                            "value": 1
                          },
                          "COMP1_OUT": {
                            "description": "TIM2x TI1 input connected to COMP1_OUT",
                            "value": 2
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      },
      "TIM21": {
        "description": "General-purpose-timers",
        "children": {
          "registers": {
            "CR1": {
              "description": "control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CEN": {
                    "description": "Counter enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Counter disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Counter enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UDIS": {
                    "description": "Update disable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enabled": {
                            "description": "Update event enabled",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "Update event disabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "URS": {
                    "description": "Update request source",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "AnyEvent": {
                            "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request",
                            "value": 0
                          },
                          "CounterOnly": {
                            "description": "Only counter overflow/underflow generates an update interrupt or DMA request",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OPM": {
                    "description": "One-pulse mode",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Counter is not stopped at update event",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Counter stops counting at the next update event (clearing the CEN bit)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DIR": {
                    "description": "Direction",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Up": {
                            "description": "Counter used as upcounter",
                            "value": 0
                          },
                          "Down": {
                            "description": "Counter used as downcounter",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMS": {
                    "description": "Center-aligned mode\n              selection",
                    "offset": 5,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "EdgeAligned": {
                            "description": "The counter counts up or down depending on the direction bit",
                            "value": 0
                          },
                          "CenterAligned1": {
                            "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting down.",
                            "value": 1
                          },
                          "CenterAligned2": {
                            "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting up.",
                            "value": 2
                          },
                          "CenterAligned3": {
                            "description": "The counter counts up and down alternatively. Output compare interrupt flags are set both when the counter is counting up or down.",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "ARPE": {
                    "description": "Auto-reload preload enable",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "TIMx_APRR register is not buffered",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "TIMx_APRR register is buffered",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CKD": {
                    "description": "Clock division",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Div1": {
                            "description": "t_DTS = t_CK_INT",
                            "value": 0
                          },
                          "Div2": {
                            "description": "t_DTS = 2  t_CK_INT",
                            "value": 1
                          },
                          "Div4": {
                            "description": "t_DTS = 4  t_CK_INT",
                            "value": 2
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CR2": {
              "description": "control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MMS": {
                    "description": "Master mode selection",
                    "offset": 4,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Reset": {
                            "description": "Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO)",
                            "value": 0
                          },
                          "Enable": {
                            "description": "Enable - the Counter enable signal, CNT_EN, is used as trigger output (TRGO)",
                            "value": 1
                          },
                          "Update": {
                            "description": "Update - The update event is selected as trigger output (TRGO)",
                            "value": 2
                          },
                          "ComparePulse": {
                            "description": "Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred",
                            "value": 3
                          },
                          "OC1REF": {
                            "description": "OC1REF signal is used as trigger output (TRGO)",
                            "value": 4
                          },
                          "OC2REF": {
                            "description": "OC2REF signal is used as trigger output (TRGO)",
                            "value": 5
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "SMCR": {
              "description": "slave mode control register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SMS": {
                    "description": "Slave mode selection",
                    "offset": 0,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Slave mode disabled - if CEN = 1 then the prescaler is clocked directly by the internal clock.",
                            "value": 0
                          },
                          "Encoder_Mode_1": {
                            "description": "Encoder mode 1 - Counter counts up/down on TI2FP1 edge depending on TI1FP2 level.",
                            "value": 1
                          },
                          "Encoder_Mode_2": {
                            "description": "Encoder mode 2 - Counter counts up/down on TI1FP2 edge depending on TI2FP1 level.",
                            "value": 2
                          },
                          "Encoder_Mode_3": {
                            "description": "Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.",
                            "value": 3
                          },
                          "Reset_Mode": {
                            "description": "Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.",
                            "value": 4
                          },
                          "Gated_Mode": {
                            "description": "Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.",
                            "value": 5
                          },
                          "Trigger_Mode": {
                            "description": "Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.",
                            "value": 6
                          },
                          "Ext_Clock_Mode": {
                            "description": "External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "TS": {
                    "description": "Trigger selection",
                    "offset": 4,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "ITR0": {
                            "description": "Internal Trigger 0 (ITR0)",
                            "value": 0
                          },
                          "ITR1": {
                            "description": "Internal Trigger 1 (ITR1)",
                            "value": 1
                          },
                          "ITR2": {
                            "description": "Internal Trigger 2 (ITR2)",
                            "value": 2
                          },
                          "TI1F_ED": {
                            "description": "TI1 Edge Detector (TI1F_ED)",
                            "value": 4
                          },
                          "TI1FP1": {
                            "description": "Filtered Timer Input 1 (TI1FP1)",
                            "value": 5
                          },
                          "TI2FP2": {
                            "description": "Filtered Timer Input 2 (TI2FP2)",
                            "value": 6
                          },
                          "ETRF": {
                            "description": "External Trigger input (ETRF)",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "MSM": {
                    "description": "Master/Slave mode",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoSync": {
                            "description": "No action",
                            "value": 0
                          },
                          "Sync": {
                            "description": "The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ETF": {
                    "description": "External trigger filter",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "NoFilter": {
                            "description": "No filter, sampling is done at fDTS",
                            "value": 0
                          },
                          "FCK_INT_N2": {
                            "description": "fSAMPLING=fCK_INT, N=2",
                            "value": 1
                          },
                          "FCK_INT_N4": {
                            "description": "fSAMPLING=fCK_INT, N=4",
                            "value": 2
                          },
                          "FCK_INT_N8": {
                            "description": "fSAMPLING=fCK_INT, N=8",
                            "value": 3
                          },
                          "FDTS_Div2_N6": {
                            "description": "fSAMPLING=fDTS/2, N=6",
                            "value": 4
                          },
                          "FDTS_Div2_N8": {
                            "description": "fSAMPLING=fDTS/2, N=8",
                            "value": 5
                          },
                          "FDTS_Div4_N6": {
                            "description": "fSAMPLING=fDTS/4, N=6",
                            "value": 6
                          },
                          "FDTS_Div4_N8": {
                            "description": "fSAMPLING=fDTS/4, N=8",
                            "value": 7
                          },
                          "FDTS_Div8_N6": {
                            "description": "fSAMPLING=fDTS/8, N=6",
                            "value": 8
                          },
                          "FDTS_Div8_N8": {
                            "description": "fSAMPLING=fDTS/8, N=8",
                            "value": 9
                          },
                          "FDTS_Div16_N5": {
                            "description": "fSAMPLING=fDTS/16, N=5",
                            "value": 10
                          },
                          "FDTS_Div16_N6": {
                            "description": "fSAMPLING=fDTS/16, N=6",
                            "value": 11
                          },
                          "FDTS_Div16_N8": {
                            "description": "fSAMPLING=fDTS/16, N=8",
                            "value": 12
                          },
                          "FDTS_Div32_N5": {
                            "description": "fSAMPLING=fDTS/32, N=5",
                            "value": 13
                          },
                          "FDTS_Div32_N6": {
                            "description": "fSAMPLING=fDTS/32, N=6",
                            "value": 14
                          },
                          "FDTS_Div32_N8": {
                            "description": "fSAMPLING=fDTS/32, N=8",
                            "value": 15
                          }
                        }
                      }
                    }
                  },
                  "ETPS": {
                    "description": "External trigger prescaler",
                    "offset": 12,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Div1": {
                            "description": "Prescaler OFF",
                            "value": 0
                          },
                          "Div2": {
                            "description": "ETRP frequency divided by 2",
                            "value": 1
                          },
                          "Div4": {
                            "description": "ETRP frequency divided by 4",
                            "value": 2
                          },
                          "Div8": {
                            "description": "ETRP frequency divided by 8",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "ECE": {
                    "description": "External clock enable",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "External clock mode 2 disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "External clock mode 2 enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ETP": {
                    "description": "External trigger polarity",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "RisingEdge": {
                            "description": "ETR is non-inverted, active at high level or rising edge",
                            "value": 0
                          },
                          "FallingEdge": {
                            "description": "ETR is inverted, active at low level or falling edge",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "DIER": {
              "description": "DMA/Interrupt enable register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TIE": {
                    "description": "Trigger interrupt enable",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Trigger interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Trigger interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC2IE": {
                    "description": "Capture/Compare 2 interrupt\n              enable",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1IE": {
                    "description": "Capture/Compare 1 interrupt\n              enable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "CCx interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "CCx interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UIE": {
                    "description": "Update interrupt enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Update interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Update interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CC2OF": {
                    "description": "Capture/compare 2 overcapture\n              flag",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1OF": {
                    "description": "Capture/Compare 1 overcapture\n              flag",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Overcapture": {
                            "description": "The counter value has been captured in TIMx_CCRx register while CCxIF flag was already set",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TIF": {
                    "description": "Trigger interrupt flag",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoTrigger": {
                            "description": "No trigger event occurred",
                            "value": 0
                          },
                          "Trigger": {
                            "description": "Trigger interrupt pending",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC2IF": {
                    "description": "Capture/Compare 2 interrupt\n              flag",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1IF": {
                    "description": "Capture/compare 1 interrupt\n              flag",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Match": {
                            "description": "If CC1 is an output: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. If CC1 is an input: The counter value has been captured in TIMx_CCR1 register.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UIF": {
                    "description": "Update interrupt flag",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoUpdateOccurred": {
                            "description": "No update occurred",
                            "value": 0
                          },
                          "UpdatePending": {
                            "description": "Update interrupt pending",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "EGR": {
              "description": "event generation register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "TG": {
                    "description": "Trigger generation",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Trigger": {
                            "description": "The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC2G": {
                    "description": "Capture/compare 2\n              generation",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1G": {
                    "description": "Capture/compare 1\n              generation",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Trigger": {
                            "description": "If CCx is an output: CCxIF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CCx is an input: The current value of the counter is captured in TIMx_CCR1 register.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UG": {
                    "description": "Update generation",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Update": {
                            "description": "Re-initializes the timer counter and generates an update of the registers.",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CCMR1_Output": {
              "description": "capture/compare mode register (output\n          mode)",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OC2M": {
                    "description": "Output Compare 2 mode",
                    "offset": 12,
                    "size": 3,
                    "enum": {
                      "size": 3
                    }
                  },
                  "OC2PE": {
                    "description": "Output Compare 2 preload\n              enable",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OC2FE": {
                    "description": "Output Compare 2 fast\n              enable",
                    "offset": 10,
                    "size": 1
                  },
                  "CC2S": {
                    "description": "Capture/Compare 2\n              selection",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "OC1M": {
                    "description": "Output Compare 1 mode",
                    "offset": 4,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Frozen": {
                            "description": "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs",
                            "value": 0
                          },
                          "ActiveOnMatch": {
                            "description": "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register",
                            "value": 1
                          },
                          "InactiveOnMatch": {
                            "description": "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register",
                            "value": 2
                          },
                          "Toggle": {
                            "description": "OCyREF toggles when TIMx_CNT=TIMx_CCRy",
                            "value": 3
                          },
                          "ForceInactive": {
                            "description": "OCyREF is forced low",
                            "value": 4
                          },
                          "ForceActive": {
                            "description": "OCyREF is forced high",
                            "value": 5
                          },
                          "PwmMode1": {
                            "description": "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active",
                            "value": 6
                          },
                          "PwmMode2": {
                            "description": "Inversely to PwmMode1",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "OC1PE": {
                    "description": "Output Compare 1 preload\n              enable",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Preload register on CCRx disabled. New values written to CCRx are taken into account immediately",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Preload register on CCRx enabled. Preload value is loaded into active register on each update event",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OC1FE": {
                    "description": "Output Compare 1 fast\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1S": {
                    "description": "Capture/Compare 1\n              selection",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Output": {
                            "description": "CCx channel is configured as output",
                            "value": 0
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CCMR1_Input": {
              "description": "capture/compare mode register 1 (input\n          mode)",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IC2F": {
                    "description": "Input capture 2 filter",
                    "offset": 12,
                    "size": 4,
                    "enum": {
                      "size": 4
                    }
                  },
                  "IC2PSC": {
                    "description": "Input capture 2 prescaler",
                    "offset": 10,
                    "size": 2
                  },
                  "CC2S": {
                    "description": "Capture/Compare 2\n              selection",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "IC1F": {
                    "description": "Input capture 1 filter",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "NoFilter": {
                            "description": "No filter, sampling is done at fDTS",
                            "value": 0
                          },
                          "FCK_INT_N2": {
                            "description": "fSAMPLING=fCK_INT, N=2",
                            "value": 1
                          },
                          "FCK_INT_N4": {
                            "description": "fSAMPLING=fCK_INT, N=4",
                            "value": 2
                          },
                          "FCK_INT_N8": {
                            "description": "fSAMPLING=fCK_INT, N=8",
                            "value": 3
                          },
                          "FDTS_Div2_N6": {
                            "description": "fSAMPLING=fDTS/2, N=6",
                            "value": 4
                          },
                          "FDTS_Div2_N8": {
                            "description": "fSAMPLING=fDTS/2, N=8",
                            "value": 5
                          },
                          "FDTS_Div4_N6": {
                            "description": "fSAMPLING=fDTS/4, N=6",
                            "value": 6
                          },
                          "FDTS_Div4_N8": {
                            "description": "fSAMPLING=fDTS/4, N=8",
                            "value": 7
                          },
                          "FDTS_Div8_N6": {
                            "description": "fSAMPLING=fDTS/8, N=6",
                            "value": 8
                          },
                          "FDTS_Div8_N8": {
                            "description": "fSAMPLING=fDTS/8, N=8",
                            "value": 9
                          },
                          "FDTS_Div16_N5": {
                            "description": "fSAMPLING=fDTS/16, N=5",
                            "value": 10
                          },
                          "FDTS_Div16_N6": {
                            "description": "fSAMPLING=fDTS/16, N=6",
                            "value": 11
                          },
                          "FDTS_Div16_N8": {
                            "description": "fSAMPLING=fDTS/16, N=8",
                            "value": 12
                          },
                          "FDTS_Div32_N5": {
                            "description": "fSAMPLING=fDTS/32, N=5",
                            "value": 13
                          },
                          "FDTS_Div32_N6": {
                            "description": "fSAMPLING=fDTS/32, N=6",
                            "value": 14
                          },
                          "FDTS_Div32_N8": {
                            "description": "fSAMPLING=fDTS/32, N=8",
                            "value": 15
                          }
                        }
                      }
                    }
                  },
                  "IC1PSC": {
                    "description": "Input capture 1 prescaler",
                    "offset": 2,
                    "size": 2
                  },
                  "CC1S": {
                    "description": "Capture/Compare 1\n              selection",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Output": {
                            "description": "CCx channel is configured as output",
                            "value": 0
                          },
                          "TI1": {
                            "description": "CCx channel is configured as input, ICx is mapped on TI1",
                            "value": 1
                          },
                          "TI2": {
                            "description": "CCx channel is configured as input, ICx is mapped on TI2",
                            "value": 2
                          },
                          "TRC": {
                            "description": "CCx channel is configured as input, ICx is mapped on TRC",
                            "value": 3
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CCER": {
              "description": "capture/compare enable\n          register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CC2NP": {
                    "description": "Capture/Compare 2 output\n              Polarity",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC2P": {
                    "description": "Capture/Compare 2 output\n              Polarity",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC2E": {
                    "description": "Capture/Compare 2 output\n              enable",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1NP": {
                    "description": "Capture/Compare 1 output\n              Polarity",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Negative": {
                            "description": "Negative polarity",
                            "value": 0
                          },
                          "Positive": {
                            "description": "Positive polarity",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC1P": {
                    "description": "Capture/Compare 1 output\n              Polarity",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "RisingEdge": {
                            "description": "Noninverted/rising edge",
                            "value": 0
                          },
                          "FallingEdge": {
                            "description": "Inverted/falling edge",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC1E": {
                    "description": "Capture/Compare 1 output\n              enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Capture disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Capture enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CNT": {
              "description": "counter",
              "offset": 36,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNT": {
                    "description": "counter value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "PSC": {
              "description": "prescaler",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PSC": {
                    "description": "Prescaler value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ARR": {
              "description": "auto-reload register",
              "offset": 44,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ARR": {
                    "description": "Auto-reload value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "OR": {
              "description": "TIM21 option register",
              "offset": 80,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ETR_RMP": {
                    "description": "Timer21 ETR remap",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "GPIO": {
                            "description": "TIM2x ETR input connected to GPIO",
                            "value": 0
                          },
                          "COMP2_OUT": {
                            "description": "TIM2x ETR input connected to COMP2_OUT",
                            "value": 1
                          },
                          "COMP1_OUT": {
                            "description": "TIM2x ETR input connected to COMP1_OUT",
                            "value": 2
                          },
                          "LSE": {
                            "description": "TIM2x ETR input connected to LSE clock",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "TI1_RMP": {
                    "description": "Timer21 TI1",
                    "offset": 2,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "GPIO": {
                            "description": "TIM2x TI1 input connected to GPIO",
                            "value": 0
                          },
                          "COMP2_OUT": {
                            "description": "TIM2x TI1 input connected to COMP2_OUT",
                            "value": 1
                          },
                          "COMP1_OUT": {
                            "description": "TIM2x TI1 input connected to COMP1_OUT",
                            "value": 2
                          }
                        }
                      }
                    }
                  },
                  "TI2_RMP": {
                    "description": "Timer21 TI2",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "GPIO": {
                            "description": "TIM2x TI2 input connected to GPIO",
                            "value": 0
                          },
                          "COMP2_OUT": {
                            "description": "TIM2x TI2 input connected to COMP2_OUT",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      },
      "LPTIM": {
        "description": "Low power timer",
        "children": {
          "registers": {
            "ISR": {
              "description": "Interrupt and Status Register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "DOWN": {
                    "description": "Counter direction change up to\n              down",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Set": {
                            "description": "Counter direction change up to down",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UP": {
                    "description": "Counter direction change down to\n              up",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Set": {
                            "description": "Counter direction change down to up",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ARROK": {
                    "description": "Autoreload register update\n              OK",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Set": {
                            "description": "Autoreload register update OK",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMPOK": {
                    "description": "Compare register update OK",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Set": {
                            "description": "Compare register update OK",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EXTTRIG": {
                    "description": "External trigger edge\n              event",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Set": {
                            "description": "External trigger edge event",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ARRM": {
                    "description": "Autoreload match",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Set": {
                            "description": "Autoreload match",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMPM": {
                    "description": "Compare match",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Set": {
                            "description": "Compare match",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "ICR": {
              "description": "Interrupt Clear Register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "DOWNCF": {
                    "description": "Direction change to down Clear\n              Flag",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Direction change to down Clear Flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UPCF": {
                    "description": "Direction change to UP Clear\n              Flag",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Direction change to up Clear Flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ARROKCF": {
                    "description": "Autoreload register update OK Clear\n              Flag",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Autoreload register update OK Clear Flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMPOKCF": {
                    "description": "Compare register update OK Clear\n              Flag",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Compare register update OK Clear Flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EXTTRIGCF": {
                    "description": "External trigger valid edge Clear\n              Flag",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "External trigger valid edge Clear Flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ARRMCF": {
                    "description": "Autoreload match Clear\n              Flag",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Autoreload match Clear Flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMPMCF": {
                    "description": "compare match Clear Flag",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Compare match Clear Flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "IER": {
              "description": "Interrupt Enable Register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DOWNIE": {
                    "description": "Direction change to down Interrupt\n              Enable",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "DOWN interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "DOWN interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UPIE": {
                    "description": "Direction change to UP Interrupt\n              Enable",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "UP interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "UP interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ARROKIE": {
                    "description": "Autoreload register update OK Interrupt\n              Enable",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "ARROK interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "ARROK interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMPOKIE": {
                    "description": "Compare register update OK Interrupt\n              Enable",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "CMPOK interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "CMPOK interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EXTTRIGIE": {
                    "description": "External trigger valid edge Interrupt\n              Enable",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "EXTTRIG interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "EXTTRIG interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ARRMIE": {
                    "description": "Autoreload match Interrupt\n              Enable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "ARRM interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "ARRM interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMPMIE": {
                    "description": "Compare match Interrupt\n              Enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "CMPM interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "CMPM interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CFGR": {
              "description": "Configuration Register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ENC": {
                    "description": "Encoder mode enable",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Encoder mode disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Encoder mode enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COUNTMODE": {
                    "description": "counter mode enabled",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Internal": {
                            "description": "The counter is incremented following each internal clock pulse",
                            "value": 0
                          },
                          "External": {
                            "description": "The counter is incremented following each valid clock pulse on the LPTIM external Input1",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PRELOAD": {
                    "description": "Registers update mode",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Immediate": {
                            "description": "Registers are updated after each APB bus write access",
                            "value": 0
                          },
                          "EndOfPeriod": {
                            "description": "Registers are updated at the end of the current LPTIM period",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WAVPOL": {
                    "description": "Waveform shape polarity",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Positive": {
                            "description": "The LPTIM output reflects the compare results between LPTIM_ARR and LPTIM_CMP registers",
                            "value": 0
                          },
                          "Negative": {
                            "description": "The LPTIM output reflects the inverse of the compare results between LPTIM_ARR and LPTIM_CMP registers",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WAVE": {
                    "description": "Waveform shape",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Inactive": {
                            "description": "Deactivate Set-once mode, PWM / One Pulse waveform (depending on OPMODE bit)",
                            "value": 0
                          },
                          "Active": {
                            "description": "Activate the Set-once mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TIMOUT": {
                    "description": "Timeout enable",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "A trigger event arriving when the timer is already started will be ignored",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "A trigger event arriving when the timer is already started will reset and restart the counter",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TRIGEN": {
                    "description": "Trigger enable and\n              polarity",
                    "offset": 17,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "SW": {
                            "description": "Software trigger (counting start is initiated by software)",
                            "value": 0
                          },
                          "RisingEdge": {
                            "description": "Rising edge is the active edge",
                            "value": 1
                          },
                          "FallingEdge": {
                            "description": "Falling edge is the active edge",
                            "value": 2
                          },
                          "BothEdges": {
                            "description": "Both edges are active edges",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "TRIGSEL": {
                    "description": "Trigger selector",
                    "offset": 13,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Trig0": {
                            "description": "lptim_ext_trig0",
                            "value": 0
                          },
                          "Trig1": {
                            "description": "lptim_ext_trig1",
                            "value": 1
                          },
                          "Trig2": {
                            "description": "lptim_ext_trig2",
                            "value": 2
                          },
                          "Trig3": {
                            "description": "lptim_ext_trig3",
                            "value": 3
                          },
                          "Trig4": {
                            "description": "lptim_ext_trig4",
                            "value": 4
                          },
                          "Trig5": {
                            "description": "lptim_ext_trig5",
                            "value": 5
                          },
                          "Trig6": {
                            "description": "lptim_ext_trig6",
                            "value": 6
                          },
                          "Trig7": {
                            "description": "lptim_ext_trig7",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "PRESC": {
                    "description": "Clock prescaler",
                    "offset": 9,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Div1": {
                            "description": "/1",
                            "value": 0
                          },
                          "Div2": {
                            "description": "/2",
                            "value": 1
                          },
                          "Div4": {
                            "description": "/4",
                            "value": 2
                          },
                          "Div8": {
                            "description": "/8",
                            "value": 3
                          },
                          "Div16": {
                            "description": "/16",
                            "value": 4
                          },
                          "Div32": {
                            "description": "/32",
                            "value": 5
                          },
                          "Div64": {
                            "description": "/64",
                            "value": 6
                          },
                          "Div128": {
                            "description": "/128",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "TRGFLT": {
                    "description": "Configurable digital filter for\n              trigger",
                    "offset": 6,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Immediate": {
                            "description": "Any trigger active level change is considered as a valid trigger",
                            "value": 0
                          },
                          "Clocks2": {
                            "description": "Trigger active level change must be stable for at least 2 clock periods before it is considered as valid trigger",
                            "value": 1
                          },
                          "Clocks4": {
                            "description": "Trigger active level change must be stable for at least 4 clock periods before it is considered as valid trigger",
                            "value": 2
                          },
                          "Clocks8": {
                            "description": "Trigger active level change must be stable for at least 8 clock periods before it is considered as valid trigger",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "CKFLT": {
                    "description": "Configurable digital filter for external\n              clock",
                    "offset": 3,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Immediate": {
                            "description": "Any external clock signal level change is considered as a valid transition",
                            "value": 0
                          },
                          "Clocks2": {
                            "description": "External clock signal level change must be stable for at least 2 clock periods before it is considered as valid transition",
                            "value": 1
                          },
                          "Clocks4": {
                            "description": "External clock signal level change must be stable for at least 4 clock periods before it is considered as valid transition",
                            "value": 2
                          },
                          "Clocks8": {
                            "description": "External clock signal level change must be stable for at least 8 clock periods before it is considered as valid transition",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "CKPOL": {
                    "description": "Clock Polarity",
                    "offset": 1,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "RisingEdge": {
                            "description": "The rising edge is the active edge used for counting. If LPTIM is in encoder mode: Encoder sub-mode 1 is active.",
                            "value": 0
                          },
                          "FallingEdge": {
                            "description": "The falling edge is the active edge used for counting. If LPTIM is in encoder mode: Encoder sub-mode 2 is active.",
                            "value": 1
                          },
                          "BothEdges": {
                            "description": "Both edges are active edge. If LPTIM is in encoder mode: Encoder sub-mode 3 is active.",
                            "value": 2
                          }
                        }
                      }
                    }
                  },
                  "CKSEL": {
                    "description": "Clock selector",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Internal": {
                            "description": "LPTIM is clocked by internal clock source (APB clock or any of the embedded oscillators)",
                            "value": 0
                          },
                          "External": {
                            "description": "LPTIM is clocked by an external clock source through the LPTIM external Input1",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CR": {
              "description": "Control Register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNTSTRT": {
                    "description": "Timer start in continuous\n              mode",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Start": {
                            "description": "Timer start in Continuous mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SNGSTRT": {
                    "description": "LPTIM start in single mode",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Start": {
                            "description": "LPTIM start in Single mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ENABLE": {
                    "description": "LPTIM Enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "LPTIM is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "LPTIM is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CMP": {
              "description": "Compare Register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CMP": {
                    "description": "Compare value.",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ARR": {
              "description": "Autoreload Register",
              "offset": 24,
              "size": 32,
              "reset_value": 1,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ARR": {
                    "description": "Auto reload value.",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CNT": {
              "description": "Counter Register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Counter value.",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            }
          }
        }
      },
      "RTC": {
        "description": "Real-time clock",
        "children": {
          "registers": {
            "TR": {
              "description": "RTC time register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PM": {
                    "description": "AM/PM notation",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "AM": {
                            "description": "AM or 24-hour format",
                            "value": 0
                          },
                          "PM": {
                            "description": "PM",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "HT": {
                    "description": "Hour tens in BCD format",
                    "offset": 20,
                    "size": 2
                  },
                  "HU": {
                    "description": "Hour units in BCD format",
                    "offset": 16,
                    "size": 4
                  },
                  "MNT": {
                    "description": "Minute tens in BCD format",
                    "offset": 12,
                    "size": 3
                  },
                  "MNU": {
                    "description": "Minute units in BCD format",
                    "offset": 8,
                    "size": 4
                  },
                  "ST": {
                    "description": "Second tens in BCD format",
                    "offset": 4,
                    "size": 3
                  },
                  "SU": {
                    "description": "Second units in BCD format",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "DR": {
              "description": "RTC date register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "YT": {
                    "description": "Year tens in BCD format",
                    "offset": 20,
                    "size": 4
                  },
                  "YU": {
                    "description": "Year units in BCD format",
                    "offset": 16,
                    "size": 4
                  },
                  "WDU": {
                    "description": "Week day units",
                    "offset": 13,
                    "size": 3
                  },
                  "MT": {
                    "description": "Month tens in BCD format",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Zero": {
                            "description": "Month tens is 0",
                            "value": 0
                          },
                          "One": {
                            "description": "Month tens is 1",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "MU": {
                    "description": "Month units in BCD format",
                    "offset": 8,
                    "size": 4
                  },
                  "DT": {
                    "description": "Date tens in BCD format",
                    "offset": 4,
                    "size": 2
                  },
                  "DU": {
                    "description": "Date units in BCD format",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "CR": {
              "description": "RTC control register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "COE": {
                    "description": "Calibration output enable",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Calibration output disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Calibration output enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OSEL": {
                    "description": "Output selection",
                    "offset": 21,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Output disabled",
                            "value": 0
                          },
                          "AlarmA": {
                            "description": "Alarm A output enabled",
                            "value": 1
                          },
                          "AlarmB": {
                            "description": "Alarm B output enabled",
                            "value": 2
                          },
                          "Wakeup": {
                            "description": "Wakeup output enabled",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "POL": {
                    "description": "Output polarity",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "High": {
                            "description": "The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])",
                            "value": 0
                          },
                          "Low": {
                            "description": "The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COSEL": {
                    "description": "Calibration output\n              selection",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "CalFreq_512Hz": {
                            "description": "Calibration output is 512 Hz (with default prescaler setting)",
                            "value": 0
                          },
                          "CalFreq_1Hz": {
                            "description": "Calibration output is 1 Hz (with default prescaler setting)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "BKP": {
                    "description": "Backup",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "DST_Not_Changed": {
                            "description": "Daylight Saving Time change has not been performed",
                            "value": 0
                          },
                          "DST_Changed": {
                            "description": "Daylight Saving Time change has been performed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SUB1H": {
                    "description": "Subtract 1 hour (winter time\n              change)",
                    "offset": 17,
                    "size": 1,
                    "access": "write-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Sub1": {
                            "description": "Subtracts 1 hour to the current time. This can be used for winter time change outside initialization mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADD1H": {
                    "description": "Add 1 hour (summer time\n              change)",
                    "offset": 16,
                    "size": 1,
                    "access": "write-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Add1": {
                            "description": "Adds 1 hour to the current time. This can be used for summer time change outside initialization mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TSIE": {
                    "description": "Time-stamp interrupt\n              enable",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Time-stamp Interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Time-stamp Interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WUTIE": {
                    "description": "Wakeup timer interrupt\n              enable",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Wakeup timer interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Wakeup timer interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ALRBIE": {
                    "description": "Alarm B interrupt enable",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Alarm B Interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Alarm B Interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ALRAIE": {
                    "description": "Alarm A interrupt enable",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Alarm A interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Alarm A interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TSE": {
                    "description": "timestamp enable",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Timestamp disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Timestamp enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WUTE": {
                    "description": "Wakeup timer enable",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Wakeup timer disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Wakeup timer enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ALRBE": {
                    "description": "Alarm B enable",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Alarm B disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Alarm B enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ALRAE": {
                    "description": "Alarm A enable",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Alarm A disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Alarm A enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "FMT": {
                    "description": "Hour format",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Twenty_Four_Hour": {
                            "description": "24 hour/day format",
                            "value": 0
                          },
                          "AM_PM": {
                            "description": "AM/PM hour format",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "BYPSHAD": {
                    "description": "Bypass the shadow\n              registers",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "ShadowReg": {
                            "description": "Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles",
                            "value": 0
                          },
                          "BypassShadowReg": {
                            "description": "Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "REFCKON": {
                    "description": "RTC_REFIN reference clock detection\n              enable (50 or 60 Hz)",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "RTC_REFIN detection disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "RTC_REFIN detection enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TSEDGE": {
                    "description": "Time-stamp event active\n              edge",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "RisingEdge": {
                            "description": "RTC_TS input rising edge generates a time-stamp event",
                            "value": 0
                          },
                          "FallingEdge": {
                            "description": "RTC_TS input falling edge generates a time-stamp event",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WUCKSEL": {
                    "description": "Wakeup clock selection",
                    "offset": 0,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Div16": {
                            "description": "RTC/16 clock is selected",
                            "value": 0
                          },
                          "Div8": {
                            "description": "RTC/8 clock is selected",
                            "value": 1
                          },
                          "Div4": {
                            "description": "RTC/4 clock is selected",
                            "value": 2
                          },
                          "Div2": {
                            "description": "RTC/2 clock is selected",
                            "value": 3
                          },
                          "ClockSpare": {
                            "description": "ck_spre (usually 1 Hz) clock is selected",
                            "value": 4
                          },
                          "ClockSpareWithOffset": {
                            "description": "ck_spre (usually 1 Hz) clock is selected and 2^16 is added to the WUT counter value",
                            "value": 6
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "ISR": {
              "description": "RTC initialization and status\n          register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TAMP2F": {
                    "description": "RTC_TAMP2 detection flag",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TAMP1F": {
                    "description": "RTC_TAMP1 detection flag",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Tampered": {
                            "description": "This flag is set by hardware when a tamper detection event is detected on the RTC_TAMPx input",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TSOVF": {
                    "description": "Time-stamp overflow flag",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Overflow": {
                            "description": "This flag is set by hardware when a time-stamp event occurs while TSF is already set",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TSF": {
                    "description": "Time-stamp flag",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "TimestampEvent": {
                            "description": "This flag is set by hardware when a time-stamp event occurs",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WUTF": {
                    "description": "Wakeup timer flag",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Zero": {
                            "description": "This flag is set by hardware when the wakeup auto-reload counter reaches 0",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ALRBF": {
                    "description": "Alarm B flag",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Match": {
                            "description": "This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm B register (RTC_ALRMBR)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ALRAF": {
                    "description": "Alarm A flag",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Match": {
                            "description": "This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm A register (RTC_ALRMAR)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "INIT": {
                    "description": "Initialization mode",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "FreeRunningMode": {
                            "description": "Free running mode",
                            "value": 0
                          },
                          "InitMode": {
                            "description": "Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER). Counters are stopped and start counting from the new value when INIT is reset.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "INITF": {
                    "description": "Initialization flag",
                    "offset": 6,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotAllowed": {
                            "description": "Calendar registers update is not allowed",
                            "value": 0
                          },
                          "Allowed": {
                            "description": "Calendar registers update is allowed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RSF": {
                    "description": "Registers synchronization\n              flag",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotSynced": {
                            "description": "Calendar shadow registers not yet synchronized",
                            "value": 0
                          },
                          "Synced": {
                            "description": "Calendar shadow registers synchronized",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "INITS": {
                    "description": "Initialization status flag",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotInitalized": {
                            "description": "Calendar has not been initialized",
                            "value": 0
                          },
                          "Initalized": {
                            "description": "Calendar has been initialized",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SHPF": {
                    "description": "Shift operation pending",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoShiftPending": {
                            "description": "No shift operation is pending",
                            "value": 0
                          },
                          "ShiftPending": {
                            "description": "A shift operation is pending",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WUTWF": {
                    "description": "Wakeup timer write flag",
                    "offset": 2,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "UpdateNotAllowed": {
                            "description": "Wakeup timer configuration update not allowed",
                            "value": 0
                          },
                          "UpdateAllowed": {
                            "description": "Wakeup timer configuration update allowed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ALRBWF": {
                    "description": "Alarm B write flag",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1
                    }
                  },
                  "ALRAWF": {
                    "description": "Alarm A write flag",
                    "offset": 0,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "UpdateNotAllowed": {
                            "description": "Alarm update not allowed",
                            "value": 0
                          },
                          "UpdateAllowed": {
                            "description": "Alarm update allowed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RECALPF": {
                    "description": "Recalibration pending flag",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Pending": {
                            "description": "The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TAMP3F": {
                    "description": "RTC_TAMP3 detection flag",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "PRER": {
              "description": "RTC prescaler register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PREDIV_A": {
                    "description": "Asynchronous prescaler\n              factor",
                    "offset": 16,
                    "size": 7
                  },
                  "PREDIV_S": {
                    "description": "Synchronous prescaler\n              factor",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "WUTR": {
              "description": "RTC wakeup timer register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "WUT": {
                    "description": "Wakeup auto-reload value\n              bits",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "WPR": {
              "description": "write protection register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "KEY": {
                    "description": "Write protection key",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SSR": {
              "description": "RTC sub second register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "SS": {
                    "description": "Sub second value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "SHIFTR": {
              "description": "RTC shift control register",
              "offset": 44,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "ADD1S": {
                    "description": "Add one second",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Add1": {
                            "description": "Add one second to the clock/calendar",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SUBFS": {
                    "description": "Subtract a fraction of a\n              second",
                    "offset": 0,
                    "size": 15
                  }
                }
              }
            },
            "TSTR": {
              "description": "RTC timestamp time register",
              "offset": 48,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295
            },
            "TSDR": {
              "description": "RTC timestamp date register",
              "offset": 52,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295
            },
            "TSSSR": {
              "description": "RTC time-stamp sub second\n          register",
              "offset": 56,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295
            },
            "CALR": {
              "description": "RTC calibration register",
              "offset": 60,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CALP": {
                    "description": "Increase frequency of RTC by 488.5\n              ppm",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoChange": {
                            "description": "No RTCCLK pulses are added",
                            "value": 0
                          },
                          "IncreaseFreq": {
                            "description": "One RTCCLK pulse is effectively inserted every 2^11 pulses (frequency increased by 488.5 ppm)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CALW8": {
                    "description": "Use an 8-second calibration cycle\n              period",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Eight_Second": {
                            "description": "When CALW8 is set to 1, the 8-second calibration cycle period is selected",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CALW16": {
                    "description": "Use a 16-second calibration cycle\n              period",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Sixteen_Second": {
                            "description": "When CALW16 is set to 1, the 16-second calibration cycle period is selected.This bit must not be set to 1 if CALW8=1",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CALM": {
                    "description": "Calibration minus",
                    "offset": 0,
                    "size": 9
                  }
                }
              }
            },
            "TAMPCR": {
              "description": "RTC tamper configuration\n          register",
              "offset": 64,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TAMP2MF": {
                    "description": "Tamper 2 mask flag",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TAMP2NOERASE": {
                    "description": "Tamper 2 no erase",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TAMP2IE": {
                    "description": "Tamper 2 interrupt enable",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TAMP1MF": {
                    "description": "Tamper 1 mask flag",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotMasked": {
                            "description": "Tamper x event generates a trigger event and TAMPxF must be cleared by software to allow next tamper event detection",
                            "value": 0
                          },
                          "Masked": {
                            "description": "Tamper x event generates a trigger event. TAMPxF is masked and internally cleared by hardware. The backup registers are not erased.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TAMP1NOERASE": {
                    "description": "Tamper 1 no erase",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Erase": {
                            "description": "Tamper x event erases the backup registers",
                            "value": 0
                          },
                          "NoErase": {
                            "description": "Tamper x event does not erase the backup registers",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TAMP1IE": {
                    "description": "Tamper 1 interrupt enable",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Tamper x interrupt is disabled if TAMPIE = 0",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Tamper x interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TAMPPUDIS": {
                    "description": "RTC_TAMPx pull-up disable",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enabled": {
                            "description": "Precharge RTC_TAMPx pins before sampling (enable internal pull-up)",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "Disable precharge of RTC_TAMPx pins",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TAMPPRCH": {
                    "description": "RTC_TAMPx precharge\n              duration",
                    "offset": 13,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Cycles1": {
                            "description": "1 RTCCLK cycle",
                            "value": 0
                          },
                          "Cycles2": {
                            "description": "2 RTCCLK cycles",
                            "value": 1
                          },
                          "Cycles4": {
                            "description": "4 RTCCLK cycles",
                            "value": 2
                          },
                          "Cycles8": {
                            "description": "8 RTCCLK cycles",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "TAMPFLT": {
                    "description": "RTC_TAMPx filter count",
                    "offset": 11,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Immediate": {
                            "description": "Tamper event is activated on edge of RTC_TAMPx input transitions to the active level (no internal pull-up on RTC_TAMPx input)",
                            "value": 0
                          },
                          "Samples2": {
                            "description": "Tamper event is activated after 2 consecutive samples at the active level",
                            "value": 1
                          },
                          "Samples4": {
                            "description": "Tamper event is activated after 4 consecutive samples at the active level",
                            "value": 2
                          },
                          "Samples8": {
                            "description": "Tamper event is activated after 8 consecutive samples at the active level",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "TAMPFREQ": {
                    "description": "Tamper sampling frequency",
                    "offset": 8,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Div32768": {
                            "description": "RTCCLK / 32768 (1 Hz when RTCCLK = 32768 Hz)",
                            "value": 0
                          },
                          "Div16384": {
                            "description": "RTCCLK / 16384 (2 Hz when RTCCLK = 32768 Hz)",
                            "value": 1
                          },
                          "Div8192": {
                            "description": "RTCCLK / 8192 (4 Hz when RTCCLK = 32768 Hz)",
                            "value": 2
                          },
                          "Div4096": {
                            "description": "RTCCLK / 4096 (8 Hz when RTCCLK = 32768 Hz)",
                            "value": 3
                          },
                          "Div2048": {
                            "description": "RTCCLK / 2048 (16 Hz when RTCCLK = 32768 Hz)",
                            "value": 4
                          },
                          "Div1024": {
                            "description": "RTCCLK / 1024 (32 Hz when RTCCLK = 32768 Hz)",
                            "value": 5
                          },
                          "Div512": {
                            "description": "RTCCLK / 512 (64 Hz when RTCCLK = 32768 Hz)",
                            "value": 6
                          },
                          "Div256": {
                            "description": "RTCCLK / 256 (128 Hz when RTCCLK = 32768 Hz)",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "TAMPTS": {
                    "description": "Activate timestamp on tamper detection\n              event",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoSave": {
                            "description": "Tamper detection event does not cause a timestamp to be saved",
                            "value": 0
                          },
                          "Save": {
                            "description": "Save timestamp on tamper detection event",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TAMP2TRG": {
                    "description": "Active level for RTC_TAMP2\n              input",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TAMP2E": {
                    "description": "RTC_TAMP2 input detection\n              enable",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TAMPIE": {
                    "description": "Tamper interrupt enable",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Tamper interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Tamper interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TAMP1TRG": {
                    "description": "Active level for RTC_TAMP1\n              input",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "RisingEdge": {
                            "description": "If TAMPFLT = 00: RTC_TAMPx input rising edge triggers a tamper detection event. If TAMPFLT = 00: RTC_TAMPx input staying low triggers a tamper detection event.",
                            "value": 0
                          },
                          "FallingEdge": {
                            "description": "If TAMPFLT = 00: RTC_TAMPx input staying high triggers a tamper detection event. If TAMPFLT = 00: RTC_TAMPx input falling edge triggers a tamper detection event",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TAMP1E": {
                    "description": "RTC_TAMP1 input detection\n              enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "RTC_TAMPx input detection disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "RTC_TAMPx input detection enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TAMP3MF": {
                    "description": "Tamper 3 mask flag",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TAMP3NOERASE": {
                    "description": "Tamper 3 no erase",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TAMP3IE": {
                    "description": "Tamper 3 interrupt enable",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TAMP3TRG": {
                    "description": "Active level for RTC_TAMP3 input",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TAMP3E": {
                    "description": "RTC_TAMP3 detection enable",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "OR": {
              "description": "option register",
              "offset": 76,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RTC_OUT_RMP": {
                    "description": "RTC_ALARM on PC13 output\n              type",
                    "offset": 1,
                    "size": 1
                  },
                  "RTC_ALARM_TYPE": {
                    "description": "RTC_ALARM on PC13 output\n              type",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "USART1": {
        "description": "Universal synchronous asynchronous receiver\n      transmitter",
        "children": {
          "registers": {
            "CR1": {
              "description": "Control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "M1": {
                    "description": "Word length",
                    "offset": 28,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "M0": {
                            "description": "Use M0 to set the data bits",
                            "value": 0
                          },
                          "Bit7": {
                            "description": "1 start bit, 7 data bits, n stop bits",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EOBIE": {
                    "description": "End of Block interrupt\n              enable",
                    "offset": 27,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is inhibited",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "A USART interrupt is generated when the EOBF flag is set in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RTOIE": {
                    "description": "Receiver timeout interrupt\n              enable",
                    "offset": 26,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is inhibited",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "An USART interrupt is generated when the RTOF bit is set in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OVER8": {
                    "description": "Oversampling mode",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Oversampling16": {
                            "description": "Oversampling by 16",
                            "value": 0
                          },
                          "Oversampling8": {
                            "description": "Oversampling by 8",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMIE": {
                    "description": "Character match interrupt\n              enable",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Interrupt is generated when the CMF bit is set in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "MME": {
                    "description": "Mute mode enable",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Receiver in active mode permanently",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Receiver can switch between mute mode and active mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "M0": {
                    "description": "Word length",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Bit8": {
                            "description": "1 start bit, 8 data bits, n stop bits",
                            "value": 0
                          },
                          "Bit9": {
                            "description": "1 start bit, 9 data bits, n stop bits",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WAKE": {
                    "description": "Receiver wakeup method",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Idle": {
                            "description": "Idle line",
                            "value": 0
                          },
                          "Address": {
                            "description": "Address mask",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PCE": {
                    "description": "Parity control enable",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Parity control disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Parity control enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PS": {
                    "description": "Parity selection",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Even": {
                            "description": "Even parity",
                            "value": 0
                          },
                          "Odd": {
                            "description": "Odd parity",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PEIE": {
                    "description": "PE interrupt enable",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Interrupt is generated whenever PE=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TXEIE": {
                    "description": "interrupt enable",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Interrupt is generated whenever TXE=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TCIE": {
                    "description": "Transmission complete interrupt\n              enable",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Interrupt is generated whenever TC=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RXNEIE": {
                    "description": "RXNE interrupt enable",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Interrupt is generated whenever ORE=1 or RXNE=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "IDLEIE": {
                    "description": "IDLE interrupt enable",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Interrupt is generated whenever IDLE=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TE": {
                    "description": "Transmitter enable",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Transmitter is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Transmitter is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RE": {
                    "description": "Receiver enable",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Receiver is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Receiver is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UESM": {
                    "description": "USART enable in Stop mode",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "USART not able to wake up the MCU from Stop mode",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "USART able to wake up the MCU from Stop mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UE": {
                    "description": "USART enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "UART is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "UART is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DEAT": {
                    "description": "Driver Enable assertion\n              time",
                    "offset": 21,
                    "size": 5
                  },
                  "DEDT": {
                    "description": "Driver Enable de-assertion\n              time",
                    "offset": 16,
                    "size": 5
                  }
                }
              }
            },
            "CR2": {
              "description": "Control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RTOEN": {
                    "description": "Receiver timeout enable",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Receiver timeout feature disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Receiver timeout feature enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ABREN": {
                    "description": "Auto baud rate enable",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Auto baud rate detection is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Auto baud rate detection is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "MSBFIRST": {
                    "description": "Most significant bit first",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "LSB": {
                            "description": "data is transmitted/received with data bit 0 first, following the start bit",
                            "value": 0
                          },
                          "MSB": {
                            "description": "data is transmitted/received with MSB (bit 7/8/9) first, following the start bit",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DATAINV": {
                    "description": "Binary data inversion",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Positive": {
                            "description": "Logical data from the data register are send/received in positive/direct logic",
                            "value": 0
                          },
                          "Negative": {
                            "description": "Logical data from the data register are send/received in negative/inverse logic",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TXINV": {
                    "description": "TX pin active level\n              inversion",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "TX pin signal works using the standard logic levels",
                            "value": 0
                          },
                          "Inverted": {
                            "description": "TX pin signal values are inverted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RXINV": {
                    "description": "RX pin active level\n              inversion",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "RX pin signal works using the standard logic levels",
                            "value": 0
                          },
                          "Inverted": {
                            "description": "RX pin signal values are inverted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SWAP": {
                    "description": "Swap TX/RX pins",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "TX/RX pins are used as defined in standard pinout",
                            "value": 0
                          },
                          "Swapped": {
                            "description": "The TX and RX pins functions are swapped",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LINEN": {
                    "description": "LIN mode enable",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "LIN mode disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "LIN mode enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "STOP": {
                    "description": "STOP bits",
                    "offset": 12,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Stop1": {
                            "description": "1 stop bit",
                            "value": 0
                          },
                          "Stop0p5": {
                            "description": "0.5 stop bit",
                            "value": 1
                          },
                          "Stop2": {
                            "description": "2 stop bit",
                            "value": 2
                          },
                          "Stop1p5": {
                            "description": "1.5 stop bit",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "CLKEN": {
                    "description": "Clock enable",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "CK pin disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "CK pin enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CPOL": {
                    "description": "Clock polarity",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Low": {
                            "description": "Steady low value on CK pin outside transmission window",
                            "value": 0
                          },
                          "High": {
                            "description": "Steady high value on CK pin outside transmission window",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CPHA": {
                    "description": "Clock phase",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "First": {
                            "description": "The first clock transition is the first data capture edge",
                            "value": 0
                          },
                          "Second": {
                            "description": "The second clock transition is the first data capture edge",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LBCL": {
                    "description": "Last bit clock pulse",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotOutput": {
                            "description": "The clock pulse of the last data bit is not output to the CK pin",
                            "value": 0
                          },
                          "Output": {
                            "description": "The clock pulse of the last data bit is output to the CK pin",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LBDIE": {
                    "description": "LIN break detection interrupt\n              enable",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is inhibited",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "An interrupt is generated whenever LBDF=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LBDL": {
                    "description": "LIN break detection length",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Bit10": {
                            "description": "10-bit break detection",
                            "value": 0
                          },
                          "Bit11": {
                            "description": "11-bit break detection",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADDM7": {
                    "description": "7-bit Address Detection/4-bit Address\n              Detection",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Bit4": {
                            "description": "4-bit address detection",
                            "value": 0
                          },
                          "Bit7": {
                            "description": "7-bit address detection",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADD": {
                    "description": "Address of the USART node",
                    "offset": 24,
                    "size": 8
                  },
                  "ABRMOD": {
                    "description": "Auto baud rate mode",
                    "offset": 21,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Start": {
                            "description": "Measurement of the start bit is used to detect the baud rate",
                            "value": 0
                          },
                          "Edge": {
                            "description": "Falling edge to falling edge measurement",
                            "value": 1
                          },
                          "Frame7F": {
                            "description": "0x7F frame detection",
                            "value": 2
                          },
                          "Frame55": {
                            "description": "0x55 frame detection",
                            "value": 3
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CR3": {
              "description": "Control register 3",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "WUFIE": {
                    "description": "Wakeup from Stop mode interrupt\n              enable",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is inhibited",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "An USART interrupt is generated whenever WUF=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WUS": {
                    "description": "Wakeup from Stop mode interrupt flag\n              selection",
                    "offset": 20,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Address": {
                            "description": "WUF active on address match",
                            "value": 0
                          },
                          "Start": {
                            "description": "WuF active on Start bit detection",
                            "value": 2
                          },
                          "RXNE": {
                            "description": "WUF active on RXNE",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "SCARCNT": {
                    "description": "Smartcard auto-retry count",
                    "offset": 17,
                    "size": 3
                  },
                  "DEP": {
                    "description": "Driver enable polarity\n              selection",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "High": {
                            "description": "DE signal is active high",
                            "value": 0
                          },
                          "Low": {
                            "description": "DE signal is active low",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DEM": {
                    "description": "Driver enable mode",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "DE function is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "The DE signal is output on the RTS pin",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DDRE": {
                    "description": "DMA Disable on Reception\n              Error",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotDisabled": {
                            "description": "DMA is not disabled in case of reception error",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "DMA is disabled following a reception error",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OVRDIS": {
                    "description": "Overrun Disable",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enabled": {
                            "description": "Overrun Error Flag, ORE, is set when received data is not read before receiving new data",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "Overrun functionality is disabled. If new data is received while the RXNE flag is still set the ORE flag is not set and the new received data overwrites the previous content of the RDR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ONEBIT": {
                    "description": "One sample bit method\n              enable",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Sample3": {
                            "description": "Three sample bit method",
                            "value": 0
                          },
                          "Sample1": {
                            "description": "One sample bit method",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CTSIE": {
                    "description": "CTS interrupt enable",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is inhibited",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "An interrupt is generated whenever CTSIF=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CTSE": {
                    "description": "CTS enable",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "CTS hardware flow control disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "CTS mode enabled, data is only transmitted when the CTS input is asserted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RTSE": {
                    "description": "RTS enable",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "RTS hardware flow control disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "RTS output enabled, data is only requested when there is space in the receive buffer",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DMAT": {
                    "description": "DMA enable transmitter",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "DMA mode is disabled for transmission",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "DMA mode is enabled for transmission",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DMAR": {
                    "description": "DMA enable receiver",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "DMA mode is disabled for reception",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "DMA mode is enabled for reception",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SCEN": {
                    "description": "Smartcard mode enable",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Smartcard Mode disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Smartcard Mode enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "NACK": {
                    "description": "Smartcard NACK enable",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "NACK transmission in case of parity error is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "NACK transmission during parity error is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "HDSEL": {
                    "description": "Half-duplex selection",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotSelected": {
                            "description": "Half duplex mode is not selected",
                            "value": 0
                          },
                          "Selected": {
                            "description": "Half duplex mode is selected",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "IRLP": {
                    "description": "Ir low-power",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Normal": {
                            "description": "Normal mode",
                            "value": 0
                          },
                          "LowPower": {
                            "description": "Low-power mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "IREN": {
                    "description": "Ir mode enable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "IrDA disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "IrDA enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EIE": {
                    "description": "Error interrupt enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Interrupt is inhibited",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "An interrupt is generated when FE=1 or ORE=1 or NF=1 in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "BRR": {
              "description": "Baud rate register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BRR": {
                    "description": "DIV_Mantissa",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "GTPR": {
              "description": "Guard time and prescaler\n          register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "GT": {
                    "description": "Guard time value",
                    "offset": 8,
                    "size": 8
                  },
                  "PSC": {
                    "description": "Prescaler value",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "RTOR": {
              "description": "Receiver timeout register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BLEN": {
                    "description": "Block Length",
                    "offset": 24,
                    "size": 8
                  },
                  "RTO": {
                    "description": "Receiver timeout value",
                    "offset": 0,
                    "size": 24
                  }
                }
              }
            },
            "RQR": {
              "description": "Request register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "TXFRQ": {
                    "description": "Transmit data flush\n              request",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Discard": {
                            "description": "Set the TXE flags. This allows to discard the transmit data",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RXFRQ": {
                    "description": "Receive data flush request",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Discard": {
                            "description": "clears the RXNE flag. This allows to discard the received data without reading it, and avoid an overrun condition",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "MMRQ": {
                    "description": "Mute mode request",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Mute": {
                            "description": "Puts the USART in mute mode and sets the RWU flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SBKRQ": {
                    "description": "Send break request",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Break": {
                            "description": "sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ABRRQ": {
                    "description": "Auto baud rate request",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Request": {
                            "description": "resets the ABRF flag in the USART_ISR and request an automatic baud rate measurement on the next received data frame",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "ISR": {
              "description": "Interrupt & status\n          register",
              "offset": 28,
              "size": 32,
              "reset_value": 192,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "REACK": {
                    "description": "REACK",
                    "offset": 22,
                    "size": 1
                  },
                  "TEACK": {
                    "description": "TEACK",
                    "offset": 21,
                    "size": 1
                  },
                  "WUF": {
                    "description": "WUF",
                    "offset": 20,
                    "size": 1
                  },
                  "RWU": {
                    "description": "RWU",
                    "offset": 19,
                    "size": 1
                  },
                  "SBKF": {
                    "description": "SBKF",
                    "offset": 18,
                    "size": 1
                  },
                  "CMF": {
                    "description": "CMF",
                    "offset": 17,
                    "size": 1
                  },
                  "BUSY": {
                    "description": "BUSY",
                    "offset": 16,
                    "size": 1
                  },
                  "ABRF": {
                    "description": "ABRF",
                    "offset": 15,
                    "size": 1
                  },
                  "ABRE": {
                    "description": "ABRE",
                    "offset": 14,
                    "size": 1
                  },
                  "EOBF": {
                    "description": "EOBF",
                    "offset": 12,
                    "size": 1
                  },
                  "RTOF": {
                    "description": "RTOF",
                    "offset": 11,
                    "size": 1
                  },
                  "CTS": {
                    "description": "CTS",
                    "offset": 10,
                    "size": 1
                  },
                  "CTSIF": {
                    "description": "CTSIF",
                    "offset": 9,
                    "size": 1
                  },
                  "LBDF": {
                    "description": "LBDF",
                    "offset": 8,
                    "size": 1
                  },
                  "TXE": {
                    "description": "TXE",
                    "offset": 7,
                    "size": 1
                  },
                  "TC": {
                    "description": "TC",
                    "offset": 6,
                    "size": 1
                  },
                  "RXNE": {
                    "description": "RXNE",
                    "offset": 5,
                    "size": 1
                  },
                  "IDLE": {
                    "description": "IDLE",
                    "offset": 4,
                    "size": 1
                  },
                  "ORE": {
                    "description": "ORE",
                    "offset": 3,
                    "size": 1
                  },
                  "NF": {
                    "description": "NF",
                    "offset": 2,
                    "size": 1
                  },
                  "FE": {
                    "description": "FE",
                    "offset": 1,
                    "size": 1
                  },
                  "PE": {
                    "description": "PE",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ICR": {
              "description": "Interrupt flag clear register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "WUCF": {
                    "description": "Wakeup from Stop mode clear\n              flag",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the WUF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMCF": {
                    "description": "Character match clear flag",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the CMF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EOBCF": {
                    "description": "End of block clear flag",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the EOBF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RTOCF": {
                    "description": "Receiver timeout clear\n              flag",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the RTOF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CTSCF": {
                    "description": "CTS clear flag",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the CTSIF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LBDCF": {
                    "description": "LIN break detection clear\n              flag",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the LBDF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TCCF": {
                    "description": "Transmission complete clear\n              flag",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the TC flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "IDLECF": {
                    "description": "Idle line detected clear\n              flag",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the IDLE flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ORECF": {
                    "description": "Overrun error clear flag",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the ORE flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "NCF": {
                    "description": "Noise detected clear flag",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the NF flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "FECF": {
                    "description": "Framing error clear flag",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the FE flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PECF": {
                    "description": "Parity error clear flag",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the PE flag in the ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "RDR": {
              "description": "Receive data register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RDR": {
                    "description": "Receive data value",
                    "offset": 0,
                    "size": 9
                  }
                }
              }
            },
            "TDR": {
              "description": "Transmit data register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TDR": {
                    "description": "Transmit data value",
                    "offset": 0,
                    "size": 9
                  }
                }
              }
            }
          }
        }
      },
      "FLASH": {
        "description": "Flash",
        "children": {
          "registers": {
            "ACR": {
              "description": "Access control register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LATENCY": {
                    "description": "Latency",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "WS0": {
                            "description": "Zero wait state is used to read a word in the NVM",
                            "value": 0
                          },
                          "WS1": {
                            "description": "One wait state is used to read a word in the NVM",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PRFTEN": {
                    "description": "Prefetch enable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Prefetch is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Prefetch is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SLEEP_PD": {
                    "description": "Flash mode during Sleep",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NVMIdleMode": {
                            "description": "When the device is in Sleep mode, the NVM is in Idle mode",
                            "value": 0
                          },
                          "NVMPwrDownMode": {
                            "description": "When the device is in Sleep mode, the NVM is in power-down mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RUN_PD": {
                    "description": "Flash mode during Run",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NVMIdleMode": {
                            "description": "When the device is in Run mode, the NVM is in Idle mode",
                            "value": 0
                          },
                          "NVMPwrDownMode": {
                            "description": "When the device is in Run mode, the NVM is in power-down mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DISAB_BUF": {
                    "description": "Disable Buffer",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enabled": {
                            "description": "The buffers are enabled",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "The buffers are disabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PRE_READ": {
                    "description": "Pre-read data address",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "The pre-read is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "The pre-read is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "PECR": {
              "description": "Program/erase control register",
              "offset": 4,
              "size": 32,
              "reset_value": 7,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PELOCK": {
                    "description": "FLASH_PECR and data EEPROM\n              lock",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Unlocked": {
                            "description": "The FLASH_PECR register is unlocked",
                            "value": 0
                          },
                          "Locked": {
                            "description": "The FLASH_PECR register is locked and no write/erase operation can start",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PRGLOCK": {
                    "description": "Program memory lock",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Unlocked": {
                            "description": "The write and erase operations in the Flash program memory are disabled",
                            "value": 0
                          },
                          "Locked": {
                            "description": "The write and erase operations in the Flash program memory are enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OPTLOCK": {
                    "description": "Option bytes block lock",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Unlocked": {
                            "description": "The write and erase operations in the Option bytes area are disabled",
                            "value": 0
                          },
                          "Locked": {
                            "description": "The write and erase operations in the Option bytes area are enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PROG": {
                    "description": "Program memory selection",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotSelected": {
                            "description": "The Flash program memory is not selected",
                            "value": 0
                          },
                          "Selected": {
                            "description": "The Flash program memory is selected",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DATA": {
                    "description": "Data EEPROM selection",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotSelected": {
                            "description": "Data EEPROM not selected",
                            "value": 0
                          },
                          "Selected": {
                            "description": "Data memory selected",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "FIX": {
                    "description": "Fixed time data write for Byte, Half\n              Word and Word programming",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "AutoErase": {
                            "description": "An erase phase is automatically performed",
                            "value": 0
                          },
                          "PrelimErase": {
                            "description": "The program operation is always performed with a preliminary erase",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ERASE": {
                    "description": "Page or Double Word erase\n              mode",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoErase": {
                            "description": "No erase operation requested",
                            "value": 0
                          },
                          "Erase": {
                            "description": "Erase operation requested",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "FPRG": {
                    "description": "Half Page/Double Word programming\n              mode",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Half Page programming disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Half Page programming enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PARALLELBANK": {
                    "description": "Parallel bank mode",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Parallel bank mode disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Parallel bank mode enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EOPIE": {
                    "description": "End of programming interrupt\n              enable",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "End of program interrupt disable",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "End of program interrupt enable",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ERRIE": {
                    "description": "Error interrupt enable",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Error interrupt disable",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Error interrupt enable",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OBL_LAUNCH": {
                    "description": "Launch the option byte\n              loading",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Complete": {
                            "description": "Option byte loaded",
                            "value": 0
                          },
                          "NotComplete": {
                            "description": "Option byte loading to be done",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "PDKEYR": {
              "description": "Power down key register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "PDKEYR": {
                    "description": "RUN_PD in FLASH_ACR key",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "PEKEYR": {
              "description": "Program/erase key register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "PEKEYR": {
                    "description": "FLASH_PEC and data EEPROM\n              key",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "PRGKEYR": {
              "description": "Program memory key register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "PRGKEYR": {
                    "description": "Program memory key",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "OPTKEYR": {
              "description": "Option byte key register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "OPTKEYR": {
                    "description": "Option byte key",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "SR": {
              "description": "Status register",
              "offset": 24,
              "size": 32,
              "reset_value": 4,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BSY": {
                    "description": "Write/erase operations in\n              progress",
                    "offset": 0,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Inactive": {
                            "description": "No write/erase operation is in progress",
                            "value": 0
                          },
                          "Active": {
                            "description": "No write/erase operation is in progress",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EOP": {
                    "description": "End of operation",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoEvent": {
                            "description": "No EOP operation occurred",
                            "value": 0
                          },
                          "Event": {
                            "description": "An EOP event occurred",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ENDHV": {
                    "description": "End of high voltage",
                    "offset": 2,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Active": {
                            "description": "High voltage is executing a write/erase operation in the NVM",
                            "value": 0
                          },
                          "Inactive": {
                            "description": "High voltage is off, no write/erase operation is ongoing",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "READY": {
                    "description": "Flash memory module ready after low\n              power mode",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotReady": {
                            "description": "The NVM is not ready",
                            "value": 0
                          },
                          "Ready": {
                            "description": "The NVM is ready",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WRPERR": {
                    "description": "Write protected error",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoError": {
                            "description": "No protection error happened",
                            "value": 0
                          },
                          "Error": {
                            "description": "One protection error happened",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PGAERR": {
                    "description": "Programming alignment\n              error",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoError": {
                            "description": "No alignment error happened",
                            "value": 0
                          },
                          "Error": {
                            "description": "One alignment error happened",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SIZERR": {
                    "description": "Size error",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoError": {
                            "description": "No size error happened",
                            "value": 0
                          },
                          "Error": {
                            "description": "One size error happened",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OPTVERR": {
                    "description": "Option validity error",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoError": {
                            "description": "No error happened during the Option bytes loading",
                            "value": 0
                          },
                          "Error": {
                            "description": "One or more errors happened during the Option bytes loading",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RDERR": {
                    "description": "RDERR",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoError": {
                            "description": "No read protection error happened.",
                            "value": 0
                          },
                          "Error": {
                            "description": "One read protection error happened",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "NOTZEROERR": {
                    "description": "NOTZEROERR",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoEvent": {
                            "description": "The write operation is done in an erased region or the memory interface can apply an erase before a write",
                            "value": 0
                          },
                          "Event": {
                            "description": "The write operation is attempting to write to a not-erased region and the memory interface cannot apply an erase before a write",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "FWWERR": {
                    "description": "FWWERR",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoError": {
                            "description": "No write/erase operation aborted to perform a fetch",
                            "value": 0
                          },
                          "Error": {
                            "description": "A write/erase operation aborted to perform a fetch",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "OPTR": {
              "description": "Option byte register",
              "offset": 28,
              "size": 32,
              "reset_value": 16252928,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RDPROT": {
                    "description": "Read protection",
                    "offset": 0,
                    "size": 8,
                    "enum": {
                      "size": 8,
                      "children": {
                        "enum_fields": {
                          "Level1": {
                            "description": "Level 1",
                            "value": 0
                          },
                          "Level0": {
                            "description": "Level 0",
                            "value": 170
                          },
                          "Level2": {
                            "description": "Level 2",
                            "value": 204
                          }
                        }
                      }
                    }
                  },
                  "BOR_LEV": {
                    "description": "BOR_LEV",
                    "offset": 16,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "BOR_Off": {
                            "description": "This is the reset threshold level for the 1.45 V - 1.55 V voltage range (power-down only)",
                            "value": 0
                          },
                          "BOR_Level1": {
                            "description": "Reset threshold level for VBOR0 (around 1.8 V)",
                            "value": 1
                          },
                          "BOR_Level2": {
                            "description": "Reset threshold level for VBOR1 (around 2.0 V)",
                            "value": 2
                          },
                          "BOR_Level3": {
                            "description": "Reset threshold level for VBOR2 (around 2.5 V)",
                            "value": 3
                          },
                          "BOR_Level4": {
                            "description": "Reset threshold level for VBOR3 (around 2.7 V)",
                            "value": 4
                          },
                          "BOR_Level5": {
                            "description": "Reset threshold level for VBOR4 (around 3.0 V)",
                            "value": 5
                          }
                        }
                      }
                    }
                  },
                  "WPRMOD": {
                    "description": "Selection of protection mode of WPR\n              bits",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "PCROP disabled. The WRPROT bits are used as a write protection on a sector.",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "PCROP enabled. The WRPROT bits are used as a read protection on a sector.",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "WRPROT1": {
              "description": "Write Protection Register 1",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "WRPROT1": {
                    "description": "Write Protection",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "WRPROT2": {
              "description": "Write Protection Register 2",
              "offset": 128,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "WRPROT2": {
                    "description": "Write Protection",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            }
          }
        }
      },
      "TIM6": {
        "description": "Basic-timers",
        "children": {
          "registers": {
            "CR1": {
              "description": "control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ARPE": {
                    "description": "Auto-reload preload enable",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "TIMx_APRR register is not buffered",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "TIMx_APRR register is buffered",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OPM": {
                    "description": "One-pulse mode",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Counter is not stopped at update event",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Counter stops counting at the next update event (clearing the CEN bit)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "URS": {
                    "description": "Update request source",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "AnyEvent": {
                            "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request",
                            "value": 0
                          },
                          "CounterOnly": {
                            "description": "Only counter overflow/underflow generates an update interrupt or DMA request",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UDIS": {
                    "description": "Update disable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enabled": {
                            "description": "Update event enabled",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "Update event disabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CEN": {
                    "description": "Counter enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Counter disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Counter enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CR2": {
              "description": "control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MMS": {
                    "description": "Master mode selection",
                    "offset": 4,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Reset": {
                            "description": "Use UG bit from TIMx_EGR register",
                            "value": 0
                          },
                          "Enable": {
                            "description": "Use CNT bit from TIMx_CEN register",
                            "value": 1
                          },
                          "Update": {
                            "description": "Use the update event",
                            "value": 2
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "DIER": {
              "description": "DMA/Interrupt enable register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "UDE": {
                    "description": "Update DMA request enable",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Update DMA request disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Update DMA request enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UIE": {
                    "description": "Update interrupt enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Update interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Update interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "UIF": {
                    "description": "Update interrupt flag",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoUpdateOccurred": {
                            "description": "No update occurred",
                            "value": 0
                          },
                          "UpdatePending": {
                            "description": "Update interrupt pending",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "EGR": {
              "description": "event generation register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "UG": {
                    "description": "Update generation",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Update": {
                            "description": "Re-initializes the timer counter and generates an update of the registers.",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CNT": {
              "description": "counter",
              "offset": 36,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Low counter value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "PSC": {
              "description": "prescaler",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PSC": {
                    "description": "Prescaler value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ARR": {
              "description": "auto-reload register",
              "offset": 44,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ARR": {
                    "description": "Low Auto-reload value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            }
          }
        }
      },
      "EXTI": {
        "description": "External interrupt/event\n      controller",
        "children": {
          "registers": {
            "IMR": {
              "description": "Interrupt mask register\n          (EXTI_IMR)",
              "offset": 0,
              "size": 32,
              "reset_value": 4286840832,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IM0": {
                    "description": "Interrupt Mask on line 0",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Masked": {
                            "description": "Interrupt request line is masked",
                            "value": 0
                          },
                          "Unmasked": {
                            "description": "Interrupt request line is unmasked",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "IM1": {
                    "description": "Interrupt Mask on line 1",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM2": {
                    "description": "Interrupt Mask on line 2",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM3": {
                    "description": "Interrupt Mask on line 3",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM4": {
                    "description": "Interrupt Mask on line 4",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM5": {
                    "description": "Interrupt Mask on line 5",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM6": {
                    "description": "Interrupt Mask on line 6",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM7": {
                    "description": "Interrupt Mask on line 7",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM8": {
                    "description": "Interrupt Mask on line 8",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM9": {
                    "description": "Interrupt Mask on line 9",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM10": {
                    "description": "Interrupt Mask on line 10",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM11": {
                    "description": "Interrupt Mask on line 11",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM12": {
                    "description": "Interrupt Mask on line 12",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM13": {
                    "description": "Interrupt Mask on line 13",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM14": {
                    "description": "Interrupt Mask on line 14",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM15": {
                    "description": "Interrupt Mask on line 15",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM16": {
                    "description": "Interrupt Mask on line 16",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM17": {
                    "description": "Interrupt Mask on line 17",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM18": {
                    "description": "Interrupt Mask on line 18",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM19": {
                    "description": "Interrupt Mask on line 19",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM20": {
                    "description": "Interrupt Mask on line 20",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM21": {
                    "description": "Interrupt Mask on line 21",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM22": {
                    "description": "Interrupt Mask on line 22",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM23": {
                    "description": "Interrupt Mask on line 23",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM24": {
                    "description": "Interrupt Mask on line 24",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM25": {
                    "description": "Interrupt Mask on line 25",
                    "offset": 25,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM26": {
                    "description": "Interrupt Mask on line 27",
                    "offset": 26,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM28": {
                    "description": "Interrupt Mask on line 27",
                    "offset": 28,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IM29": {
                    "description": "Interrupt Mask on line 27",
                    "offset": 29,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "EMR": {
              "description": "Event mask register (EXTI_EMR)",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EM0": {
                    "description": "Event Mask on line 0",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Masked": {
                            "description": "Interrupt request line is masked",
                            "value": 0
                          },
                          "Unmasked": {
                            "description": "Interrupt request line is unmasked",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EM1": {
                    "description": "Event Mask on line 1",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM2": {
                    "description": "Event Mask on line 2",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM3": {
                    "description": "Event Mask on line 3",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM4": {
                    "description": "Event Mask on line 4",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM5": {
                    "description": "Event Mask on line 5",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM6": {
                    "description": "Event Mask on line 6",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM7": {
                    "description": "Event Mask on line 7",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM8": {
                    "description": "Event Mask on line 8",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM9": {
                    "description": "Event Mask on line 9",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM10": {
                    "description": "Event Mask on line 10",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM11": {
                    "description": "Event Mask on line 11",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM12": {
                    "description": "Event Mask on line 12",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM13": {
                    "description": "Event Mask on line 13",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM14": {
                    "description": "Event Mask on line 14",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM15": {
                    "description": "Event Mask on line 15",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM16": {
                    "description": "Event Mask on line 16",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM17": {
                    "description": "Event Mask on line 17",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM18": {
                    "description": "Event Mask on line 18",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM19": {
                    "description": "Event Mask on line 19",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM20": {
                    "description": "Event Mask on line 20",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM21": {
                    "description": "Event Mask on line 21",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM22": {
                    "description": "Event Mask on line 22",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM23": {
                    "description": "Event Mask on line 23",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM24": {
                    "description": "Event Mask on line 24",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM25": {
                    "description": "Event Mask on line 25",
                    "offset": 25,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM26": {
                    "description": "Event Mask on line 26",
                    "offset": 26,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM28": {
                    "description": "Event Mask on line 28",
                    "offset": 28,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "EM29": {
                    "description": "Event Mask on line 29",
                    "offset": 29,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "RTSR": {
              "description": "Rising Trigger selection register\n          (EXTI_RTSR)",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RT0": {
                    "description": "Rising trigger event configuration of\n              line 0",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Rising edge trigger is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Rising edge trigger is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RT1": {
                    "description": "Rising trigger event configuration of\n              line 1",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT2": {
                    "description": "Rising trigger event configuration of\n              line 2",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT3": {
                    "description": "Rising trigger event configuration of\n              line 3",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT4": {
                    "description": "Rising trigger event configuration of\n              line 4",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT5": {
                    "description": "Rising trigger event configuration of\n              line 5",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT6": {
                    "description": "Rising trigger event configuration of\n              line 6",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT7": {
                    "description": "Rising trigger event configuration of\n              line 7",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT8": {
                    "description": "Rising trigger event configuration of\n              line 8",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT9": {
                    "description": "Rising trigger event configuration of\n              line 9",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT10": {
                    "description": "Rising trigger event configuration of\n              line 10",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT11": {
                    "description": "Rising trigger event configuration of\n              line 11",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT12": {
                    "description": "Rising trigger event configuration of\n              line 12",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT13": {
                    "description": "Rising trigger event configuration of\n              line 13",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT14": {
                    "description": "Rising trigger event configuration of\n              line 14",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT15": {
                    "description": "Rising trigger event configuration of\n              line 15",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT16": {
                    "description": "Rising trigger event configuration of\n              line 16",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT17": {
                    "description": "Rising trigger event configuration of\n              line 17",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT19": {
                    "description": "Rising trigger event configuration of\n              line 19",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT20": {
                    "description": "Rising trigger event configuration of\n              line 20",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT21": {
                    "description": "Rising trigger event configuration of\n              line 21",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RT22": {
                    "description": "Rising trigger event configuration of\n              line 22",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "FTSR": {
              "description": "Falling Trigger selection register\n          (EXTI_FTSR)",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "FT0": {
                    "description": "Falling trigger event configuration of\n              line 0",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Falling edge trigger is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Falling edge trigger is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "FT1": {
                    "description": "Falling trigger event configuration of\n              line 1",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT2": {
                    "description": "Falling trigger event configuration of\n              line 2",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT3": {
                    "description": "Falling trigger event configuration of\n              line 3",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT4": {
                    "description": "Falling trigger event configuration of\n              line 4",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT5": {
                    "description": "Falling trigger event configuration of\n              line 5",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT6": {
                    "description": "Falling trigger event configuration of\n              line 6",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT7": {
                    "description": "Falling trigger event configuration of\n              line 7",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT8": {
                    "description": "Falling trigger event configuration of\n              line 8",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT9": {
                    "description": "Falling trigger event configuration of\n              line 9",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT10": {
                    "description": "Falling trigger event configuration of\n              line 10",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT11": {
                    "description": "Falling trigger event configuration of\n              line 11",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT12": {
                    "description": "Falling trigger event configuration of\n              line 12",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT13": {
                    "description": "Falling trigger event configuration of\n              line 13",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT14": {
                    "description": "Falling trigger event configuration of\n              line 14",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT15": {
                    "description": "Falling trigger event configuration of\n              line 15",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT16": {
                    "description": "Falling trigger event configuration of\n              line 16",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT17": {
                    "description": "Falling trigger event configuration of\n              line 17",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT19": {
                    "description": "Falling trigger event configuration of\n              line 19",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT20": {
                    "description": "Falling trigger event configuration of\n              line 20",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT21": {
                    "description": "Falling trigger event configuration of\n              line 21",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FT22": {
                    "description": "Falling trigger event configuration of\n              line 22",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "SWIER": {
              "description": "Software interrupt event register\n          (EXTI_SWIER)",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SWI0": {
                    "description": "Software Interrupt on line\n              0",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Pend": {
                            "description": "Generates an interrupt request",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SWI1": {
                    "description": "Software Interrupt on line\n              1",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI2": {
                    "description": "Software Interrupt on line\n              2",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI3": {
                    "description": "Software Interrupt on line\n              3",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI4": {
                    "description": "Software Interrupt on line\n              4",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI5": {
                    "description": "Software Interrupt on line\n              5",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI6": {
                    "description": "Software Interrupt on line\n              6",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI7": {
                    "description": "Software Interrupt on line\n              7",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI8": {
                    "description": "Software Interrupt on line\n              8",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI9": {
                    "description": "Software Interrupt on line\n              9",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI10": {
                    "description": "Software Interrupt on line\n              10",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI11": {
                    "description": "Software Interrupt on line\n              11",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI12": {
                    "description": "Software Interrupt on line\n              12",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI13": {
                    "description": "Software Interrupt on line\n              13",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI14": {
                    "description": "Software Interrupt on line\n              14",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI15": {
                    "description": "Software Interrupt on line\n              15",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI16": {
                    "description": "Software Interrupt on line\n              16",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI17": {
                    "description": "Software Interrupt on line\n              17",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI19": {
                    "description": "Software Interrupt on line\n              19",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI20": {
                    "description": "Software Interrupt on line\n              20",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI21": {
                    "description": "Software Interrupt on line\n              21",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SWI22": {
                    "description": "Software Interrupt on line\n              22",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "PR": {
              "description": "Pending register (EXTI_PR)",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PIF0": {
                    "description": "Pending bit 0",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotPending": {
                            "description": "No trigger request occurred",
                            "value": 0
                          },
                          "Pending": {
                            "description": "Selected trigger request occurred",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PIF1": {
                    "description": "Pending bit 1",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF2": {
                    "description": "Pending bit 2",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF3": {
                    "description": "Pending bit 3",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF4": {
                    "description": "Pending bit 4",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF5": {
                    "description": "Pending bit 5",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF6": {
                    "description": "Pending bit 6",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF7": {
                    "description": "Pending bit 7",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF8": {
                    "description": "Pending bit 8",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF9": {
                    "description": "Pending bit 9",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF10": {
                    "description": "Pending bit 10",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF11": {
                    "description": "Pending bit 11",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF12": {
                    "description": "Pending bit 12",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF13": {
                    "description": "Pending bit 13",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF14": {
                    "description": "Pending bit 14",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF15": {
                    "description": "Pending bit 15",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF16": {
                    "description": "Pending bit 16",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF17": {
                    "description": "Pending bit 17",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF19": {
                    "description": "Pending bit 19",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF20": {
                    "description": "Pending bit 20",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF21": {
                    "description": "Pending bit 21",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PIF22": {
                    "description": "Pending bit 22",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            }
          }
        }
      },
      "IWDG": {
        "description": "Independent watchdog",
        "children": {
          "registers": {
            "KR": {
              "description": "Key register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "KEY": {
                    "description": "Key value (write only, read\n              0x0000)",
                    "offset": 0,
                    "size": 16,
                    "enum": {
                      "size": 16,
                      "children": {
                        "enum_fields": {
                          "Enable": {
                            "description": "Enable access to PR, RLR and WINR registers (0x5555)",
                            "value": 21845
                          },
                          "Reset": {
                            "description": "Reset the watchdog value (0xAAAA)",
                            "value": 43690
                          },
                          "Start": {
                            "description": "Start the watchdog (0xCCCC)",
                            "value": 52428
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "PR": {
              "description": "Prescaler register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PR": {
                    "description": "Prescaler divider",
                    "offset": 0,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "DivideBy4": {
                            "description": "Divider /4",
                            "value": 0
                          },
                          "DivideBy8": {
                            "description": "Divider /8",
                            "value": 1
                          },
                          "DivideBy16": {
                            "description": "Divider /16",
                            "value": 2
                          },
                          "DivideBy32": {
                            "description": "Divider /32",
                            "value": 3
                          },
                          "DivideBy64": {
                            "description": "Divider /64",
                            "value": 4
                          },
                          "DivideBy128": {
                            "description": "Divider /128",
                            "value": 5
                          },
                          "DivideBy256": {
                            "description": "Divider /256",
                            "value": 6
                          },
                          "DivideBy256bis": {
                            "description": "Divider /256",
                            "value": 7
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "RLR": {
              "description": "Reload register",
              "offset": 8,
              "size": 32,
              "reset_value": 4095,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RL": {
                    "description": "Watchdog counter reload\n              value",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "SR": {
              "description": "Status register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "WVU": {
                    "description": "Watchdog counter window value\n              update",
                    "offset": 2,
                    "size": 1
                  },
                  "RVU": {
                    "description": "Watchdog counter reload value\n              update",
                    "offset": 1,
                    "size": 1
                  },
                  "PVU": {
                    "description": "Watchdog prescaler value\n              update",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "WINR": {
              "description": "Window register",
              "offset": 16,
              "size": 32,
              "reset_value": 4095,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "WIN": {
                    "description": "Watchdog counter window\n              value",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            }
          }
        }
      },
      "WWDG": {
        "description": "System window watchdog",
        "children": {
          "registers": {
            "CR": {
              "description": "Control register",
              "offset": 0,
              "size": 32,
              "reset_value": 127,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "WDGA": {
                    "description": "Activation bit",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Watchdog disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Watchdog enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "T": {
                    "description": "7-bit counter (MSB to LSB)",
                    "offset": 0,
                    "size": 7
                  }
                }
              }
            },
            "CFR": {
              "description": "Configuration register",
              "offset": 4,
              "size": 32,
              "reset_value": 127,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EWI": {
                    "description": "Early wakeup interrupt",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enable": {
                            "description": "interrupt occurs whenever the counter reaches the value 0x40",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "W": {
                    "description": "7-bit window value",
                    "offset": 0,
                    "size": 7
                  },
                  "WDGTB": {
                    "description": "Timer base",
                    "offset": 7,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Div1": {
                            "description": "Counter clock (PCLK1 div 4096) div 1",
                            "value": 0
                          },
                          "Div2": {
                            "description": "Counter clock (PCLK1 div 4096) div 2",
                            "value": 1
                          },
                          "Div4": {
                            "description": "Counter clock (PCLK1 div 4096) div 4",
                            "value": 2
                          },
                          "Div8": {
                            "description": "Counter clock (PCLK1 div 4096) div 8",
                            "value": 3
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "SR": {
              "description": "Status register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EWIF": {
                    "description": "Early wakeup interrupt\n              flag",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Finished": {
                            "description": "The EWI Interrupt Service Routine has been serviced",
                            "value": 0
                          },
                          "Pending": {
                            "description": "The EWI Interrupt Service Routine has been triggered",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      },
      "FW": {
        "description": "Firewall",
        "children": {
          "registers": {
            "CSSA": {
              "description": "Code segment start address",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADD": {
                    "description": "code segment start address",
                    "offset": 8,
                    "size": 16
                  }
                }
              }
            },
            "CSL": {
              "description": "Code segment length",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LENG": {
                    "description": "code segment length",
                    "offset": 8,
                    "size": 14
                  }
                }
              }
            },
            "NVDSSA": {
              "description": "Non-volatile data segment start\n          address",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADD": {
                    "description": "Non-volatile data segment start\n              address",
                    "offset": 8,
                    "size": 16
                  }
                }
              }
            },
            "NVDSL": {
              "description": "Non-volatile data segment\n          length",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LENG": {
                    "description": "Non-volatile data segment\n              length",
                    "offset": 8,
                    "size": 14
                  }
                }
              }
            },
            "VDSSA": {
              "description": "Volatile data segment start\n          address",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADD": {
                    "description": "Volatile data segment start\n              address",
                    "offset": 6,
                    "size": 10
                  }
                }
              }
            },
            "VDSL": {
              "description": "Volatile data segment length",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LENG": {
                    "description": "Non-volatile data segment\n              length",
                    "offset": 6,
                    "size": 10
                  }
                }
              }
            },
            "CR": {
              "description": "Configuration register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "VDE": {
                    "description": "Volatile data execution",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotExecutable": {
                            "description": "Volatile data segment cannot be executed if VDS = 0",
                            "value": 0
                          },
                          "Executable": {
                            "description": "Volatile data segment is declared executable whatever VDS bit value",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "VDS": {
                    "description": "Volatile data shared",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotShared": {
                            "description": "Volatile data segment is not shared and cannot be hit by a non protected executable code when the Firewall is closed",
                            "value": 0
                          },
                          "Shared": {
                            "description": "Volatile data segment is shared with non protected application code",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "FPA": {
                    "description": "Firewall pre alarm",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "PreArmReset": {
                            "description": "Any code executed outside the protected segment when the Firewall is opened will generate a system reset",
                            "value": 0
                          },
                          "PreArmSet": {
                            "description": "Any code executed outside the protected segment will close the Firewall",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      },
      "RCC": {
        "description": "Reset and clock control",
        "children": {
          "registers": {
            "CR": {
              "description": "Clock control register",
              "offset": 0,
              "size": 32,
              "reset_value": 768,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PLLRDY": {
                    "description": "PLL clock ready flag",
                    "offset": 25,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Unlocked": {
                            "description": "PLL unlocked",
                            "value": 0
                          },
                          "Locked": {
                            "description": "PLL locked",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PLLON": {
                    "description": "PLL enable bit",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "RTCPRE": {
                    "description": "TC/LCD prescaler",
                    "offset": 20,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Div2": {
                            "description": "HSE divided by 2",
                            "value": 0
                          },
                          "Div4": {
                            "description": "HSE divided by 4",
                            "value": 1
                          },
                          "Div8": {
                            "description": "HSE divided by 8",
                            "value": 2
                          },
                          "Div16": {
                            "description": "HSE divided by 16",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "CSSHSEON": {
                    "description": "Clock security system on HSE enable\n              bit",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HSEBYP": {
                    "description": "HSE clock bypass bit",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotBypassed": {
                            "description": "HSE oscillator not bypassed",
                            "value": 0
                          },
                          "Bypassed": {
                            "description": "HSE oscillator bypassed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "HSERDY": {
                    "description": "HSE clock ready flag",
                    "offset": 17,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1
                    }
                  },
                  "HSEON": {
                    "description": "HSE clock enable bit",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "MSIRDY": {
                    "description": "MSI clock ready flag",
                    "offset": 9,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotReady": {
                            "description": "Oscillator is not stable",
                            "value": 0
                          },
                          "Ready": {
                            "description": "Oscillator is stable",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "MSION": {
                    "description": "MSI clock enable bit",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HSI16DIVF": {
                    "description": "HSI16DIVF",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotDivided": {
                            "description": "16 MHz HSI clock not divided",
                            "value": 0
                          },
                          "Div4": {
                            "description": "16 MHz HSI clock divided by 4",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "HSI16DIVEN": {
                    "description": "HSI16DIVEN",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotDivided": {
                            "description": "no 16 MHz HSI division requested",
                            "value": 0
                          },
                          "Div4": {
                            "description": "16 MHz HSI division by 4 requested",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "HSI16RDYF": {
                    "description": "Internal high-speed clock ready\n              flag",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotReady": {
                            "description": "HSI 16 MHz oscillator not ready",
                            "value": 0
                          },
                          "Ready": {
                            "description": "HSI 16 MHz oscillator ready",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "HSI16KERON": {
                    "description": "High-speed internal clock enable bit for\n              some IP kernels",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1
                    }
                  },
                  "HSI16ON": {
                    "description": "16 MHz high-speed internal clock\n              enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Clock disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Clock enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "HSI16OUTEN": {
                    "description": "16 MHz high-speed internal clock output\n              enable",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "HSI output clock disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "HSI output clock enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "ICSCR": {
              "description": "Internal clock sources calibration\n          register",
              "offset": 4,
              "size": 32,
              "reset_value": 45056,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MSITRIM": {
                    "description": "MSI clock trimming",
                    "offset": 24,
                    "size": 8
                  },
                  "MSICAL": {
                    "description": "MSI clock calibration",
                    "offset": 16,
                    "size": 8,
                    "access": "read-only"
                  },
                  "MSIRANGE": {
                    "description": "MSI clock ranges",
                    "offset": 13,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Range0": {
                            "description": "range 0 around 65.536 kHz",
                            "value": 0
                          },
                          "Range1": {
                            "description": "range 1 around 131.072 kHz",
                            "value": 1
                          },
                          "Range2": {
                            "description": "range 2 around 262.144 kHz",
                            "value": 2
                          },
                          "Range3": {
                            "description": "range 3 around 524.288 kHz",
                            "value": 3
                          },
                          "Range4": {
                            "description": "range 4 around 1.048 MHz",
                            "value": 4
                          },
                          "Range5": {
                            "description": "range 5 around 2.097 MHz (reset value)",
                            "value": 5
                          },
                          "Range6": {
                            "description": "range 6 around 4.194 MHz",
                            "value": 6
                          },
                          "Range7": {
                            "description": "not allowed",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "HSI16TRIM": {
                    "description": "High speed internal clock\n              trimming",
                    "offset": 8,
                    "size": 5
                  },
                  "HSI16CAL": {
                    "description": "nternal high speed clock\n              calibration",
                    "offset": 0,
                    "size": 8,
                    "access": "read-only"
                  }
                }
              }
            },
            "CFGR": {
              "description": "Clock configuration register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MCOPRE": {
                    "description": "Microcontroller clock output\n              prescaler",
                    "offset": 28,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Div1": {
                            "description": "No division",
                            "value": 0
                          },
                          "Div2": {
                            "description": "Division by 2",
                            "value": 1
                          },
                          "Div4": {
                            "description": "Division by 4",
                            "value": 2
                          },
                          "Div8": {
                            "description": "Division by 8",
                            "value": 3
                          },
                          "Div16": {
                            "description": "Division by 16",
                            "value": 4
                          }
                        }
                      }
                    }
                  },
                  "MCOSEL": {
                    "description": "Microcontroller clock output\n              selection",
                    "offset": 24,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "NoClock": {
                            "description": "No clock",
                            "value": 0
                          },
                          "SYSCLK": {
                            "description": "SYSCLK clock selected",
                            "value": 1
                          },
                          "HSI16": {
                            "description": "HSI oscillator clock selected",
                            "value": 2
                          },
                          "MSI": {
                            "description": "MSI oscillator clock selected",
                            "value": 3
                          },
                          "HSE": {
                            "description": "HSE oscillator clock selected",
                            "value": 4
                          },
                          "PLL": {
                            "description": "PLL clock selected",
                            "value": 5
                          },
                          "LSI": {
                            "description": "LSI oscillator clock selected",
                            "value": 6
                          },
                          "LSE": {
                            "description": "LSE oscillator clock selected",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "PLLDIV": {
                    "description": "PLL output division",
                    "offset": 22,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Div2": {
                            "description": "PLLVCO / 2",
                            "value": 1
                          },
                          "Div3": {
                            "description": "PLLVCO / 3",
                            "value": 2
                          },
                          "Div4": {
                            "description": "PLLVCO / 4",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "PLLMUL": {
                    "description": "PLL multiplication factor",
                    "offset": 18,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "Mul3": {
                            "description": "PLL clock entry x 3",
                            "value": 0
                          },
                          "Mul4": {
                            "description": "PLL clock entry x 4",
                            "value": 1
                          },
                          "Mul6": {
                            "description": "PLL clock entry x 6",
                            "value": 2
                          },
                          "Mul8": {
                            "description": "PLL clock entry x 8",
                            "value": 3
                          },
                          "Mul12": {
                            "description": "PLL clock entry x 12",
                            "value": 4
                          },
                          "Mul16": {
                            "description": "PLL clock entry x 16",
                            "value": 5
                          },
                          "Mul24": {
                            "description": "PLL clock entry x 24",
                            "value": 6
                          },
                          "Mul32": {
                            "description": "PLL clock entry x 32",
                            "value": 7
                          },
                          "Mul48": {
                            "description": "PLL clock entry x 48",
                            "value": 8
                          }
                        }
                      }
                    }
                  },
                  "PLLSRC": {
                    "description": "PLL entry clock source",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "HSI16": {
                            "description": "HSI selected as PLL input clock",
                            "value": 0
                          },
                          "HSE": {
                            "description": "HSE selected as PLL input clock",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "STOPWUCK": {
                    "description": "Wake-up from stop clock\n              selection",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "MSI": {
                            "description": "Internal 64 KHz to 4 MHz (MSI) oscillator selected as wake-up from Stop clock",
                            "value": 0
                          },
                          "HSI16": {
                            "description": "Internal 16 MHz (HSI) oscillator selected as wake-up from Stop clock (or HSI16/4 if HSI16DIVEN=1)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PPRE2": {
                    "description": "APB high-speed prescaler\n              (APB2)",
                    "offset": 11,
                    "size": 3,
                    "enum": {
                      "size": 3
                    }
                  },
                  "PPRE1": {
                    "description": "APB low-speed prescaler\n              (APB1)",
                    "offset": 8,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Div1": {
                            "description": "HCLK not divided",
                            "value": 0
                          },
                          "Div2": {
                            "description": "HCLK divided by 2",
                            "value": 4
                          },
                          "Div4": {
                            "description": "HCLK divided by 4",
                            "value": 5
                          },
                          "Div8": {
                            "description": "HCLK divided by 8",
                            "value": 6
                          },
                          "Div16": {
                            "description": "HCLK divided by 16",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "HPRE": {
                    "description": "AHB prescaler",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "Div1": {
                            "description": "system clock not divided",
                            "value": 0
                          },
                          "Div2": {
                            "description": "system clock divided by 2",
                            "value": 8
                          },
                          "Div4": {
                            "description": "system clock divided by 4",
                            "value": 9
                          },
                          "Div8": {
                            "description": "system clock divided by 8",
                            "value": 10
                          },
                          "Div16": {
                            "description": "system clock divided by 16",
                            "value": 11
                          },
                          "Div64": {
                            "description": "system clock divided by 64",
                            "value": 12
                          },
                          "Div128": {
                            "description": "system clock divided by 128",
                            "value": 13
                          },
                          "Div256": {
                            "description": "system clock divided by 256",
                            "value": 14
                          },
                          "Div512": {
                            "description": "system clock divided by 512",
                            "value": 15
                          }
                        }
                      }
                    }
                  },
                  "SWS": {
                    "description": "System clock switch status",
                    "offset": 2,
                    "size": 2,
                    "access": "read-only",
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "MSI": {
                            "description": "MSI oscillator used as system clock",
                            "value": 0
                          },
                          "HSI16": {
                            "description": "HSI oscillator used as system clock",
                            "value": 1
                          },
                          "HSE": {
                            "description": "HSE oscillator used as system clock",
                            "value": 2
                          },
                          "PLL": {
                            "description": "PLL used as system clock",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "SW": {
                    "description": "System clock switch",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "MSI": {
                            "description": "MSI oscillator used as system clock",
                            "value": 0
                          },
                          "HSI16": {
                            "description": "HSI oscillator used as system clock",
                            "value": 1
                          },
                          "HSE": {
                            "description": "HSE oscillator used as system clock",
                            "value": 2
                          },
                          "PLL": {
                            "description": "PLL used as system clock",
                            "value": 3
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CIER": {
              "description": "Clock interrupt enable\n          register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CSSLSE": {
                    "description": "LSE CSS interrupt flag",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "LSE CSS interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "LSE CSS interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "MSIRDYIE": {
                    "description": "MSI ready interrupt flag",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PLLRDYIE": {
                    "description": "PLL ready interrupt flag",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HSERDYIE": {
                    "description": "HSE ready interrupt flag",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HSI16RDYIE": {
                    "description": "HSI16 ready interrupt flag",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LSERDYIE": {
                    "description": "LSE ready interrupt flag",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LSIRDYIE": {
                    "description": "LSI ready interrupt flag",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Ready interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Ready interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CIFR": {
              "description": "Clock interrupt flag register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CSSHSEF": {
                    "description": "Clock Security System Interrupt\n              flag",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoClock": {
                            "description": "No clock security interrupt caused by HSE clock failure",
                            "value": 0
                          },
                          "Clock": {
                            "description": "Clock security interrupt caused by HSE clock failure",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CSSLSEF": {
                    "description": "LSE Clock Security System Interrupt\n              flag",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoFailure": {
                            "description": "No failure detected on LSE clock failure",
                            "value": 0
                          },
                          "Failure": {
                            "description": "Failure detected on LSE clock failure",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "MSIRDYF": {
                    "description": "MSI ready interrupt flag",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PLLRDYF": {
                    "description": "PLL ready interrupt flag",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HSERDYF": {
                    "description": "HSE ready interrupt flag",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HSI16RDYF": {
                    "description": "HSI16 ready interrupt flag",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LSERDYF": {
                    "description": "LSE ready interrupt flag",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LSIRDYF": {
                    "description": "LSI ready interrupt flag",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotInterrupted": {
                            "description": "No clock ready interrupt",
                            "value": 0
                          },
                          "Interrupted": {
                            "description": "Clock ready interrupt",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CICR": {
              "description": "Clock interrupt clear register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "CSSHSEC": {
                    "description": "Clock Security System Interrupt\n              clear",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CSSLSEC": {
                    "description": "LSE Clock Security System Interrupt\n              clear",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "MSIRDYC": {
                    "description": "MSI ready Interrupt clear",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PLLRDYC": {
                    "description": "PLL ready Interrupt clear",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HSERDYC": {
                    "description": "HSE ready Interrupt clear",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "HSI16RDYC": {
                    "description": "HSI16 ready Interrupt\n              clear",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LSERDYC": {
                    "description": "LSE ready Interrupt clear",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LSIRDYC": {
                    "description": "LSI ready Interrupt clear",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clear interrupt flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "IOPRSTR": {
              "description": "GPIO reset register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IOPHRST": {
                    "description": "I/O port H reset",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IOPDRST": {
                    "description": "I/O port D reset",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IOPCRST": {
                    "description": "I/O port A reset",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IOPBRST": {
                    "description": "I/O port B reset",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IOPARST": {
                    "description": "I/O port A reset",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Reset": {
                            "description": "Reset I/O port",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "IOPERST": {
                    "description": "I/O port E reset",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "AHBRSTR": {
              "description": "AHB peripheral reset register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CRYPRST": {
                    "description": "Crypto module reset",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CRCRST": {
                    "description": "Test integration module\n              reset",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "MIFRST": {
                    "description": "Memory interface reset",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "DMARST": {
                    "description": "DMA reset",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Reset": {
                            "description": "Reset the module",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "APB2RSTR": {
              "description": "APB2 peripheral reset register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBGRST": {
                    "description": "DBG reset",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "USART1RST": {
                    "description": "USART1 reset",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SPI1RST": {
                    "description": "SPI 1 reset",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ADCRST": {
                    "description": "ADC interface reset",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM22RST": {
                    "description": "TIM22 timer reset",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM21RST": {
                    "description": "TIM21 timer reset",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SYSCFGRST": {
                    "description": "System configuration controller\n              reset",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Reset": {
                            "description": "Reset the module",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "APB1RSTR": {
              "description": "APB1 peripheral reset register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LPTIM1RST": {
                    "description": "Low power timer reset",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PWRRST": {
                    "description": "Power interface reset",
                    "offset": 28,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "I2C2RST": {
                    "description": "I2C2 reset",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "I2C1RST": {
                    "description": "I2C1 reset",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LPUART1RST": {
                    "description": "LPUART1 reset",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "USART2RST": {
                    "description": "USART2 reset",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SPI2RST": {
                    "description": "SPI2 reset",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "WWDGRST": {
                    "description": "Window watchdog reset",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM6RST": {
                    "description": "Timer 6 reset",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM2RST": {
                    "description": "Timer 2 reset",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Reset": {
                            "description": "Reset the module",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TIM3RST": {
                    "description": "Timer 3 reset",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM7RST": {
                    "description": "Timer 7 reset",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "USART4RST": {
                    "description": "USART4 reset",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "USART5RST": {
                    "description": "USART5 reset",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CRCRST": {
                    "description": "CRC reset",
                    "offset": 27,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "I2C3RST": {
                    "description": "I2C3 reset",
                    "offset": 30,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "IOPENR": {
              "description": "GPIO clock enable register",
              "offset": 44,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IOPHEN": {
                    "description": "I/O port H clock enable\n              bit",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IOPDEN": {
                    "description": "I/O port D clock enable\n              bit",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IOPCEN": {
                    "description": "IO port A clock enable bit",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IOPBEN": {
                    "description": "IO port B clock enable bit",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IOPAEN": {
                    "description": "IO port A clock enable bit",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Port clock disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Port clock enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "IOPEEN": {
                    "description": "IO port E clock enable bit",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "AHBENR": {
              "description": "AHB peripheral clock enable\n          register",
              "offset": 48,
              "size": 32,
              "reset_value": 256,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CRYPEN": {
                    "description": "Crypto clock enable bit",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CRCEN": {
                    "description": "CRC clock enable bit",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "MIFEN": {
                    "description": "NVM interface clock enable\n              bit",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "DMAEN": {
                    "description": "DMA clock enable bit",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Clock disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Clock enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "APB2ENR": {
              "description": "APB2 peripheral clock enable\n          register",
              "offset": 52,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBGEN": {
                    "description": "DBG clock enable bit",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "USART1EN": {
                    "description": "USART1 clock enable bit",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SPI1EN": {
                    "description": "SPI1 clock enable bit",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ADCEN": {
                    "description": "ADC clock enable bit",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FWEN": {
                    "description": "Firewall clock enable bit",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM22EN": {
                    "description": "TIM22 timer clock enable\n              bit",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM21EN": {
                    "description": "TIM21 timer clock enable\n              bit",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SYSCFGEN": {
                    "description": "System configuration controller clock\n              enable bit",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Clock disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Clock enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "APB1ENR": {
              "description": "APB1 peripheral clock enable\n          register",
              "offset": 56,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LPTIM1EN": {
                    "description": "Low power timer clock enable\n              bit",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PWREN": {
                    "description": "Power interface clock enable\n              bit",
                    "offset": 28,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "I2C2EN": {
                    "description": "I2C2 clock enable bit",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "I2C1EN": {
                    "description": "I2C1 clock enable bit",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LPUART1EN": {
                    "description": "LPUART1 clock enable bit",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "USART2EN": {
                    "description": "UART2 clock enable bit",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SPI2EN": {
                    "description": "SPI2 clock enable bit",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "WWDGEN": {
                    "description": "Window watchdog clock enable\n              bit",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM6EN": {
                    "description": "Timer 6 clock enable bit",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM2EN": {
                    "description": "Timer2 clock enable bit",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Clock disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Clock enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TIM3EN": {
                    "description": "Timer 3 clock enbale bit",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM7EN": {
                    "description": "Timer 7 clock enable bit",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "USART4EN": {
                    "description": "USART4 clock enable bit",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "USART5EN": {
                    "description": "USART5 clock enable bit",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "I2C3EN": {
                    "description": "I2C3 clock enable bit",
                    "offset": 30,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "IOPSMEN": {
              "description": "GPIO clock enable in sleep mode\n          register",
              "offset": 60,
              "size": 32,
              "reset_value": 143,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IOPHSMEN": {
                    "description": "Port H clock enable during Sleep mode\n              bit",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IOPDSMEN": {
                    "description": "Port D clock enable during Sleep mode\n              bit",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IOPCSMEN": {
                    "description": "Port C clock enable during Sleep mode\n              bit",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IOPBSMEN": {
                    "description": "Port B clock enable during Sleep mode\n              bit",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IOPASMEN": {
                    "description": "Port A clock enable during Sleep mode\n              bit",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Port x clock is disabled in Sleep mode",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Port x clock is enabled in Sleep mode (if enabled by IOPHEN)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "IOPESMEN": {
                    "description": "Port E clock enable during Sleep mode\n              bit",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "AHBSMENR": {
              "description": "AHB peripheral clock enable in sleep mode\n          register",
              "offset": 64,
              "size": 32,
              "reset_value": 17896193,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CRYPSMEN": {
                    "description": "Crypto clock enable during sleep mode\n              bit",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Crypto clock disabled in Sleep mode",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Crypto clock enabled in Sleep mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CRCSMEN": {
                    "description": "CRC clock enable during sleep mode\n              bit",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Test integration module clock disabled in Sleep mode",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Test integration module clock enabled in Sleep mode (if enabled by CRCEN)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SRAMSMEN": {
                    "description": "SRAM interface clock enable during sleep\n              mode bit",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "NVM interface clock disabled in Sleep mode",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "NVM interface clock enabled in Sleep mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "MIFSMEN": {
                    "description": "NVM interface clock enable during sleep\n              mode bit",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "NVM interface clock disabled in Sleep mode",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "NVM interface clock enabled in Sleep mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DMASMEN": {
                    "description": "DMA clock enable during sleep mode\n              bit",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "DMA clock disabled in Sleep mode",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "DMA clock enabled in Sleep mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "APB2SMENR": {
              "description": "APB2 peripheral clock enable in sleep mode\n          register",
              "offset": 68,
              "size": 32,
              "reset_value": 4215333,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBGSMEN": {
                    "description": "DBG clock enable during sleep mode\n              bit",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "USART1SMEN": {
                    "description": "USART1 clock enable during sleep mode\n              bit",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SPI1SMEN": {
                    "description": "SPI1 clock enable during sleep mode\n              bit",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "ADCSMEN": {
                    "description": "ADC clock enable during sleep mode\n              bit",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM22SMEN": {
                    "description": "TIM22 timer clock enable during sleep\n              mode bit",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM21SMEN": {
                    "description": "TIM21 timer clock enable during sleep\n              mode bit",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SYSCFGSMEN": {
                    "description": "System configuration controller clock\n              enable during sleep mode bit",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Clock disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Clock enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "APB1SMENR": {
              "description": "APB1 peripheral clock enable in sleep mode\n          register",
              "offset": 72,
              "size": 32,
              "reset_value": 3102099985,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LPTIM1SMEN": {
                    "description": "Low power timer clock enable during\n              sleep mode bit",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PWRSMEN": {
                    "description": "Power interface clock enable during\n              sleep mode bit",
                    "offset": 28,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CRSSMEN": {
                    "description": "Clock recovery system clock enable\n              during sleep mode bit",
                    "offset": 27,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "I2C2SMEN": {
                    "description": "I2C2 clock enable during sleep mode\n              bit",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "I2C1SMEN": {
                    "description": "I2C1 clock enable during sleep mode\n              bit",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LPUART1SMEN": {
                    "description": "LPUART1 clock enable during sleep mode\n              bit",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "USART2SMEN": {
                    "description": "UART2 clock enable during sleep mode\n              bit",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SPI2SMEN": {
                    "description": "SPI2 clock enable during sleep mode\n              bit",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "WWDGSMEN": {
                    "description": "Window watchdog clock enable during\n              sleep mode bit",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM6SMEN": {
                    "description": "Timer 6 clock enable during sleep mode\n              bit",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM2SMEN": {
                    "description": "Timer2 clock enable during sleep mode\n              bit",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Clock disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Clock enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TIM3SMEN": {
                    "description": "Timer 3 clock enable during sleep mode\n              bit",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "TIM7SMEN": {
                    "description": "Timer 7 clock enable during sleep mode\n              bit",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "USART4SMEN": {
                    "description": "USART4 clock enabe during sleep mode\n              bit",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "USART5SMEN": {
                    "description": "USART5 clock enable during sleep mode\n              bit",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "I2C3SMEN": {
                    "description": "I2C3 clock enable during sleep mode\n              bit",
                    "offset": 30,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  }
                }
              }
            },
            "CCIPR": {
              "description": "Clock configuration register",
              "offset": 76,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LPTIM1SEL": {
                    "description": "Low Power Timer clock source selection\n              bits",
                    "offset": 18,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "APB": {
                            "description": "APB clock selected as Timer clock",
                            "value": 0
                          },
                          "LSI": {
                            "description": "LSI clock selected as Timer clock",
                            "value": 1
                          },
                          "HSI16": {
                            "description": "HSI16 clock selected as Timer clock",
                            "value": 2
                          },
                          "LSE": {
                            "description": "LSE clock selected as Timer clock",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "I2C3SEL": {
                    "description": "I2C3 clock source selection\n              bits",
                    "offset": 16,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "I2C1SEL": {
                    "description": "I2C1 clock source selection\n              bits",
                    "offset": 12,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "APB": {
                            "description": "APB clock selected as peripheral clock",
                            "value": 0
                          },
                          "SYSTEM": {
                            "description": "System clock selected as peripheral clock",
                            "value": 1
                          },
                          "HSI16": {
                            "description": "HSI16 clock selected as peripheral clock",
                            "value": 2
                          }
                        }
                      }
                    }
                  },
                  "LPUART1SEL": {
                    "description": "LPUART1 clock source selection\n              bits",
                    "offset": 10,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "USART2SEL": {
                    "description": "USART2 clock source selection\n              bits",
                    "offset": 2,
                    "size": 2,
                    "enum": {
                      "size": 2
                    }
                  },
                  "USART1SEL": {
                    "description": "USART1 clock source selection\n              bits",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "APB": {
                            "description": "APB clock selected as peripheral clock",
                            "value": 0
                          },
                          "SYSTEM": {
                            "description": "System clock selected as peripheral clock",
                            "value": 1
                          },
                          "HSI16": {
                            "description": "HSI16 clock selected as peripheral clock",
                            "value": 2
                          },
                          "LSE": {
                            "description": "LSE clock selected as peripheral clock",
                            "value": 3
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CSR": {
              "description": "Control and status register",
              "offset": 80,
              "size": 32,
              "reset_value": 201326592,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LPWRRSTF": {
                    "description": "Low-power reset flag",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "WWDGRSTF": {
                    "description": "Window watchdog reset flag",
                    "offset": 30,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "IWDGRSTF": {
                    "description": "Independent watchdog reset\n              flag",
                    "offset": 29,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "SFTRSTF": {
                    "description": "Software reset flag",
                    "offset": 28,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PORRSTF": {
                    "description": "POR/PDR reset flag",
                    "offset": 27,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "PINRSTF": {
                    "description": "PIN reset flag",
                    "offset": 26,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "OBLRSTF": {
                    "description": "OBLRSTF",
                    "offset": 25,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "FWRSTF": {
                    "description": "Firewall reset flag",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoReset": {
                            "description": "No reset has occured",
                            "value": 0
                          },
                          "Reset": {
                            "description": "A reset has occured",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RTCRST": {
                    "description": "RTC software reset bit",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Reset": {
                            "description": "Resets the RTC peripheral",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RTCEN": {
                    "description": "RTC clock enable bit",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "RTC clock disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "RTC clock enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RTCSEL": {
                    "description": "RTC and LCD clock source selection\n              bits",
                    "offset": 16,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "NoClock": {
                            "description": "No clock",
                            "value": 0
                          },
                          "LSE": {
                            "description": "LSE oscillator clock used as RTC clock",
                            "value": 1
                          },
                          "LSI": {
                            "description": "LSI oscillator clock used as RTC clock",
                            "value": 2
                          },
                          "HSE": {
                            "description": "HSE oscillator clock divided by a programmable prescaler (selection through the RTCPRE[1:0] bits in the RCC clock control register (RCC_CR)) used as the RTC clock",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "CSSLSED": {
                    "description": "CSS on LSE failure detection\n              flag",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoFailure": {
                            "description": "No failure detected on LSE (32 kHz oscillator)",
                            "value": 0
                          },
                          "Failure": {
                            "description": "Failure detected on LSE (32 kHz oscillator)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CSSLSEON": {
                    "description": "CSSLSEON",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LSEDRV": {
                    "description": "LSEDRV",
                    "offset": 11,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Low": {
                            "description": "Lowest drive",
                            "value": 0
                          },
                          "MediumLow": {
                            "description": "Medium low drive",
                            "value": 1
                          },
                          "MediumHigh": {
                            "description": "Medium high drive",
                            "value": 2
                          },
                          "High": {
                            "description": "Highest drive",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "LSEBYP": {
                    "description": "External low-speed oscillator bypass\n              bit",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotBypassed": {
                            "description": "LSE oscillator not bypassed",
                            "value": 0
                          },
                          "Bypassed": {
                            "description": "LSE oscillator bypassed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LSERDY": {
                    "description": "External low-speed oscillator ready\n              bit",
                    "offset": 9,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1
                    }
                  },
                  "LSEON": {
                    "description": "External low-speed oscillator enable\n              bit",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "LSIRDY": {
                    "description": "Internal low-speed oscillator ready\n              bit",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotReady": {
                            "description": "Oscillator not ready",
                            "value": 0
                          },
                          "Ready": {
                            "description": "Oscillator ready",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LSION": {
                    "description": "Internal low-speed oscillator\n              enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Off": {
                            "description": "Oscillator OFF",
                            "value": 0
                          },
                          "On": {
                            "description": "Oscillator ON",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RMVF": {
                    "description": "Remove reset flag",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the reset flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      },
      "SYSCFG": {
        "description": "System configuration controller and COMP\n      register",
        "children": {
          "registers": {
            "CFGR1": {
              "description": "SYSCFG configuration register\n          1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BOOT_MODE": {
                    "description": "Boot mode selected by the boot pins\n              status bits",
                    "offset": 8,
                    "size": 2,
                    "access": "read-only",
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "MainFlash": {
                            "description": "Main Flash memory boot mode",
                            "value": 0
                          },
                          "SystemFlash": {
                            "description": "System Flash memory boot mode",
                            "value": 1
                          },
                          "SRAM": {
                            "description": "Embedded SRAM boot mode",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "MEM_MODE": {
                    "description": "Memory mapping selection\n              bits",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "MainFlash": {
                            "description": "Main Flash memory mapped at 0x0000_0000",
                            "value": 0
                          },
                          "SystemFlash": {
                            "description": "System Flash memory mapped at 0x0000_0000",
                            "value": 1
                          },
                          "SRAM": {
                            "description": "Embedded SRAM mapped at 0x0000_0000",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "UFB": {
                    "description": "User bank swapping",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Bank1": {
                            "description": "Flash Program memory Bank 1 is mapped at 0x0800 0000 (and aliased at 0x0000 0000 if MEM_MODE=00) and Data EEPROM Bank 1 at 0x0808 0000 (aliased at 0x0008 0000 if MEM_MODE=00)",
                            "value": 0
                          },
                          "Bank2": {
                            "description": "Flash Program memory Bank 2 is mapped at 0x0800 0000 (and aliased at 0x0000 0000 if MEM_MODE=00) and Data EEPROM Bank 2 at 0x0808 0000 (and aliased at 0x0008 0000 if MEM_MODE=00)",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CFGR2": {
              "description": "SYSCFG configuration register\n          2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "I2C2_FMP": {
                    "description": "I2C2 Fm+ drive capability enable\n              bit",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "FM+ mode is controlled by I2C_Pxx_FMP bits only",
                            "value": 0
                          },
                          "FMP": {
                            "description": "FM+ mode is enabled on all I2C2 pins selected through selection bits in GPIOx_AFR registers",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "I2C1_FMP": {
                    "description": "I2C1 Fm+ drive capability enable\n              bit",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "FM+ mode is controlled by I2C_Pxx_FMP bits only",
                            "value": 0
                          },
                          "FMP": {
                            "description": "FM+ mode is enabled on all I2C1 pins selected through selection bits in GPIOx_AFR registers",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "I2C_PB9_FMP": {
                    "description": "Fm+ drive capability on PB9 enable\n              bit",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "PB9 pin operate in standard mode",
                            "value": 0
                          },
                          "FMP": {
                            "description": "I2C FM+ mode enabled on PB9 and the Speed control is bypassed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "I2C_PB8_FMP": {
                    "description": "Fm+ drive capability on PB8 enable\n              bit",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "PB8 pin operate in standard mode",
                            "value": 0
                          },
                          "FMP": {
                            "description": "I2C FM+ mode enabled on PB8 and the Speed control is bypassed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "I2C_PB7_FMP": {
                    "description": "Fm+ drive capability on PB7 enable\n              bit",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "PB7 pin operate in standard mode",
                            "value": 0
                          },
                          "FMP": {
                            "description": "I2C FM+ mode enabled on PB7 and the Speed control is bypassed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "I2C_PB6_FMP": {
                    "description": "Fm+ drive capability on PB6 enable\n              bit",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "PB6 pin operate in standard mode",
                            "value": 0
                          },
                          "FMP": {
                            "description": "I2C FM+ mode enabled on PB6 and the Speed control is bypassed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "I2C3_FMP": {
                    "description": "I2C3 Fm+ drive capability enable bit",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Standard": {
                            "description": "FM+ mode is controlled by I2C_Pxx_FMP bits only",
                            "value": 0
                          },
                          "FMP": {
                            "description": "FM+ mode is enabled on all I2C3 pins selected through selection bits in GPIOx_AFR registers",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "FWDIS": {
                    "description": "Firewall disable bit",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enabled": {
                            "description": "Firewall access enabled",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "Firewall access disabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "EXTICR1": {
              "description": "external interrupt configuration register\n          1",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EXTI3": {
                    "description": "EXTI x configuration (x = 0 to\n              3)",
                    "offset": 12,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA3": {
                            "description": "Select PA3 as the source input for the EXTI3 external interrupt",
                            "value": 0
                          },
                          "PB3": {
                            "description": "Select PB3 as the source input for the EXTI3 external interrupt",
                            "value": 1
                          },
                          "PC3": {
                            "description": "Select PC3 as the source input for the EXTI3 external interrupt",
                            "value": 2
                          },
                          "PD3": {
                            "description": "Select PD3 as the source input for the EXTI3 external interrupt",
                            "value": 3
                          },
                          "PE3": {
                            "description": "Select PE3 as the source input for the EXTI3 external interrupt",
                            "value": 4
                          },
                          "PH3": {
                            "description": "Select PH3 as the source input for the EXTI3 external interrupt",
                            "value": 5
                          }
                        }
                      }
                    }
                  },
                  "EXTI2": {
                    "description": "EXTI x configuration (x = 0 to\n              3)",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA2": {
                            "description": "Select PA2 as the source input for the EXTI2 external interrupt",
                            "value": 0
                          },
                          "PB2": {
                            "description": "Select PB2 as the source input for the EXTI2 external interrupt",
                            "value": 1
                          },
                          "PC2": {
                            "description": "Select PC2 as the source input for the EXTI2 external interrupt",
                            "value": 2
                          },
                          "PD2": {
                            "description": "Select PD2 as the source input for the EXTI2 external interrupt",
                            "value": 3
                          },
                          "PE2": {
                            "description": "Select PE2 as the source input for the EXTI2 external interrupt",
                            "value": 4
                          },
                          "PH2": {
                            "description": "Select PH2 as the source input for the EXTI2 external interrupt",
                            "value": 5
                          }
                        }
                      }
                    }
                  },
                  "EXTI1": {
                    "description": "EXTI x configuration (x = 0 to\n              3)",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA1": {
                            "description": "Select PA1 as the source input for the EXTI1 external interrupt",
                            "value": 0
                          },
                          "PB1": {
                            "description": "Select PB1 as the source input for the EXTI1 external interrupt",
                            "value": 1
                          },
                          "PC1": {
                            "description": "Select PC1 as the source input for the EXTI1 external interrupt",
                            "value": 2
                          },
                          "PD1": {
                            "description": "Select PD1 as the source input for the EXTI1 external interrupt",
                            "value": 3
                          },
                          "PE1": {
                            "description": "Select PE1 as the source input for the EXTI1 external interrupt",
                            "value": 4
                          },
                          "PH1": {
                            "description": "Select PH1 as the source input for the EXTI1 external interrupt",
                            "value": 5
                          }
                        }
                      }
                    }
                  },
                  "EXTI0": {
                    "description": "EXTI x configuration (x = 0 to\n              3)",
                    "offset": 0,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA0": {
                            "description": "Select PA0 as the source input for the EXTI0 external interrupt",
                            "value": 0
                          },
                          "PB0": {
                            "description": "Select PB0 as the source input for the EXTI0 external interrupt",
                            "value": 1
                          },
                          "PC0": {
                            "description": "Select PC0 as the source input for the EXTI0 external interrupt",
                            "value": 2
                          },
                          "PD0": {
                            "description": "Select PD0 as the source input for the EXTI0 external interrupt",
                            "value": 3
                          },
                          "PE0": {
                            "description": "Select PE0 as the source input for the EXTI0 external interrupt",
                            "value": 4
                          },
                          "PH0": {
                            "description": "Select PH0 as the source input for the EXTI0 external interrupt",
                            "value": 5
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "EXTICR2": {
              "description": "external interrupt configuration register\n          2",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EXTI7": {
                    "description": "EXTI x configuration (x = 4 to\n              7)",
                    "offset": 12,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA7": {
                            "description": "Select PA7 as the source input for the EXTI7 external interrupt",
                            "value": 0
                          },
                          "PB7": {
                            "description": "Select PB7 as the source input for the EXTI7 external interrupt",
                            "value": 1
                          },
                          "PC7": {
                            "description": "Select PC7 as the source input for the EXTI7 external interrupt",
                            "value": 2
                          },
                          "PD7": {
                            "description": "Select PD7 as the source input for the EXTI7 external interrupt",
                            "value": 3
                          },
                          "PE7": {
                            "description": "Select PE7 as the source input for the EXTI7 external interrupt",
                            "value": 4
                          }
                        }
                      }
                    }
                  },
                  "EXTI6": {
                    "description": "EXTI x configuration (x = 4 to\n              7)",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA6": {
                            "description": "Select PA6 as the source input for the EXTI6 external interrupt",
                            "value": 0
                          },
                          "PB6": {
                            "description": "Select PB6 as the source input for the EXTI6 external interrupt",
                            "value": 1
                          },
                          "PC6": {
                            "description": "Select PC6 as the source input for the EXTI6 external interrupt",
                            "value": 2
                          },
                          "PD6": {
                            "description": "Select PD6 as the source input for the EXTI6 external interrupt",
                            "value": 3
                          },
                          "PE6": {
                            "description": "Select PE6 as the source input for the EXTI6 external interrupt",
                            "value": 4
                          }
                        }
                      }
                    }
                  },
                  "EXTI5": {
                    "description": "EXTI x configuration (x = 4 to\n              7)",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA5": {
                            "description": "Select PA5 as the source input for the EXTI5 external interrupt",
                            "value": 0
                          },
                          "PB5": {
                            "description": "Select PB5 as the source input for the EXTI5 external interrupt",
                            "value": 1
                          },
                          "PC5": {
                            "description": "Select PC5 as the source input for the EXTI5 external interrupt",
                            "value": 2
                          },
                          "PD5": {
                            "description": "Select PD5 as the source input for the EXTI5 external interrupt",
                            "value": 3
                          },
                          "PE5": {
                            "description": "Select PE5 as the source input for the EXTI5 external interrupt",
                            "value": 4
                          }
                        }
                      }
                    }
                  },
                  "EXTI4": {
                    "description": "EXTI x configuration (x = 4 to\n              7)",
                    "offset": 0,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA4": {
                            "description": "Select PA4 as the source input for the EXTI4 external interrupt",
                            "value": 0
                          },
                          "PB4": {
                            "description": "Select PB4 as the source input for the EXTI4 external interrupt",
                            "value": 1
                          },
                          "PC4": {
                            "description": "Select PC4 as the source input for the EXTI4 external interrupt",
                            "value": 2
                          },
                          "PD4": {
                            "description": "Select PD4 as the source input for the EXTI4 external interrupt",
                            "value": 3
                          },
                          "PE4": {
                            "description": "Select PE4 as the source input for the EXTI4 external interrupt",
                            "value": 4
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "EXTICR3": {
              "description": "external interrupt configuration register\n          3",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EXTI11": {
                    "description": "EXTI x configuration (x = 8 to\n              11)",
                    "offset": 12,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA11": {
                            "description": "Select PA11 as the source input for the EXTI11 external interrupt",
                            "value": 0
                          },
                          "PB11": {
                            "description": "Select PB11 as the source input for the EXTI11 external interrupt",
                            "value": 1
                          },
                          "PC11": {
                            "description": "Select PC11 as the source input for the EXTI11 external interrupt",
                            "value": 2
                          },
                          "PD11": {
                            "description": "Select PD11 as the source input for the EXTI11 external interrupt",
                            "value": 3
                          },
                          "PE11": {
                            "description": "Select PE11 as the source input for the EXTI11 external interrupt",
                            "value": 4
                          },
                          "PH11": {
                            "description": "Select PH11 as the source input for the EXTI11 external interrupt",
                            "value": 5
                          }
                        }
                      }
                    }
                  },
                  "EXTI10": {
                    "description": "EXTI10",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA10": {
                            "description": "Select PA10 as the source input for the EXTI10 external interrupt",
                            "value": 0
                          },
                          "PB10": {
                            "description": "Select PB10 as the source input for the EXTI10 external interrupt",
                            "value": 1
                          },
                          "PC10": {
                            "description": "Select PC10 as the source input for the EXTI10 external interrupt",
                            "value": 2
                          },
                          "PD10": {
                            "description": "Select PD10 as the source input for the EXTI10 external interrupt",
                            "value": 3
                          },
                          "PE10": {
                            "description": "Select PE10 as the source input for the EXTI10 external interrupt",
                            "value": 4
                          },
                          "PH10": {
                            "description": "Select PH10 as the source input for the EXTI10 external interrupt",
                            "value": 5
                          }
                        }
                      }
                    }
                  },
                  "EXTI9": {
                    "description": "EXTI x configuration (x = 8 to\n              11)",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA9": {
                            "description": "Select PA9 as the source input for the EXTI9 external interrupt",
                            "value": 0
                          },
                          "PB9": {
                            "description": "Select PB9 as the source input for the EXTI9 external interrupt",
                            "value": 1
                          },
                          "PC9": {
                            "description": "Select PC9 as the source input for the EXTI9 external interrupt",
                            "value": 2
                          },
                          "PD9": {
                            "description": "Select PD9 as the source input for the EXTI9 external interrupt",
                            "value": 3
                          },
                          "PE9": {
                            "description": "Select PE9 as the source input for the EXTI9 external interrupt",
                            "value": 4
                          },
                          "PH9": {
                            "description": "Select PH9 as the source input for the EXTI9 external interrupt",
                            "value": 5
                          }
                        }
                      }
                    }
                  },
                  "EXTI8": {
                    "description": "EXTI x configuration (x = 8 to\n              11)",
                    "offset": 0,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA8": {
                            "description": "Select PA8 as the source input for the EXTI8 external interrupt",
                            "value": 0
                          },
                          "PB8": {
                            "description": "Select PB8 as the source input for the EXTI8 external interrupt",
                            "value": 1
                          },
                          "PC8": {
                            "description": "Select PC8 as the source input for the EXTI8 external interrupt",
                            "value": 2
                          },
                          "PD8": {
                            "description": "Select PD8 as the source input for the EXTI8 external interrupt",
                            "value": 3
                          },
                          "PE8": {
                            "description": "Select PE8 as the source input for the EXTI8 external interrupt",
                            "value": 4
                          },
                          "PH8": {
                            "description": "Select PH8 as the source input for the EXTI8 external interrupt",
                            "value": 5
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "EXTICR4": {
              "description": "external interrupt configuration register\n          4",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EXTI15": {
                    "description": "EXTI x configuration (x = 12 to\n              15)",
                    "offset": 12,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA15": {
                            "description": "Select PA15 as the source input for the EXTI15 external interrupt",
                            "value": 0
                          },
                          "PB15": {
                            "description": "Select PB15 as the source input for the EXTI15 external interrupt",
                            "value": 1
                          },
                          "PC15": {
                            "description": "Select PC15 as the source input for the EXTI15 external interrupt",
                            "value": 2
                          },
                          "PD15": {
                            "description": "Select PD15 as the source input for the EXTI15 external interrupt",
                            "value": 3
                          },
                          "PE15": {
                            "description": "Select PE15 as the source input for the EXTI15 external interrupt",
                            "value": 4
                          }
                        }
                      }
                    }
                  },
                  "EXTI14": {
                    "description": "EXTI14",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA14": {
                            "description": "Select PA14 as the source input for the EXTI14 external interrupt",
                            "value": 0
                          },
                          "PB14": {
                            "description": "Select PB14 as the source input for the EXTI14 external interrupt",
                            "value": 1
                          },
                          "PC14": {
                            "description": "Select PC14 as the source input for the EXTI14 external interrupt",
                            "value": 2
                          },
                          "PD14": {
                            "description": "Select PD14 as the source input for the EXTI14 external interrupt",
                            "value": 3
                          },
                          "PE14": {
                            "description": "Select PE14 as the source input for the EXTI14 external interrupt",
                            "value": 4
                          }
                        }
                      }
                    }
                  },
                  "EXTI13": {
                    "description": "EXTI13",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA13": {
                            "description": "Select PA13 as the source input for the EXTI13 external interrupt",
                            "value": 0
                          },
                          "PB13": {
                            "description": "Select PB13 as the source input for the EXTI13 external interrupt",
                            "value": 1
                          },
                          "PC13": {
                            "description": "Select PC13 as the source input for the EXTI13 external interrupt",
                            "value": 2
                          },
                          "PD13": {
                            "description": "Select PD13 as the source input for the EXTI13 external interrupt",
                            "value": 3
                          },
                          "PE13": {
                            "description": "Select PE13 as the source input for the EXTI13 external interrupt",
                            "value": 4
                          }
                        }
                      }
                    }
                  },
                  "EXTI12": {
                    "description": "EXTI12",
                    "offset": 0,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "PA12": {
                            "description": "Select PA12 as the source input for the EXTI12 external interrupt",
                            "value": 0
                          },
                          "PB12": {
                            "description": "Select PB12 as the source input for the EXTI12 external interrupt",
                            "value": 1
                          },
                          "PC12": {
                            "description": "Select PC12 as the source input for the EXTI12 external interrupt",
                            "value": 2
                          },
                          "PD12": {
                            "description": "Select PD12 as the source input for the EXTI12 external interrupt",
                            "value": 3
                          },
                          "PE12": {
                            "description": "Select PE12 as the source input for the EXTI12 external interrupt",
                            "value": 4
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CFGR3": {
              "description": "SYSCFG configuration register\n          3",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "VREFINT_RDYF": {
                    "description": "VREFINT ready flag",
                    "offset": 30,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotReady": {
                            "description": "VREFINT OFF",
                            "value": 0
                          },
                          "Ready": {
                            "description": "VREFINT ready",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ENBUF_SENSOR_ADC": {
                    "description": "Sensor reference for ADC enable\n              bit",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Disables the buffer used to generate VREFINT reference for the temperature sensor",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Enables the buffer used to generate VREFINT reference for the temperature sensor",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SEL_VREF_OUT": {
                    "description": "BGAP_ADC connection bit",
                    "offset": 4,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "NoConnection": {
                            "description": "no pad connected",
                            "value": 0
                          },
                          "PB0": {
                            "description": "PB0 connected",
                            "value": 1
                          },
                          "PB1": {
                            "description": "PB1 connected",
                            "value": 2
                          },
                          "Both": {
                            "description": "PB0 and PB1 connected",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "REF_LOCK": {
                    "description": "SYSCFG_CFGR3 lock bit",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "ReadWrite": {
                            "description": "SYSCFG_CFGR3[31:0] bits are read/write",
                            "value": 0
                          },
                          "ReadOnly": {
                            "description": "SYSCFG_CFGR3[31:0] bits are read-only",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ENBUF_VREFINT_COMP2": {
                    "description": "VREFINT reference for COMP2 scaler enable bit",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Disables the buffer used to generate VREFINT references for COMP2",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Enables the buffer used to generate VREFINT references for COMP2",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ENBUF_VREFINT_ADC": {
                    "description": "VREFINT reference for ADC enable bit",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Disables the buffer used to generate VREFINT reference for the ADC",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Enables the buffer used to generate VREFINT reference for the ADC",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EN_VREFINT": {
                    "description": "VREFINT enable and scaler control for COMP2 enable bit",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "VREFINT voltage disabled in low-power mode (if ULP=1) and scaler for COMP2 disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "VREFINT voltage enabled in low-power mode and scaler for COMP2 enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "COMP1_CSR": {
              "description": "Comparator 1 control and status\n          register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "COMP1EN": {
                    "description": "Comparator 1 enable bit",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Comparator 1 switched OFF",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Comparator 1 switched ON",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COMP1INNSEL": {
                    "description": "Comparator 1 Input Minus connection\n              configuration bit",
                    "offset": 4,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "VREFINT": {
                            "description": "VREFINT",
                            "value": 0
                          },
                          "PA0": {
                            "description": "PA0",
                            "value": 1
                          },
                          "PA4": {
                            "description": "PA4",
                            "value": 2
                          },
                          "PA5": {
                            "description": "PA5",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "COMP1WM": {
                    "description": "Comparator 1 window mode selection\n              bit",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "PA1": {
                            "description": "Plus input of comparator 1 connected to PA1",
                            "value": 0
                          },
                          "Comp2Plus": {
                            "description": "Plus input of comparator 1 shorted with Plus input of comparator 2 (see COMP1_CSR)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COMP1LPTIMIN1": {
                    "description": "Comparator 1 LPTIM input propagation\n              bit",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Gated": {
                            "description": "Comparator 1 output gated",
                            "value": 0
                          },
                          "NotGated": {
                            "description": "Comparator 1 output sent to LPTIM input 1",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COMP1POLARITY": {
                    "description": "Comparator 1 polarity selection\n              bit",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotInverted": {
                            "description": "Comparator 1 output value not inverted",
                            "value": 0
                          },
                          "Inverted": {
                            "description": "Comparator 1 output value inverted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COMP1VALUE": {
                    "description": "Comparator 1 output status\n              bit",
                    "offset": 30,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotEqual": {
                            "description": "Comparator values are not equal",
                            "value": 0
                          },
                          "Equal": {
                            "description": "Comparator values are equal",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COMP1LOCK": {
                    "description": "COMP1_CSR register lock\n              bit",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "ReadWrite": {
                            "description": "COMP1_CSR[31:0] for comparator 1 are read/write",
                            "value": 0
                          },
                          "ReadOnly": {
                            "description": "COMP1_CSR[31:0] for comparator 1 are read-only",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "COMP2_CSR": {
              "description": "Comparator 2 control and status\n          register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "COMP2EN": {
                    "description": "Comparator 2 enable bit",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Comparator 2 switched OFF",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Comparator 2 switched ON",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COMP2SPEED": {
                    "description": "Comparator 2 power mode selection\n              bit",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Slow": {
                            "description": "Slow speed",
                            "value": 0
                          },
                          "Fast": {
                            "description": "Fast speed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COMP2INNSEL": {
                    "description": "Comparator 2 Input Minus connection\n              configuration bit",
                    "offset": 4,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "VREFINT": {
                            "description": "VREFINT",
                            "value": 0
                          },
                          "PA2": {
                            "description": "PA2",
                            "value": 1
                          },
                          "PA4": {
                            "description": "PA4",
                            "value": 2
                          },
                          "PA5": {
                            "description": "PA5",
                            "value": 3
                          },
                          "VREFINT_Div4": {
                            "description": "1/4 VREFINT",
                            "value": 4
                          },
                          "VREFINT_Div2": {
                            "description": "1/2 VREFINT",
                            "value": 5
                          },
                          "VREFINT_Div3_4": {
                            "description": "3/4 VREFINT",
                            "value": 6
                          },
                          "PB3": {
                            "description": "PB3",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "COMP2INPSEL": {
                    "description": "Comparator 2 Input Plus connection\n              configuration bit",
                    "offset": 8,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "PA3": {
                            "description": "PA3",
                            "value": 0
                          },
                          "PB4": {
                            "description": "PB4",
                            "value": 1
                          },
                          "PB5": {
                            "description": "PB5",
                            "value": 2
                          },
                          "PB6": {
                            "description": "PB6",
                            "value": 3
                          },
                          "PB7": {
                            "description": "PB7",
                            "value": 4
                          },
                          "PA7": {
                            "description": "PA7",
                            "value": 5
                          }
                        }
                      }
                    }
                  },
                  "COMP2LPTIMIN2": {
                    "description": "Comparator 2 LPTIM input 2 propagation\n              bit",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Gated": {
                            "description": "Comparator 2 output gated",
                            "value": 0
                          },
                          "NotGated": {
                            "description": "Comparator 2 output sent to LPTIM input 2",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COMP2LPTIMIN1": {
                    "description": "Comparator 2 LPTIM input 1 propagation\n              bit",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Gated": {
                            "description": "Comparator 2 output gated",
                            "value": 0
                          },
                          "NotGated": {
                            "description": "Comparator 2 output sent to LPTIM input 1",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COMP2POLARITY": {
                    "description": "Comparator 2 polarity selection\n              bit",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotInverted": {
                            "description": "Comparator 2 output value not inverted",
                            "value": 0
                          },
                          "Inverted": {
                            "description": "Comparator 2 output value inverted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COMP2VALUE": {
                    "description": "Comparator 2 output status\n              bit",
                    "offset": 30,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotEqual": {
                            "description": "Comparator values are not equal",
                            "value": 0
                          },
                          "Equal": {
                            "description": "Comparator values are equal",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "COMP2LOCK": {
                    "description": "COMP2_CSR register lock\n              bit",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "ReadWrite": {
                            "description": "COMP2_CSR[31:0] for comparator 2 are read/write",
                            "value": 0
                          },
                          "ReadOnly": {
                            "description": "COMP2_CSR[31:0] for comparator 2 are read-only",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      },
      "SPI1": {
        "description": "Serial peripheral interface",
        "children": {
          "registers": {
            "CR1": {
              "description": "control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BIDIMODE": {
                    "description": "Bidirectional data mode\n              enable",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Unidirectional": {
                            "description": "2-line unidirectional data mode selected",
                            "value": 0
                          },
                          "Bidirectional": {
                            "description": "1-line bidirectional data mode selected",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "BIDIOE": {
                    "description": "Output enable in bidirectional\n              mode",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "OutputDisabled": {
                            "description": "Output disabled (receive-only mode)",
                            "value": 0
                          },
                          "OutputEnabled": {
                            "description": "Output enabled (transmit-only mode)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CRCEN": {
                    "description": "Hardware CRC calculation\n              enable",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "CRC calculation disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "CRC calculation enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CRCNEXT": {
                    "description": "CRC transfer next",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "TxBuffer": {
                            "description": "Next transmit value is from Tx buffer",
                            "value": 0
                          },
                          "CRC": {
                            "description": "Next transmit value is from Tx CRC register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DFF": {
                    "description": "Data frame format",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "EightBit": {
                            "description": "8-bit data frame format is selected for transmission/reception",
                            "value": 0
                          },
                          "SixteenBit": {
                            "description": "16-bit data frame format is selected for transmission/reception",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RXONLY": {
                    "description": "Receive only",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "FullDuplex": {
                            "description": "Full duplex (Transmit and receive)",
                            "value": 0
                          },
                          "OutputDisabled": {
                            "description": "Output disabled (Receive-only mode)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SSM": {
                    "description": "Software slave management",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Software slave management disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Software slave management enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SSI": {
                    "description": "Internal slave select",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "SlaveSelected": {
                            "description": "0 is forced onto the NSS pin and the I/O value of the NSS pin is ignored",
                            "value": 0
                          },
                          "SlaveNotSelected": {
                            "description": "1 is forced onto the NSS pin and the I/O value of the NSS pin is ignored",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LSBFIRST": {
                    "description": "Frame format",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "MSBFirst": {
                            "description": "Data is transmitted/received with the MSB first",
                            "value": 0
                          },
                          "LSBFirst": {
                            "description": "Data is transmitted/received with the LSB first",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SPE": {
                    "description": "SPI enable",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Peripheral disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Peripheral enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "BR": {
                    "description": "Baud rate control",
                    "offset": 3,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Div2": {
                            "description": "f_PCLK / 2",
                            "value": 0
                          },
                          "Div4": {
                            "description": "f_PCLK / 4",
                            "value": 1
                          },
                          "Div8": {
                            "description": "f_PCLK / 8",
                            "value": 2
                          },
                          "Div16": {
                            "description": "f_PCLK / 16",
                            "value": 3
                          },
                          "Div32": {
                            "description": "f_PCLK / 32",
                            "value": 4
                          },
                          "Div64": {
                            "description": "f_PCLK / 64",
                            "value": 5
                          },
                          "Div128": {
                            "description": "f_PCLK / 128",
                            "value": 6
                          },
                          "Div256": {
                            "description": "f_PCLK / 256",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "MSTR": {
                    "description": "Master selection",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Slave": {
                            "description": "Slave configuration",
                            "value": 0
                          },
                          "Master": {
                            "description": "Master configuration",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CPOL": {
                    "description": "Clock polarity",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "IdleLow": {
                            "description": "CK to 0 when idle",
                            "value": 0
                          },
                          "IdleHigh": {
                            "description": "CK to 1 when idle",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CPHA": {
                    "description": "Clock phase",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "FirstEdge": {
                            "description": "The first clock transition is the first data capture edge",
                            "value": 0
                          },
                          "SecondEdge": {
                            "description": "The second clock transition is the first data capture edge",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CR2": {
              "description": "control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RXDMAEN": {
                    "description": "Rx buffer DMA enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Rx buffer DMA disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Rx buffer DMA enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TXDMAEN": {
                    "description": "Tx buffer DMA enable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Tx buffer DMA disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Tx buffer DMA enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SSOE": {
                    "description": "SS output enable",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "SS output is disabled in master mode",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "SS output is enabled in master mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "FRF": {
                    "description": "Frame format",
                    "offset": 4,
                    "size": 1
                  },
                  "ERRIE": {
                    "description": "Error interrupt enable",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Masked": {
                            "description": "Error interrupt masked",
                            "value": 0
                          },
                          "NotMasked": {
                            "description": "Error interrupt not masked",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RXNEIE": {
                    "description": "RX buffer not empty interrupt\n              enable",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Masked": {
                            "description": "RXE interrupt masked",
                            "value": 0
                          },
                          "NotMasked": {
                            "description": "RXE interrupt not masked",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TXEIE": {
                    "description": "Tx buffer empty interrupt\n              enable",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Masked": {
                            "description": "TXE interrupt masked",
                            "value": 0
                          },
                          "NotMasked": {
                            "description": "TXE interrupt not masked",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 8,
              "size": 32,
              "reset_value": 2,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RXNE": {
                    "description": "Receive buffer not empty",
                    "offset": 0,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Empty": {
                            "description": "Rx buffer empty",
                            "value": 0
                          },
                          "NotEmpty": {
                            "description": "Rx buffer not empty",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TXE": {
                    "description": "Transmit buffer empty",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotEmpty": {
                            "description": "Tx buffer not empty",
                            "value": 0
                          },
                          "Empty": {
                            "description": "Tx buffer empty",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CHSIDE": {
                    "description": "Channel side",
                    "offset": 2,
                    "size": 1,
                    "access": "read-only"
                  },
                  "UDR": {
                    "description": "Underrun flag",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only"
                  },
                  "CRCERR": {
                    "description": "CRC error flag",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Match": {
                            "description": "CRC value received matches the SPIx_RXCRCR value",
                            "value": 0
                          },
                          "NoMatch": {
                            "description": "CRC value received does not match the SPIx_RXCRCR value",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "MODF": {
                    "description": "Mode fault",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoFault": {
                            "description": "No mode fault occurred",
                            "value": 0
                          },
                          "Fault": {
                            "description": "Mode fault occurred",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OVR": {
                    "description": "Overrun flag",
                    "offset": 6,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoOverrun": {
                            "description": "No overrun occurred",
                            "value": 0
                          },
                          "Overrun": {
                            "description": "Overrun occurred",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "BSY": {
                    "description": "Busy flag",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotBusy": {
                            "description": "SPI not busy",
                            "value": 0
                          },
                          "Busy": {
                            "description": "SPI busy",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "FRE": {
                    "description": "TI frame format error",
                    "offset": 8,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "DR": {
              "description": "data register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DR": {
                    "description": "Data register",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CRCPR": {
              "description": "CRC polynomial register",
              "offset": 16,
              "size": 32,
              "reset_value": 7,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CRCPOLY": {
                    "description": "CRC polynomial register",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "RXCRCR": {
              "description": "RX CRC register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RxCRC": {
                    "description": "Rx CRC register",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "TXCRCR": {
              "description": "TX CRC register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "TxCRC": {
                    "description": "Tx CRC register",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "I2SCFGR": {
              "description": "I2S configuration register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "I2SMOD": {
                    "description": "I2S mode selection",
                    "offset": 11,
                    "size": 1
                  },
                  "I2SE": {
                    "description": "I2S Enable",
                    "offset": 10,
                    "size": 1
                  },
                  "I2SCFG": {
                    "description": "I2S configuration mode",
                    "offset": 8,
                    "size": 2
                  },
                  "PCMSYNC": {
                    "description": "PCM frame synchronization",
                    "offset": 7,
                    "size": 1
                  },
                  "I2SSTD": {
                    "description": "I2S standard selection",
                    "offset": 4,
                    "size": 2
                  },
                  "CKPOL": {
                    "description": "Steady state clock\n              polarity",
                    "offset": 3,
                    "size": 1
                  },
                  "DATLEN": {
                    "description": "Data length to be\n              transferred",
                    "offset": 1,
                    "size": 2
                  },
                  "CHLEN": {
                    "description": "Channel length (number of bits per audio\n              channel)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "I2SPR": {
              "description": "I2S prescaler register",
              "offset": 32,
              "size": 32,
              "reset_value": 16,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MCKOE": {
                    "description": "Master clock output enable",
                    "offset": 9,
                    "size": 1
                  },
                  "ODD": {
                    "description": "Odd factor for the\n              prescaler",
                    "offset": 8,
                    "size": 1
                  },
                  "I2SDIV": {
                    "description": "I2S Linear prescaler",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "TIM2": {
        "description": "General-purpose-timers",
        "children": {
          "registers": {
            "CR1": {
              "description": "control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CKD": {
                    "description": "Clock division",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Div1": {
                            "description": "t_DTS = t_CK_INT",
                            "value": 0
                          },
                          "Div2": {
                            "description": "t_DTS = 2  t_CK_INT",
                            "value": 1
                          },
                          "Div4": {
                            "description": "t_DTS = 4  t_CK_INT",
                            "value": 2
                          }
                        }
                      }
                    }
                  },
                  "ARPE": {
                    "description": "Auto-reload preload enable",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "TIMx_APRR register is not buffered",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "TIMx_APRR register is buffered",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CMS": {
                    "description": "Center-aligned mode\n              selection",
                    "offset": 5,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "EdgeAligned": {
                            "description": "The counter counts up or down depending on the direction bit",
                            "value": 0
                          },
                          "CenterAligned1": {
                            "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting down.",
                            "value": 1
                          },
                          "CenterAligned2": {
                            "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting up.",
                            "value": 2
                          },
                          "CenterAligned3": {
                            "description": "The counter counts up and down alternatively. Output compare interrupt flags are set both when the counter is counting up or down.",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "DIR": {
                    "description": "Direction",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Up": {
                            "description": "Counter used as upcounter",
                            "value": 0
                          },
                          "Down": {
                            "description": "Counter used as downcounter",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OPM": {
                    "description": "One-pulse mode",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Counter is not stopped at update event",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Counter stops counting at the next update event (clearing the CEN bit)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "URS": {
                    "description": "Update request source",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "AnyEvent": {
                            "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request",
                            "value": 0
                          },
                          "CounterOnly": {
                            "description": "Only counter overflow/underflow generates an update interrupt or DMA request",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UDIS": {
                    "description": "Update disable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enabled": {
                            "description": "Update event enabled",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "Update event disabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CEN": {
                    "description": "Counter enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Counter disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Counter enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CR2": {
              "description": "control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TI1S": {
                    "description": "TI1 selection",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Normal": {
                            "description": "The TIMx_CH1 pin is connected to TI1 input",
                            "value": 0
                          },
                          "XOR": {
                            "description": "The TIMx_CH1, CH2, CH3 pins are connected to TI1 input",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "MMS": {
                    "description": "Master mode selection",
                    "offset": 4,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Reset": {
                            "description": "The UG bit from the TIMx_EGR register is used as trigger output",
                            "value": 0
                          },
                          "Enable": {
                            "description": "The counter enable signal, CNT_EN, is used as trigger output",
                            "value": 1
                          },
                          "Update": {
                            "description": "The update event is selected as trigger output",
                            "value": 2
                          },
                          "ComparePulse": {
                            "description": "The trigger output send a positive pulse when the CC1IF flag it to be set, as soon as a capture or a compare match occurred",
                            "value": 3
                          },
                          "CompareOC1": {
                            "description": "OC1REF signal is used as trigger output",
                            "value": 4
                          },
                          "CompareOC2": {
                            "description": "OC2REF signal is used as trigger output",
                            "value": 5
                          },
                          "CompareOC3": {
                            "description": "OC3REF signal is used as trigger output",
                            "value": 6
                          },
                          "CompareOC4": {
                            "description": "OC4REF signal is used as trigger output",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "CCDS": {
                    "description": "Capture/compare DMA\n              selection",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "OnCompare": {
                            "description": "CCx DMA request sent when CCx event occurs",
                            "value": 0
                          },
                          "OnUpdate": {
                            "description": "CCx DMA request sent when update event occurs",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "SMCR": {
              "description": "slave mode control register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ETP": {
                    "description": "External trigger polarity",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotInverted": {
                            "description": "ETR is noninverted, active at high level or rising edge",
                            "value": 0
                          },
                          "Inverted": {
                            "description": "ETR is inverted, active at low level or falling edge",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ECE": {
                    "description": "External clock enable",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "External clock mode 2 disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ETPS": {
                    "description": "External trigger prescaler",
                    "offset": 12,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Div1": {
                            "description": "Prescaler OFF",
                            "value": 0
                          },
                          "Div2": {
                            "description": "ETRP frequency divided by 2",
                            "value": 1
                          },
                          "Div4": {
                            "description": "ETRP frequency divided by 4",
                            "value": 2
                          },
                          "Div8": {
                            "description": "ETRP frequency divided by 8",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "ETF": {
                    "description": "External trigger filter",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "NoFilter": {
                            "description": "No filter, sampling is done at fDTS",
                            "value": 0
                          },
                          "FCK_INT_N2": {
                            "description": "fSAMPLING=fCK_INT, N=2",
                            "value": 1
                          },
                          "FCK_INT_N4": {
                            "description": "fSAMPLING=fCK_INT, N=4",
                            "value": 2
                          },
                          "FCK_INT_N8": {
                            "description": "fSAMPLING=fCK_INT, N=8",
                            "value": 3
                          },
                          "FDTS_Div2_N6": {
                            "description": "fSAMPLING=fDTS/2, N=6",
                            "value": 4
                          },
                          "FDTS_Div2_N8": {
                            "description": "fSAMPLING=fDTS/2, N=8",
                            "value": 5
                          },
                          "FDTS_Div4_N6": {
                            "description": "fSAMPLING=fDTS/4, N=6",
                            "value": 6
                          },
                          "FDTS_Div4_N8": {
                            "description": "fSAMPLING=fDTS/4, N=8",
                            "value": 7
                          },
                          "FDTS_Div8_N6": {
                            "description": "fSAMPLING=fDTS/8, N=6",
                            "value": 8
                          },
                          "FDTS_Div8_N8": {
                            "description": "fSAMPLING=fDTS/8, N=8",
                            "value": 9
                          },
                          "FDTS_Div16_N5": {
                            "description": "fSAMPLING=fDTS/16, N=5",
                            "value": 10
                          },
                          "FDTS_Div16_N6": {
                            "description": "fSAMPLING=fDTS/16, N=6",
                            "value": 11
                          },
                          "FDTS_Div16_N8": {
                            "description": "fSAMPLING=fDTS/16, N=8",
                            "value": 12
                          },
                          "FDTS_Div32_N5": {
                            "description": "fSAMPLING=fDTS/32, N=5",
                            "value": 13
                          },
                          "FDTS_Div32_N6": {
                            "description": "fSAMPLING=fDTS/32, N=6",
                            "value": 14
                          },
                          "FDTS_Div32_N8": {
                            "description": "fSAMPLING=fDTS/32, N=8",
                            "value": 15
                          }
                        }
                      }
                    }
                  },
                  "MSM": {
                    "description": "Master/Slave mode",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoSync": {
                            "description": "No action",
                            "value": 0
                          },
                          "Sync": {
                            "description": "The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TS": {
                    "description": "Trigger selection",
                    "offset": 4,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "ITR0": {
                            "description": "Internal Trigger 0 (ITR0)",
                            "value": 0
                          },
                          "ITR1": {
                            "description": "Internal Trigger 1 (ITR1)",
                            "value": 1
                          },
                          "ITR2": {
                            "description": "Internal Trigger 2 (ITR2)",
                            "value": 2
                          },
                          "TI1F_ED": {
                            "description": "TI1 Edge Detector (TI1F_ED)",
                            "value": 4
                          },
                          "TI1FP1": {
                            "description": "Filtered Timer Input 1 (TI1FP1)",
                            "value": 5
                          },
                          "TI2FP2": {
                            "description": "Filtered Timer Input 2 (TI2FP2)",
                            "value": 6
                          },
                          "ETRF": {
                            "description": "External Trigger input (ETRF)",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "SMS": {
                    "description": "Slave mode selection",
                    "offset": 0,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Slave mode disabled - if CEN = 1 then the prescaler is clocked directly by the internal clock.",
                            "value": 0
                          },
                          "Encoder_Mode_1": {
                            "description": "Encoder mode 1 - Counter counts up/down on TI2FP1 edge depending on TI1FP2 level.",
                            "value": 1
                          },
                          "Encoder_Mode_2": {
                            "description": "Encoder mode 2 - Counter counts up/down on TI1FP2 edge depending on TI2FP1 level.",
                            "value": 2
                          },
                          "Encoder_Mode_3": {
                            "description": "Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.",
                            "value": 3
                          },
                          "Reset_Mode": {
                            "description": "Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.",
                            "value": 4
                          },
                          "Gated_Mode": {
                            "description": "Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.",
                            "value": 5
                          },
                          "Trigger_Mode": {
                            "description": "Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.",
                            "value": 6
                          },
                          "Ext_Clock_Mode": {
                            "description": "External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.",
                            "value": 7
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "DIER": {
              "description": "DMA/Interrupt enable register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TDE": {
                    "description": "Trigger DMA request enable",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Trigger DMA request disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Trigger DMA request enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC4DE": {
                    "description": "Capture/Compare 4 DMA request\n              enable",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC3DE": {
                    "description": "Capture/Compare 3 DMA request\n              enable",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC2DE": {
                    "description": "Capture/Compare 2 DMA request\n              enable",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1DE": {
                    "description": "Capture/Compare 1 DMA request\n              enable",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "CCx DMA request disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "CCx DMA request enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UDE": {
                    "description": "Update DMA request enable",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Update DMA request disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Update DMA request enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TIE": {
                    "description": "Trigger interrupt enable",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Trigger interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Trigger interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC4IE": {
                    "description": "Capture/Compare 4 interrupt\n              enable",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC3IE": {
                    "description": "Capture/Compare 3 interrupt\n              enable",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC2IE": {
                    "description": "Capture/Compare 2 interrupt\n              enable",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1IE": {
                    "description": "Capture/Compare 1 interrupt\n              enable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "CCx interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "CCx interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UIE": {
                    "description": "Update interrupt enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Update interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Update interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CC4OF": {
                    "description": "Capture/Compare 4 overcapture\n              flag",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC3OF": {
                    "description": "Capture/Compare 3 overcapture\n              flag",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC2OF": {
                    "description": "Capture/compare 2 overcapture\n              flag",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1OF": {
                    "description": "Capture/Compare 1 overcapture\n              flag",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Overcapture": {
                            "description": "The counter value has been captured in TIMx_CCRx register while CCxIF flag was already set",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TIF": {
                    "description": "Trigger interrupt flag",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoTrigger": {
                            "description": "No trigger event occurred",
                            "value": 0
                          },
                          "Trigger": {
                            "description": "Trigger interrupt pending",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC4IF": {
                    "description": "Capture/Compare 4 interrupt\n              flag",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC3IF": {
                    "description": "Capture/Compare 3 interrupt\n              flag",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC2IF": {
                    "description": "Capture/Compare 2 interrupt\n              flag",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1IF": {
                    "description": "Capture/compare 1 interrupt\n              flag",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Match": {
                            "description": "If CC1 is an output: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. If CC1 is an input: The counter value has been captured in TIMx_CCR1 register.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UIF": {
                    "description": "Update interrupt flag",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoUpdateOccurred": {
                            "description": "No update occurred",
                            "value": 0
                          },
                          "UpdatePending": {
                            "description": "Update interrupt pending",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "EGR": {
              "description": "event generation register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "TG": {
                    "description": "Trigger generation",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Trigger": {
                            "description": "The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC4G": {
                    "description": "Capture/compare 4\n              generation",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC3G": {
                    "description": "Capture/compare 3\n              generation",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC2G": {
                    "description": "Capture/compare 2\n              generation",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1G": {
                    "description": "Capture/compare 1\n              generation",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Trigger": {
                            "description": "If CC1 is an output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CC1 is an input: The current value of the counter is captured in TIMx_CCR1 register.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "UG": {
                    "description": "Update generation",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Update": {
                            "description": "Re-initializes the timer counter and generates an update of the registers.",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CCMR1_Output": {
              "description": "capture/compare mode register 1 (output\n          mode)",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OC2CE": {
                    "description": "Output compare 2 clear\n              enable",
                    "offset": 15,
                    "size": 1
                  },
                  "OC2M": {
                    "description": "Output compare 2 mode",
                    "offset": 12,
                    "size": 3,
                    "enum": {
                      "size": 3
                    }
                  },
                  "OC2PE": {
                    "description": "Output compare 2 preload\n              enable",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Preload register on CCR2 disabled. New values written to CCR2 are taken into account immediately",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Preload register on CCR2 enabled. Preload value is loaded into active register on each update event",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OC2FE": {
                    "description": "Output compare 2 fast\n              enable",
                    "offset": 10,
                    "size": 1
                  },
                  "CC2S": {
                    "description": "Capture/Compare 2\n              selection",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Output": {
                            "description": "CC2 channel is configured as output",
                            "value": 0
                          }
                        }
                      }
                    }
                  },
                  "OC1CE": {
                    "description": "Output compare 1 clear\n              enable",
                    "offset": 7,
                    "size": 1
                  },
                  "OC1M": {
                    "description": "Output compare 1 mode",
                    "offset": 4,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Frozen": {
                            "description": "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs",
                            "value": 0
                          },
                          "ActiveOnMatch": {
                            "description": "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register",
                            "value": 1
                          },
                          "InactiveOnMatch": {
                            "description": "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register",
                            "value": 2
                          },
                          "Toggle": {
                            "description": "OCyREF toggles when TIMx_CNT=TIMx_CCRy",
                            "value": 3
                          },
                          "ForceInactive": {
                            "description": "OCyREF is forced low",
                            "value": 4
                          },
                          "ForceActive": {
                            "description": "OCyREF is forced high",
                            "value": 5
                          },
                          "PwmMode1": {
                            "description": "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active",
                            "value": 6
                          },
                          "PwmMode2": {
                            "description": "Inversely to PwmMode1",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "OC1PE": {
                    "description": "Output compare 1 preload\n              enable",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Preload register on CCR1 disabled. New values written to CCR1 are taken into account immediately",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Preload register on CCR1 enabled. Preload value is loaded into active register on each update event",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OC1FE": {
                    "description": "Output compare 1 fast\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1S": {
                    "description": "Capture/Compare 1\n              selection",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Output": {
                            "description": "CC1 channel is configured as output",
                            "value": 0
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CCMR1_Input": {
              "description": "capture/compare mode register 1 (input\n          mode)",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IC2F": {
                    "description": "Input capture 2 filter",
                    "offset": 12,
                    "size": 4
                  },
                  "IC2PSC": {
                    "description": "Input capture 2 prescaler",
                    "offset": 10,
                    "size": 2
                  },
                  "CC2S": {
                    "description": "Capture/compare 2\n              selection",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "TI2": {
                            "description": "CC2 channel is configured as input, IC2 is mapped on TI2",
                            "value": 1
                          },
                          "TI1": {
                            "description": "CC2 channel is configured as input, IC2 is mapped on TI1",
                            "value": 2
                          },
                          "TRC": {
                            "description": "CC2 channel is configured as input, IC2 is mapped on TRC",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "IC1F": {
                    "description": "Input capture 1 filter",
                    "offset": 4,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "NoFilter": {
                            "description": "No filter, sampling is done at fDTS",
                            "value": 0
                          },
                          "FCK_INT_N2": {
                            "description": "fSAMPLING=fCK_INT, N=2",
                            "value": 1
                          },
                          "FCK_INT_N4": {
                            "description": "fSAMPLING=fCK_INT, N=4",
                            "value": 2
                          },
                          "FCK_INT_N8": {
                            "description": "fSAMPLING=fCK_INT, N=8",
                            "value": 3
                          },
                          "FDTS_Div2_N6": {
                            "description": "fSAMPLING=fDTS/2, N=6",
                            "value": 4
                          },
                          "FDTS_Div2_N8": {
                            "description": "fSAMPLING=fDTS/2, N=8",
                            "value": 5
                          },
                          "FDTS_Div4_N6": {
                            "description": "fSAMPLING=fDTS/4, N=6",
                            "value": 6
                          },
                          "FDTS_Div4_N8": {
                            "description": "fSAMPLING=fDTS/4, N=8",
                            "value": 7
                          },
                          "FDTS_Div8_N6": {
                            "description": "fSAMPLING=fDTS/8, N=6",
                            "value": 8
                          },
                          "FDTS_Div8_N8": {
                            "description": "fSAMPLING=fDTS/8, N=8",
                            "value": 9
                          },
                          "FDTS_Div16_N5": {
                            "description": "fSAMPLING=fDTS/16, N=5",
                            "value": 10
                          },
                          "FDTS_Div16_N6": {
                            "description": "fSAMPLING=fDTS/16, N=6",
                            "value": 11
                          },
                          "FDTS_Div16_N8": {
                            "description": "fSAMPLING=fDTS/16, N=8",
                            "value": 12
                          },
                          "FDTS_Div32_N5": {
                            "description": "fSAMPLING=fDTS/32, N=5",
                            "value": 13
                          },
                          "FDTS_Div32_N6": {
                            "description": "fSAMPLING=fDTS/32, N=6",
                            "value": 14
                          },
                          "FDTS_Div32_N8": {
                            "description": "fSAMPLING=fDTS/32, N=8",
                            "value": 15
                          }
                        }
                      }
                    }
                  },
                  "IC1PSC": {
                    "description": "Input capture 1 prescaler",
                    "offset": 2,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "NoPrescaler": {
                            "description": "no prescaler, capture is done each time an edge is detected on the capture input",
                            "value": 0
                          },
                          "Two_Events": {
                            "description": "Capture is done once every 2 events",
                            "value": 1
                          },
                          "Four_Events": {
                            "description": "Capture is done once every 4 events",
                            "value": 2
                          },
                          "Eight_Events": {
                            "description": "Capture is done once every 8 events",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "CC1S": {
                    "description": "Capture/Compare 1\n              selection",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "TI1": {
                            "description": "CC1 channel is configured as input, IC1 is mapped on TI1",
                            "value": 1
                          },
                          "TI2": {
                            "description": "CC1 channel is configured as input, IC1 is mapped on TI2",
                            "value": 2
                          },
                          "TRC": {
                            "description": "CC1 channel is configured as input, IC1 is mapped on TRC",
                            "value": 3
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CCMR2_Output": {
              "description": "capture/compare mode register 2 (output\n          mode)",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OC4CE": {
                    "description": "Output compare 4 clear\n              enable",
                    "offset": 15,
                    "size": 1
                  },
                  "OC4M": {
                    "description": "Output compare 4 mode",
                    "offset": 12,
                    "size": 3,
                    "enum": {
                      "size": 3
                    }
                  },
                  "OC4PE": {
                    "description": "Output compare 4 preload\n              enable",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Preload register on CCR4 disabled. New values written to CCR4 are taken into account immediately",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Preload register on CCR4 enabled. Preload value is loaded into active register on each update event",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OC4FE": {
                    "description": "Output compare 4 fast\n              enable",
                    "offset": 10,
                    "size": 1
                  },
                  "CC4S": {
                    "description": "Capture/Compare 4\n              selection",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Output": {
                            "description": "CC4 channel is configured as output",
                            "value": 0
                          }
                        }
                      }
                    }
                  },
                  "OC3CE": {
                    "description": "Output compare 3 clear\n              enable",
                    "offset": 7,
                    "size": 1
                  },
                  "OC3M": {
                    "description": "Output compare 3 mode",
                    "offset": 4,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Frozen": {
                            "description": "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs",
                            "value": 0
                          },
                          "ActiveOnMatch": {
                            "description": "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register",
                            "value": 1
                          },
                          "InactiveOnMatch": {
                            "description": "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register",
                            "value": 2
                          },
                          "Toggle": {
                            "description": "OCyREF toggles when TIMx_CNT=TIMx_CCRy",
                            "value": 3
                          },
                          "ForceInactive": {
                            "description": "OCyREF is forced low",
                            "value": 4
                          },
                          "ForceActive": {
                            "description": "OCyREF is forced high",
                            "value": 5
                          },
                          "PwmMode1": {
                            "description": "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active",
                            "value": 6
                          },
                          "PwmMode2": {
                            "description": "Inversely to PwmMode1",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "OC3PE": {
                    "description": "Output compare 3 preload\n              enable",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Preload register on CCR3 disabled. New values written to CCR3 are taken into account immediately",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Preload register on CCR3 enabled. Preload value is loaded into active register on each update event",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OC3FE": {
                    "description": "Output compare 3 fast\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "CC3S": {
                    "description": "Capture/Compare 3\n              selection",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Output": {
                            "description": "CC3 channel is configured as output",
                            "value": 0
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CCMR2_Input": {
              "description": "capture/compare mode register 2 (input\n          mode)",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IC4F": {
                    "description": "Input capture 4 filter",
                    "offset": 12,
                    "size": 4
                  },
                  "IC4PSC": {
                    "description": "Input capture 4 prescaler",
                    "offset": 10,
                    "size": 2
                  },
                  "CC4S": {
                    "description": "Capture/Compare 4\n              selection",
                    "offset": 8,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "TI4": {
                            "description": "CC4 channel is configured as input, IC4 is mapped on TI4",
                            "value": 1
                          },
                          "TI3": {
                            "description": "CC4 channel is configured as input, IC4 is mapped on TI3",
                            "value": 2
                          },
                          "TRC": {
                            "description": "CC4 channel is configured as input, IC4 is mapped on TRC",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "IC3F": {
                    "description": "Input capture 3 filter",
                    "offset": 4,
                    "size": 4
                  },
                  "IC3PSC": {
                    "description": "Input capture 3 prescaler",
                    "offset": 2,
                    "size": 2
                  },
                  "CC3S": {
                    "description": "Capture/Compare 3\n              selection",
                    "offset": 0,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "TI3": {
                            "description": "CC3 channel is configured as input, IC3 is mapped on TI3",
                            "value": 1
                          },
                          "TI4": {
                            "description": "CC3 channel is configured as input, IC3 is mapped on TI4",
                            "value": 2
                          },
                          "TRC": {
                            "description": "CC3 channel is configured as input, IC3 is mapped on TRC",
                            "value": 3
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CCER": {
              "description": "capture/compare enable\n          register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CC4NP": {
                    "description": "Capture/Compare 4 output\n              Polarity",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC4P": {
                    "description": "Capture/Compare 3 output\n              Polarity",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC4E": {
                    "description": "Capture/Compare 4 output\n              enable",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC3NP": {
                    "description": "Capture/Compare 3 output\n              Polarity",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC3P": {
                    "description": "Capture/Compare 3 output\n              Polarity",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC3E": {
                    "description": "Capture/Compare 3 output\n              enable",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC2NP": {
                    "description": "Capture/Compare 2 output\n              Polarity",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC2P": {
                    "description": "Capture/Compare 2 output\n              Polarity",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC2E": {
                    "description": "Capture/Compare 2 output\n              enable",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CC1NP": {
                    "description": "Capture/Compare 1 output\n              Polarity",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Negative": {
                            "description": "Negative polarity",
                            "value": 0
                          },
                          "Positive": {
                            "description": "Positive polarity",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC1P": {
                    "description": "Capture/Compare 1 output\n              Polarity",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "RisingEdge": {
                            "description": "Noninverted/rising edge",
                            "value": 0
                          },
                          "FallingEdge": {
                            "description": "Inverted/falling edge",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CC1E": {
                    "description": "Capture/Compare 1 output\n              enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Capture disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Capture enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "PSC": {
              "description": "prescaler",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PSC": {
                    "description": "Prescaler value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "DCR": {
              "description": "DMA control register",
              "offset": 72,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBL": {
                    "description": "DMA burst length",
                    "offset": 8,
                    "size": 5
                  },
                  "DBA": {
                    "description": "DMA base address",
                    "offset": 0,
                    "size": 5
                  }
                }
              }
            },
            "DMAR": {
              "description": "DMA address for full transfer",
              "offset": 76,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DMAB": {
                    "description": "DMA register for burst\n              accesses",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "OR": {
              "description": "TIM2 option register",
              "offset": 80,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ETR_RMP": {
                    "description": "Timer2 ETR remap",
                    "offset": 0,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "HSI": {
                            "description": "TIM2 ETR input is connected to HSI16 when HSI16OUTEN bit is set",
                            "value": 3
                          },
                          "LSE": {
                            "description": "TIM2 ETR input is connected to LSE",
                            "value": 5
                          },
                          "COMP2_OUT": {
                            "description": "TIM2 ETR input is connected to COMP2_OUT",
                            "value": 6
                          },
                          "COMP1_OUT": {
                            "description": "TIM2 ETR input is connected to COMP1_OUT",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "TI4_RMP": {
                    "description": "Internal trigger",
                    "offset": 3,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "COMP2_OUT": {
                            "description": "TIM2 TI4 input connected to COMP2_OUT",
                            "value": 1
                          },
                          "COMP1_OUT": {
                            "description": "TIM2 TI4 input connected to COMP1_OUT",
                            "value": 2
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CNT": {
              "description": "TIMx counter",
              "offset": 36,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Low counter value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ARR": {
              "description": "TIMx auto-reload register",
              "offset": 44,
              "size": 16,
              "reset_value": 65535,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ARR": {
                    "description": "Low Auto-reload value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            }
          }
        }
      },
      "I2C1": {
        "description": "Inter-integrated circuit",
        "children": {
          "registers": {
            "CR1": {
              "description": "Control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PE": {
                    "description": "Peripheral enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Peripheral disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Peripheral enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TXIE": {
                    "description": "TX Interrupt enable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Transmit (TXIS) interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Transmit (TXIS) interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RXIE": {
                    "description": "RX Interrupt enable",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Receive (RXNE) interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Receive (RXNE) interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADDRIE": {
                    "description": "Address match interrupt enable (slave\n              only)",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Address match (ADDR) interrupts disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Address match (ADDR) interrupts enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "NACKIE": {
                    "description": "Not acknowledge received interrupt\n              enable",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Not acknowledge (NACKF) received interrupts disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Not acknowledge (NACKF) received interrupts enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "STOPIE": {
                    "description": "STOP detection Interrupt\n              enable",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Stop detection (STOPF) interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Stop detection (STOPF) interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TCIE": {
                    "description": "Transfer Complete interrupt\n              enable",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Transfer Complete interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Transfer Complete interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ERRIE": {
                    "description": "Error interrupts enable",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Error detection interrupts disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Error detection interrupts enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DNF": {
                    "description": "Digital noise filter",
                    "offset": 8,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "NoFilter": {
                            "description": "Digital filter disabled",
                            "value": 0
                          },
                          "Filter1": {
                            "description": "Digital filter enabled and filtering capability up to 1 tI2CCLK",
                            "value": 1
                          },
                          "Filter2": {
                            "description": "Digital filter enabled and filtering capability up to 2 tI2CCLK",
                            "value": 2
                          },
                          "Filter3": {
                            "description": "Digital filter enabled and filtering capability up to 3 tI2CCLK",
                            "value": 3
                          },
                          "Filter4": {
                            "description": "Digital filter enabled and filtering capability up to 4 tI2CCLK",
                            "value": 4
                          },
                          "Filter5": {
                            "description": "Digital filter enabled and filtering capability up to 5 tI2CCLK",
                            "value": 5
                          },
                          "Filter6": {
                            "description": "Digital filter enabled and filtering capability up to 6 tI2CCLK",
                            "value": 6
                          },
                          "Filter7": {
                            "description": "Digital filter enabled and filtering capability up to 7 tI2CCLK",
                            "value": 7
                          },
                          "Filter8": {
                            "description": "Digital filter enabled and filtering capability up to 8 tI2CCLK",
                            "value": 8
                          },
                          "Filter9": {
                            "description": "Digital filter enabled and filtering capability up to 9 tI2CCLK",
                            "value": 9
                          },
                          "Filter10": {
                            "description": "Digital filter enabled and filtering capability up to 10 tI2CCLK",
                            "value": 10
                          },
                          "Filter11": {
                            "description": "Digital filter enabled and filtering capability up to 11 tI2CCLK",
                            "value": 11
                          },
                          "Filter12": {
                            "description": "Digital filter enabled and filtering capability up to 12 tI2CCLK",
                            "value": 12
                          },
                          "Filter13": {
                            "description": "Digital filter enabled and filtering capability up to 13 tI2CCLK",
                            "value": 13
                          },
                          "Filter14": {
                            "description": "Digital filter enabled and filtering capability up to 14 tI2CCLK",
                            "value": 14
                          },
                          "Filter15": {
                            "description": "Digital filter enabled and filtering capability up to 15 tI2CCLK",
                            "value": 15
                          }
                        }
                      }
                    }
                  },
                  "ANFOFF": {
                    "description": "Analog noise filter OFF",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enabled": {
                            "description": "Analog noise filter enabled",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "Analog noise filter disabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TXDMAEN": {
                    "description": "DMA transmission requests\n              enable",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "DMA mode disabled for transmission",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "DMA mode enabled for transmission",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RXDMAEN": {
                    "description": "DMA reception requests\n              enable",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "DMA mode disabled for reception",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "DMA mode enabled for reception",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SBC": {
                    "description": "Slave byte control",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Slave byte control disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Slave byte control enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "NOSTRETCH": {
                    "description": "Clock stretching disable",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enabled": {
                            "description": "Clock stretching enabled",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "Clock stretching disabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WUPEN": {
                    "description": "Wakeup from STOP enable",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Wakeup from Stop mode disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Wakeup from Stop mode enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "GCEN": {
                    "description": "General call enable",
                    "offset": 19,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "General call disabled. Address 0b00000000 is NACKed",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "General call enabled. Address 0b00000000 is ACKed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SMBHEN": {
                    "description": "SMBus Host address enable",
                    "offset": 20,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Host address disabled. Address 0b0001000x is NACKed",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Host address enabled. Address 0b0001000x is ACKed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SMBDEN": {
                    "description": "SMBus Device Default address\n              enable",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Device default address disabled. Address 0b1100001x is NACKed",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Device default address enabled. Address 0b1100001x is ACKed",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ALERTEN": {
                    "description": "SMBUS alert enable",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "In device mode (SMBHEN=Disabled) Releases SMBA pin high and Alert Response Address Header disabled (0001100x) followed by NACK. In host mode (SMBHEN=Enabled) SMBus Alert pin (SMBA) not supported",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "In device mode (SMBHEN=Disabled) Drives SMBA pin low and Alert Response Address Header enabled (0001100x) followed by ACK.In host mode (SMBHEN=Enabled) SMBus Alert pin (SMBA) supported",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PECEN": {
                    "description": "PEC enable",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "PEC calculation disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "PEC calculation enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CR2": {
              "description": "Control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PECBYTE": {
                    "description": "Packet error checking byte",
                    "offset": 26,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoPec": {
                            "description": "No PEC transfer",
                            "value": 0
                          },
                          "Pec": {
                            "description": "PEC transmission/reception is requested",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "AUTOEND": {
                    "description": "Automatic end mode (master\n              mode)",
                    "offset": 25,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Software": {
                            "description": "Software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low",
                            "value": 0
                          },
                          "Automatic": {
                            "description": "Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RELOAD": {
                    "description": "NBYTES reload mode",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Completed": {
                            "description": "The transfer is completed after the NBYTES data transfer (STOP or RESTART will follow)",
                            "value": 0
                          },
                          "NotCompleted": {
                            "description": "The transfer is not completed after the NBYTES data transfer (NBYTES will be reloaded)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "NBYTES": {
                    "description": "Number of bytes",
                    "offset": 16,
                    "size": 8
                  },
                  "NACK": {
                    "description": "NACK generation (slave\n              mode)",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Ack": {
                            "description": "an ACK is sent after current received byte",
                            "value": 0
                          },
                          "Nack": {
                            "description": "a NACK is sent after current received byte",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "STOP": {
                    "description": "Stop generation (master\n              mode)",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoStop": {
                            "description": "No Stop generation",
                            "value": 0
                          },
                          "Stop": {
                            "description": "Stop generation after current byte transfer",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "START": {
                    "description": "Start generation",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoStart": {
                            "description": "No Start generation",
                            "value": 0
                          },
                          "Start": {
                            "description": "Restart/Start generation",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "HEAD10R": {
                    "description": "10-bit address header only read\n              direction (master receiver mode)",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Complete": {
                            "description": "The master sends the complete 10 bit slave address read sequence",
                            "value": 0
                          },
                          "Partial": {
                            "description": "The master only sends the 1st 7 bits of the 10 bit address, followed by Read direction",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADD10": {
                    "description": "10-bit addressing mode (master\n              mode)",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Bit7": {
                            "description": "The master operates in 7-bit addressing mode",
                            "value": 0
                          },
                          "Bit10": {
                            "description": "The master operates in 10-bit addressing mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RD_WRN": {
                    "description": "Transfer direction (master\n              mode)",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Write": {
                            "description": "Master requests a write transfer",
                            "value": 0
                          },
                          "Read": {
                            "description": "Master requests a read transfer",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SADD": {
                    "description": "Slave address bit (master\n              mode)",
                    "offset": 0,
                    "size": 10
                  }
                }
              }
            },
            "OAR1": {
              "description": "Own address register 1",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OA1": {
                    "description": "Interface address",
                    "offset": 0,
                    "size": 10
                  },
                  "OA1MODE": {
                    "description": "Own Address 1 10-bit mode",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Bit7": {
                            "description": "Own address 1 is a 7-bit address",
                            "value": 0
                          },
                          "Bit10": {
                            "description": "Own address 1 is a 10-bit address",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OA1EN": {
                    "description": "Own Address 1 enable",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Own address 1 disabled. The received slave address OA1 is NACKed",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Own address 1 enabled. The received slave address OA1 is ACKed",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "OAR2": {
              "description": "Own address register 2",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OA2": {
                    "description": "Interface address",
                    "offset": 1,
                    "size": 7
                  },
                  "OA2MSK": {
                    "description": "Own Address 2 masks",
                    "offset": 8,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "NoMask": {
                            "description": "No mask",
                            "value": 0
                          },
                          "Mask1": {
                            "description": "OA2[1] is masked and dont care. Only OA2[7:2] are compared",
                            "value": 1
                          },
                          "Mask2": {
                            "description": "OA2[2:1] are masked and dont care. Only OA2[7:3] are compared",
                            "value": 2
                          },
                          "Mask3": {
                            "description": "OA2[3:1] are masked and dont care. Only OA2[7:4] are compared",
                            "value": 3
                          },
                          "Mask4": {
                            "description": "OA2[4:1] are masked and dont care. Only OA2[7:5] are compared",
                            "value": 4
                          },
                          "Mask5": {
                            "description": "OA2[5:1] are masked and dont care. Only OA2[7:6] are compared",
                            "value": 5
                          },
                          "Mask6": {
                            "description": "OA2[6:1] are masked and dont care. Only OA2[7] is compared.",
                            "value": 6
                          },
                          "Mask7": {
                            "description": "OA2[7:1] are masked and dont care. No comparison is done, and all (except reserved) 7-bit received addresses are acknowledged",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "OA2EN": {
                    "description": "Own Address 2 enable",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Own address 2 disabled. The received slave address OA2 is NACKed",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Own address 2 enabled. The received slave address OA2 is ACKed",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "TIMINGR": {
              "description": "Timing register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SCLL": {
                    "description": "SCL low period (master\n              mode)",
                    "offset": 0,
                    "size": 8
                  },
                  "SCLH": {
                    "description": "SCL high period (master\n              mode)",
                    "offset": 8,
                    "size": 8
                  },
                  "SDADEL": {
                    "description": "Data hold time",
                    "offset": 16,
                    "size": 4
                  },
                  "SCLDEL": {
                    "description": "Data setup time",
                    "offset": 20,
                    "size": 4
                  },
                  "PRESC": {
                    "description": "Timing prescaler",
                    "offset": 28,
                    "size": 4
                  }
                }
              }
            },
            "TIMEOUTR": {
              "description": "Status register 1",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TIMEOUTA": {
                    "description": "Bus timeout A",
                    "offset": 0,
                    "size": 12
                  },
                  "TIDLE": {
                    "description": "Idle clock timeout\n              detection",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "TIMEOUTA is used to detect SCL low timeout",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle condition)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TIMOUTEN": {
                    "description": "Clock timeout enable",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "SCL timeout detection is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "SCL timeout detection is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TIMEOUTB": {
                    "description": "Bus timeout B",
                    "offset": 16,
                    "size": 12
                  },
                  "TEXTEN": {
                    "description": "Extended clock timeout\n              enable",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Extended clock timeout detection is disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Extended clock timeout detection is enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "ISR": {
              "description": "Interrupt and Status register",
              "offset": 24,
              "size": 32,
              "reset_value": 1,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADDCODE": {
                    "description": "Address match code (Slave\n              mode)",
                    "offset": 17,
                    "size": 7,
                    "access": "read-only"
                  },
                  "DIR": {
                    "description": "Transfer direction (Slave\n              mode)",
                    "offset": 16,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Write": {
                            "description": "Write transfer, slave enters receiver mode",
                            "value": 0
                          },
                          "Read": {
                            "description": "Read transfer, slave enters transmitter mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "BUSY": {
                    "description": "Bus busy",
                    "offset": 15,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotBusy": {
                            "description": "No communication is in progress on the bus",
                            "value": 0
                          },
                          "Busy": {
                            "description": "A communication is in progress on the bus",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ALERT": {
                    "description": "SMBus alert",
                    "offset": 13,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoAlert": {
                            "description": "SMBA alert is not detected",
                            "value": 0
                          },
                          "Alert": {
                            "description": "SMBA alert event is detected on SMBA pin",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TIMEOUT": {
                    "description": "Timeout or t_low detection\n              flag",
                    "offset": 12,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoTimeout": {
                            "description": "No timeout occured",
                            "value": 0
                          },
                          "Timeout": {
                            "description": "Timeout occured",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PECERR": {
                    "description": "PEC Error in reception",
                    "offset": 11,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Match": {
                            "description": "Received PEC does match with PEC register",
                            "value": 0
                          },
                          "NoMatch": {
                            "description": "Received PEC does not match with PEC register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OVR": {
                    "description": "Overrun/Underrun (slave\n              mode)",
                    "offset": 10,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoOverrun": {
                            "description": "No overrun/underrun error occurs",
                            "value": 0
                          },
                          "Overrun": {
                            "description": "slave mode with NOSTRETCH=1, when an overrun/underrun error occurs",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ARLO": {
                    "description": "Arbitration lost",
                    "offset": 9,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotLost": {
                            "description": "No arbitration lost",
                            "value": 0
                          },
                          "Lost": {
                            "description": "Arbitration lost",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "BERR": {
                    "description": "Bus error",
                    "offset": 8,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoError": {
                            "description": "No bus error",
                            "value": 0
                          },
                          "Error": {
                            "description": "Misplaced Start and Stop condition is detected",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TCR": {
                    "description": "Transfer Complete Reload",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotComplete": {
                            "description": "Transfer is not complete",
                            "value": 0
                          },
                          "Complete": {
                            "description": "NBYTES has been transfered",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TC": {
                    "description": "Transfer Complete (master\n              mode)",
                    "offset": 6,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotComplete": {
                            "description": "Transfer is not complete",
                            "value": 0
                          },
                          "Complete": {
                            "description": "NBYTES has been transfered",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "STOPF": {
                    "description": "Stop detection flag",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoStop": {
                            "description": "No Stop condition detected",
                            "value": 0
                          },
                          "Stop": {
                            "description": "Stop condition detected",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "NACKF": {
                    "description": "Not acknowledge received\n              flag",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoNack": {
                            "description": "No NACK has been received",
                            "value": 0
                          },
                          "Nack": {
                            "description": "NACK has been received",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADDR": {
                    "description": "Address matched (slave\n              mode)",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotMatch": {
                            "description": "Adress mismatched or not received",
                            "value": 0
                          },
                          "Match": {
                            "description": "Received slave address matched with one of the enabled slave addresses",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RXNE": {
                    "description": "Receive data register not empty\n              (receivers)",
                    "offset": 2,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Empty": {
                            "description": "The RXDR register is empty",
                            "value": 0
                          },
                          "NotEmpty": {
                            "description": "Received data is copied into the RXDR register, and is ready to be read",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TXIS": {
                    "description": "Transmit interrupt status\n              (transmitters)",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotEmpty": {
                            "description": "The TXDR register is not empty",
                            "value": 0
                          },
                          "Empty": {
                            "description": "The TXDR register is empty and the data to be transmitted must be written in the TXDR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TXE": {
                    "description": "Transmit data register empty\n              (transmitters)",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotEmpty": {
                            "description": "TXDR register not empty",
                            "value": 0
                          },
                          "Empty": {
                            "description": "TXDR register empty",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "ICR": {
              "description": "Interrupt clear register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "ALERTCF": {
                    "description": "Alert flag clear",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the ALERT flag in ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TIMOUTCF": {
                    "description": "Timeout detection flag\n              clear",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the TIMOUT flag in ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PECCF": {
                    "description": "PEC Error flag clear",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the PEC flag in ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OVRCF": {
                    "description": "Overrun/Underrun flag\n              clear",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the OVR flag in ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ARLOCF": {
                    "description": "Arbitration lost flag\n              clear",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the ARLO flag in ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "BERRCF": {
                    "description": "Bus error flag clear",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the BERR flag in ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "STOPCF": {
                    "description": "Stop detection flag clear",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the STOP flag in ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "NACKCF": {
                    "description": "Not Acknowledge flag clear",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the NACK flag in ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADDRCF": {
                    "description": "Address Matched flag clear",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clears the ADDR flag in ISR register",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "PECR": {
              "description": "PEC register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "PEC": {
                    "description": "Packet error checking\n              register",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "RXDR": {
              "description": "Receive data register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RXDATA": {
                    "description": "8-bit receive data",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "TXDR": {
              "description": "Transmit data register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TXDATA": {
                    "description": "8-bit transmit data",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "DBG": {
        "description": "Debug support",
        "children": {
          "registers": {
            "IDCODE": {
              "description": "MCU Device ID Code Register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "DEV_ID": {
                    "description": "Device Identifier",
                    "offset": 0,
                    "size": 12
                  },
                  "REV_ID": {
                    "description": "Revision Identifier",
                    "offset": 16,
                    "size": 16
                  }
                }
              }
            },
            "CR": {
              "description": "Debug MCU Configuration\n          Register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBG_STOP": {
                    "description": "Debug Stop Mode",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Debug Stop Mode Disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Debug Stop Mode Enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DBG_STANDBY": {
                    "description": "Debug Standby Mode",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Debug Standby Mode Disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Debug Standby Mode Enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DBG_SLEEP": {
                    "description": "Debug Sleep Mode",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Debug Sleep Mode Disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Debug Sleep Mode Enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "APB1_FZ": {
              "description": "APB Low Freeze Register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBG_TIMER2_STOP": {
                    "description": "Debug Timer 2 stopped when Core is\n              halted",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Continue": {
                            "description": "The counter clock of TIMx is fed even if the core is halted",
                            "value": 0
                          },
                          "Stop": {
                            "description": "The counter clock of TIMx is stopped when the core is halted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DBG_TIMER6_STOP": {
                    "description": "Debug Timer 6 stopped when Core is\n              halted",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "DBG_RTC_STOP": {
                    "description": "Debug RTC stopped when Core is\n              halted",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Continue": {
                            "description": "The clock of the RTC counter is fed even if the core is halted",
                            "value": 0
                          },
                          "Stop": {
                            "description": "The clock of the RTC counter is stopped when the core is halted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DBG_WWDG_STOP": {
                    "description": "Debug Window Wachdog stopped when Core\n              is halted",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Continue": {
                            "description": "The window watchdog counter clock continues even if the core is halted",
                            "value": 0
                          },
                          "Stop": {
                            "description": "The window watchdog counter clock is stopped when the core is halted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DBG_IWDG_STOP": {
                    "description": "Debug Independent Wachdog stopped when\n              Core is halted",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Continue": {
                            "description": "The independent watchdog counter clock continues even if the core is halted",
                            "value": 0
                          },
                          "Stop": {
                            "description": "The independent watchdog counter clock is stopped when the core is halted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DBG_I2C1_STOP": {
                    "description": "I2C1 SMBUS timeout mode stopped when\n              core is halted",
                    "offset": 21,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NormalMode": {
                            "description": "Same behavior as in normal mode",
                            "value": 0
                          },
                          "SMBusTimeoutFrozen": {
                            "description": "I2C3 SMBUS timeout is frozen",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DBG_I2C2_STOP": {
                    "description": "I2C2 SMBUS timeout mode stopped when\n              core is halted",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "DBG_LPTIMER_STOP": {
                    "description": "LPTIM1 counter stopped when core is\n              halted",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Continue": {
                            "description": "LPTIM1 counter clock is fed even if the core is halted",
                            "value": 0
                          },
                          "Stop": {
                            "description": "LPTIM1 counter clock is stopped when the core is halted",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "APB2_FZ": {
              "description": "APB High Freeze Register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBG_TIMER21_STOP": {
                    "description": "Debug Timer 21 stopped when Core is\n              halted",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Continue": {
                            "description": "The counter clock of TIMx is fed even if the core is halted",
                            "value": 0
                          },
                          "Stop": {
                            "description": "The counter clock of TIMx is stopped when the core is halted",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DBG_TIMER22_STO": {
                    "description": "Debug Timer 22 stopped when Core is\n              halted",
                    "offset": 6,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "ADC": {
        "description": "Analog-to-digital converter",
        "children": {
          "registers": {
            "ISR": {
              "description": "interrupt and status register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADRDY": {
                    "description": "ADC ready",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotReady": {
                            "description": "ADC not yet ready to start conversion",
                            "value": 0
                          },
                          "Ready": {
                            "description": "ADC ready to start conversion",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EOSMP": {
                    "description": "End of sampling flag",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotAtEnd": {
                            "description": "Not at the end of the samplings phase",
                            "value": 0
                          },
                          "AtEnd": {
                            "description": "End of sampling phase reached",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EOC": {
                    "description": "End of conversion flag",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotComplete": {
                            "description": "Channel conversion is not complete",
                            "value": 0
                          },
                          "Complete": {
                            "description": "Channel conversion complete",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EOS": {
                    "description": "End of sequence flag",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotComplete": {
                            "description": "Conversion sequence is not complete",
                            "value": 0
                          },
                          "Complete": {
                            "description": "Conversion sequence complete",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OVR": {
                    "description": "ADC overrun",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoOverrun": {
                            "description": "No overrun occurred",
                            "value": 0
                          },
                          "Overrun": {
                            "description": "Overrun occurred",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "AWD": {
                    "description": "Analog watchdog flag",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoEvent": {
                            "description": "No analog watchdog event occurred",
                            "value": 0
                          },
                          "Event": {
                            "description": "Analog watchdog event occurred",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EOCAL": {
                    "description": "End Of Calibration flag",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotComplete": {
                            "description": "Calibration is not complete",
                            "value": 0
                          },
                          "Complete": {
                            "description": "Calibration complete",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "IER": {
              "description": "interrupt enable register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADRDYIE": {
                    "description": "ADC ready interrupt enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "ADRDY interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EOSMPIE": {
                    "description": "End of sampling flag interrupt\n              enable",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "EOSMP interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EOCIE": {
                    "description": "End of conversion interrupt\n              enable",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "EOC interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "EOC interrupt enabled. An interrupt is generated when the EOC bit is set.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EOSIE": {
                    "description": "End of conversion sequence interrupt\n              enable",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "EOS interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "EOS interrupt enabled. An interrupt is generated when the EOS bit is set.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OVRIE": {
                    "description": "Overrun interrupt enable",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Overrun interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Overrun interrupt enabled. An interrupt is generated when the OVR bit is set.",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "AWDIE": {
                    "description": "Analog watchdog interrupt\n              enable",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Analog watchdog interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Analog watchdog interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EOCALIE": {
                    "description": "End of calibration interrupt\n              enable",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "End of calibration interrupt disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "End of calibration interrupt enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CR": {
              "description": "control register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADEN": {
                    "description": "ADC enable command",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "ADC disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "ADC enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADDIS": {
                    "description": "ADC disable command",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotDisabling": {
                            "description": "No disable command active",
                            "value": 0
                          },
                          "Disabling": {
                            "description": "ADC disabling",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADSTART": {
                    "description": "ADC start conversion\n              command",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotActive": {
                            "description": "No conversion ongoing",
                            "value": 0
                          },
                          "Active": {
                            "description": "ADC operating and may be converting",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADSTP": {
                    "description": "ADC stop conversion\n              command",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotStopping": {
                            "description": "No stop command active",
                            "value": 0
                          },
                          "Stopping": {
                            "description": "ADC stopping conversion",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADVREGEN": {
                    "description": "ADC Voltage Regulator\n              Enable",
                    "offset": 28,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "ADC voltage regulator disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "ADC voltage regulator enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ADCAL": {
                    "description": "ADC calibration",
                    "offset": 31,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotCalibrating": {
                            "description": "ADC calibration either not yet performed or completed",
                            "value": 0
                          },
                          "Calibrating": {
                            "description": "ADC calibration in progress",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CFGR1": {
              "description": "configuration register 1",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AWDCH": {
                    "description": "Analog watchdog channel\n              selection",
                    "offset": 26,
                    "size": 5
                  },
                  "AWDEN": {
                    "description": "Analog watchdog enable",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Analog watchdog disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Analog watchdog enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "AWDSGL": {
                    "description": "Enable the watchdog on a single channel\n              or on all channels",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "AllChannels": {
                            "description": "Analog watchdog enabled on all channels",
                            "value": 0
                          },
                          "SingleChannel": {
                            "description": "Analog watchdog enabled on a single channel",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DISCEN": {
                    "description": "Discontinuous mode",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Discontinuous mode disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Discontinuous mode enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "AUTOFF": {
                    "description": "Auto-off mode",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Auto-off mode disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Auto-off mode enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WAIT": {
                    "description": "Auto-delayed conversion\n              mode",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Wait conversion mode off",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Wait conversion mode on",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CONT": {
                    "description": "Single / continuous conversion\n              mode",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Single": {
                            "description": "Single conversion mode",
                            "value": 0
                          },
                          "Continuous": {
                            "description": "Continuous conversion mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OVRMOD": {
                    "description": "Overrun management mode",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Preserve": {
                            "description": "ADC_DR register is preserved with the old data when an overrun is detected",
                            "value": 0
                          },
                          "Overwrite": {
                            "description": "ADC_DR register is overwritten with the last conversion result when an overrun is detected",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EXTEN": {
                    "description": "External trigger enable and polarity\n              selection",
                    "offset": 10,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Hardware trigger detection disabled",
                            "value": 0
                          },
                          "RisingEdge": {
                            "description": "Hardware trigger detection on the rising edge",
                            "value": 1
                          },
                          "FallingEdge": {
                            "description": "Hardware trigger detection on the falling edge",
                            "value": 2
                          },
                          "BothEdges": {
                            "description": "Hardware trigger detection on both the rising and falling edges",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "EXTSEL": {
                    "description": "External trigger selection",
                    "offset": 6,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "TIM6_TRGO": {
                            "description": "Timer 6 TRGO event",
                            "value": 0
                          },
                          "TIM21_CH2": {
                            "description": "Timer 21 CH2 event",
                            "value": 1
                          },
                          "TIM2_TRGO": {
                            "description": "Timer 2 TRGO event",
                            "value": 2
                          },
                          "TIM2_CH4": {
                            "description": "Timer 2 CH4 event",
                            "value": 3
                          },
                          "TIM22_TRGO": {
                            "description": "Timer 22 TRGO, Timer 21 TRGO event",
                            "value": 4
                          },
                          "TIM2_CH3": {
                            "description": "Timer 2 CH3 event",
                            "value": 5
                          },
                          "TIM3_TRGO": {
                            "description": "Timer 3 TRGO event",
                            "value": 6
                          },
                          "EXTI_LINE11": {
                            "description": "EXTI line 11 event",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "ALIGN": {
                    "description": "Data alignment",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Right": {
                            "description": "Right alignment",
                            "value": 0
                          },
                          "Left": {
                            "description": "Left alignment",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "RES": {
                    "description": "Data resolution",
                    "offset": 3,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "TwelveBit": {
                            "description": "12 bits",
                            "value": 0
                          },
                          "TenBit": {
                            "description": "10 bits",
                            "value": 1
                          },
                          "EightBit": {
                            "description": "8 bits",
                            "value": 2
                          },
                          "SixBit": {
                            "description": "6 bits",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "SCANDIR": {
                    "description": "Scan sequence direction",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Upward": {
                            "description": "Upward scan (from CHSEL0 to CHSEL18)",
                            "value": 0
                          },
                          "Backward": {
                            "description": "Backward scan (from CHSEL18 to CHSEL0)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DMACFG": {
                    "description": "Direct memery access\n              configuration",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "OneShot": {
                            "description": "DMA one shot mode selected",
                            "value": 0
                          },
                          "Circular": {
                            "description": "DMA circular mode selected",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "DMAEN": {
                    "description": "Direct memory access\n              enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "DMA disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "DMA enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CFGR2": {
              "description": "configuration register 2",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OVSE": {
                    "description": "Oversampler Enable",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Oversampler disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Oversampler enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "OVSR": {
                    "description": "Oversampling ratio",
                    "offset": 2,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Mul2": {
                            "description": "2x",
                            "value": 0
                          },
                          "Mul4": {
                            "description": "4x",
                            "value": 1
                          },
                          "Mul8": {
                            "description": "8x",
                            "value": 2
                          },
                          "Mul16": {
                            "description": "16x",
                            "value": 3
                          },
                          "Mul32": {
                            "description": "32x",
                            "value": 4
                          },
                          "Mul64": {
                            "description": "64x",
                            "value": 5
                          },
                          "Mul128": {
                            "description": "128x",
                            "value": 6
                          },
                          "Mul256": {
                            "description": "256x",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "OVSS": {
                    "description": "Oversampling shift",
                    "offset": 5,
                    "size": 4
                  },
                  "TOVS": {
                    "description": "Triggered Oversampling",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "TriggerAll": {
                            "description": "All oversampled conversions for a channel are done consecutively after a trigger",
                            "value": 0
                          },
                          "TriggerEach": {
                            "description": "Each oversampled conversion for a channel needs a trigger",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CKMODE": {
                    "description": "ADC clock mode",
                    "offset": 30,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "ADCLK": {
                            "description": "ADCCLK (Asynchronous clock mode)",
                            "value": 0
                          },
                          "PCLK_Div2": {
                            "description": "PCLK/2 (Synchronous clock mode)",
                            "value": 1
                          },
                          "PCLK_Div4": {
                            "description": "PCLK/4 (Synchronous clock mode)",
                            "value": 2
                          },
                          "PCLK": {
                            "description": "PCLK (Synchronous clock mode)",
                            "value": 3
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "SMPR": {
              "description": "sampling time register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SMP": {
                    "description": "Sampling time selection",
                    "offset": 0,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "Cycles1_5": {
                            "description": "1.5 ADC clock cycles",
                            "value": 0
                          },
                          "Cycles3_5": {
                            "description": "3.5 ADC clock cycles",
                            "value": 1
                          },
                          "Cycles7_5": {
                            "description": "7.5 ADC clock cycles",
                            "value": 2
                          },
                          "Cycles12_5": {
                            "description": "12.5 ADC clock cycles",
                            "value": 3
                          },
                          "Cycles19_5": {
                            "description": "19.5 ADC clock cycles",
                            "value": 4
                          },
                          "Cycles39_5": {
                            "description": "39.5 ADC clock cycles",
                            "value": 5
                          },
                          "Cycles79_5": {
                            "description": "79.5 ADC clock cycles",
                            "value": 6
                          },
                          "Cycles160_5": {
                            "description": "160.5 ADC clock cycles",
                            "value": 7
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "TR": {
              "description": "watchdog threshold register",
              "offset": 32,
              "size": 32,
              "reset_value": 268369920,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "HT": {
                    "description": "Analog watchdog higher\n              threshold",
                    "offset": 16,
                    "size": 12
                  },
                  "LT": {
                    "description": "Analog watchdog lower\n              threshold",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "CHSELR": {
              "description": "channel selection register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CHSEL18": {
                    "description": "Channel-x selection",
                    "offset": 18,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL17": {
                    "description": "Channel-x selection",
                    "offset": 17,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL16": {
                    "description": "Channel-x selection",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL15": {
                    "description": "Channel-x selection",
                    "offset": 15,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL14": {
                    "description": "Channel-x selection",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL13": {
                    "description": "Channel-x selection",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL12": {
                    "description": "Channel-x selection",
                    "offset": 12,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL11": {
                    "description": "Channel-x selection",
                    "offset": 11,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL10": {
                    "description": "Channel-x selection",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL9": {
                    "description": "Channel-x selection",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL8": {
                    "description": "Channel-x selection",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL7": {
                    "description": "Channel-x selection",
                    "offset": 7,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL6": {
                    "description": "Channel-x selection",
                    "offset": 6,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL5": {
                    "description": "Channel-x selection",
                    "offset": 5,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL4": {
                    "description": "Channel-x selection",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL3": {
                    "description": "Channel-x selection",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL2": {
                    "description": "Channel-x selection",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL1": {
                    "description": "Channel-x selection",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1
                    }
                  },
                  "CHSEL0": {
                    "description": "Channel-x selection",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotSelected": {
                            "description": "Input Channel is not selected for conversion",
                            "value": 0
                          },
                          "Selected": {
                            "description": "Input Channel is selected for conversion",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "DR": {
              "description": "data register",
              "offset": 64,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "DATA": {
                    "description": "Converted data",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CALFACT": {
              "description": "ADC Calibration factor",
              "offset": 180,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CALFACT": {
                    "description": "Calibration factor",
                    "offset": 0,
                    "size": 7
                  }
                }
              }
            },
            "CCR": {
              "description": "ADC common configuration\n          register",
              "offset": 776,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRESC": {
                    "description": "ADC prescaler",
                    "offset": 18,
                    "size": 4,
                    "enum": {
                      "size": 4,
                      "children": {
                        "enum_fields": {
                          "Div1": {
                            "description": "Input ADC clock not divided",
                            "value": 0
                          },
                          "Div2": {
                            "description": "Input ADC clock divided by 2",
                            "value": 1
                          },
                          "Div4": {
                            "description": "Input ADC clock divided by 4",
                            "value": 2
                          },
                          "Div6": {
                            "description": "Input ADC clock divided by 6",
                            "value": 3
                          },
                          "Div8": {
                            "description": "Input ADC clock divided by 8",
                            "value": 4
                          },
                          "Div10": {
                            "description": "Input ADC clock divided by 10",
                            "value": 5
                          },
                          "Div12": {
                            "description": "Input ADC clock divided by 12",
                            "value": 6
                          },
                          "Div16": {
                            "description": "Input ADC clock divided by 16",
                            "value": 7
                          },
                          "Div32": {
                            "description": "Input ADC clock divided by 32",
                            "value": 8
                          },
                          "Div64": {
                            "description": "Input ADC clock divided by 64",
                            "value": 9
                          },
                          "Div128": {
                            "description": "Input ADC clock divided by 128",
                            "value": 10
                          },
                          "Div256": {
                            "description": "Input ADC clock divided by 256",
                            "value": 11
                          }
                        }
                      }
                    }
                  },
                  "VREFEN": {
                    "description": "VREFINT enable",
                    "offset": 22,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "VREFINT disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "VREFINT enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "TSEN": {
                    "description": "Temperature sensor enable",
                    "offset": 23,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Temperature sensor disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Temperature sensor enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "VLCDEN": {
                    "description": "VLCD enable",
                    "offset": 24,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "VLCD reading circuitry disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "VLCD reading circuitry enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LFMEN": {
                    "description": "Low Frequency Mode enable",
                    "offset": 25,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Low Frequency Mode disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Low Frequency Mode enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      },
      "PWR": {
        "description": "Power control",
        "children": {
          "registers": {
            "CR": {
              "description": "power control register",
              "offset": 0,
              "size": 32,
              "reset_value": 4096,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LPDS": {
                    "description": "Regulator in Low-power deepsleep mode",
                    "offset": 16,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "MAIN_MODE": {
                            "description": "Voltage regulator in Main mode during Deepsleep mode (Stop mode)",
                            "value": 0
                          },
                          "LOW_POWER_MODE": {
                            "description": "Voltage regulator switches to low-power mode when the CPU enters Deepsleep mode (Stop mode)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PDDS": {
                    "description": "Power down deepsleep",
                    "offset": 1,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "STOP_MODE": {
                            "description": "Enter Stop mode when the CPU enters deepsleep",
                            "value": 0
                          },
                          "STANDBY_MODE": {
                            "description": "Enter Standby mode when the CPU enters deepsleep",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CWUF": {
                    "description": "Clear wakeup flag",
                    "offset": 2,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clear the WUF Wakeup flag after 2 system clock cycles",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "CSBF": {
                    "description": "Clear standby flag",
                    "offset": 3,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Clear": {
                            "description": "Clear the SBF Standby flag",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PVDE": {
                    "description": "Power voltage detector\n              enable",
                    "offset": 4,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "PVD Disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "PVD Enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PLS": {
                    "description": "PVD level selection",
                    "offset": 5,
                    "size": 3,
                    "enum": {
                      "size": 3,
                      "children": {
                        "enum_fields": {
                          "V1_9": {
                            "description": "1.9 V",
                            "value": 0
                          },
                          "V2_1": {
                            "description": "2.1 V",
                            "value": 1
                          },
                          "V2_3": {
                            "description": "2.3 V",
                            "value": 2
                          },
                          "V2_5": {
                            "description": "2.5 V",
                            "value": 3
                          },
                          "V2_7": {
                            "description": "2.7 V",
                            "value": 4
                          },
                          "V2_9": {
                            "description": "2.9 V",
                            "value": 5
                          },
                          "V3_1": {
                            "description": "3.1 V",
                            "value": 6
                          },
                          "External": {
                            "description": "External input analog voltage (Compare internally to VREFINT)",
                            "value": 7
                          }
                        }
                      }
                    }
                  },
                  "DBP": {
                    "description": "Disable backup domain write\n              protection",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Access to RTC, RTC Backup and RCC CSR registers disabled",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "Access to RTC, RTC Backup and RCC CSR registers enabled",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "ULP": {
                    "description": "Ultra-low-power mode",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Enabled": {
                            "description": "VREFINT is on in low-power mode",
                            "value": 0
                          },
                          "Disabled": {
                            "description": "VREFINT is off in low-power mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "FWU": {
                    "description": "Fast wakeup",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "Low-power modes exit occurs only when VREFINT is ready",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "VREFINT start up time is ignored when exiting low-power modes",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "VOS": {
                    "description": "Voltage scaling range\n              selection",
                    "offset": 11,
                    "size": 2,
                    "enum": {
                      "size": 2,
                      "children": {
                        "enum_fields": {
                          "V1_8": {
                            "description": "1.8 V (range 1)",
                            "value": 1
                          },
                          "V1_5": {
                            "description": "1.5 V (range 2)",
                            "value": 2
                          },
                          "V1_2": {
                            "description": "1.2 V (range 3)",
                            "value": 3
                          }
                        }
                      }
                    }
                  },
                  "DS_EE_KOFF": {
                    "description": "Deep sleep mode with Flash memory kept\n              off",
                    "offset": 13,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NVMWakeUp": {
                            "description": "NVM woken up when exiting from Deepsleep mode even if the bit RUN_PD is set",
                            "value": 0
                          },
                          "NVMSleep": {
                            "description": "NVM not woken up when exiting from low-power mode (if the bit RUN_PD is set)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LPRUN": {
                    "description": "Low power run mode",
                    "offset": 14,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "MAIN_MODE": {
                            "description": "Voltage regulator in Main mode in Low-power run mode",
                            "value": 0
                          },
                          "LOW_POWER_MODE": {
                            "description": "Voltage regulator in low-power mode in Low-power run mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "LPSDSR": {
                    "description": "Low-power deepsleep/Sleep/Low-power run",
                    "offset": 0,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "MAIN_MODE": {
                            "description": "Voltage regulator on during Deepsleep/Sleep/Low-power run mode",
                            "value": 0
                          },
                          "LOW_POWER_MODE": {
                            "description": "Voltage regulator in low-power mode during Deepsleep/Sleep/Low-power run mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            },
            "CSR": {
              "description": "power control/status register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EWUP2": {
                    "description": "Enable WKUP pin 2",
                    "offset": 9,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "WKUP pin 2 is used for general purpose I/Os. An event on the WKUP pin 2 does not wakeup the device from Standby mode",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "WKUP pin 2 is used for wakeup from Standby mode and forced in input pull down configuration (rising edge on WKUP pin 2 wakes-up the system from Standby mode)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EWUP1": {
                    "description": "Enable WKUP pin 1",
                    "offset": 8,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "WKUP pin 1 is used for general purpose I/Os. An event on the WKUP pin 1 does not wakeup the device from Standby mode",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "WKUP pin 1 is used for wakeup from Standby mode and forced in input pull down configuration (rising edge on WKUP pin 1 wakes-up the system from Standby mode)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "VREFINTRDYF": {
                    "description": "Internal voltage reference ready flag",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NotReady": {
                            "description": "VREFINT is OFF",
                            "value": 0
                          },
                          "Ready": {
                            "description": "VREFINT is ready",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "PVDO": {
                    "description": "PVD output",
                    "offset": 2,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "AboveThreshold": {
                            "description": "VDD is higher than the PVD threshold selected with the PLS[2:0] bits",
                            "value": 0
                          },
                          "BelowThreshold": {
                            "description": "VDD is lower than the PVD threshold selected with the PLS[2:0] bits",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "SBF": {
                    "description": "Standby flag",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoStandbyEvent": {
                            "description": "Device has not been in Standby mode",
                            "value": 0
                          },
                          "StandbyEvent": {
                            "description": "Device has been in Standby mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "WUF": {
                    "description": "Wakeup flag",
                    "offset": 0,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "NoWakeupEvent": {
                            "description": "No wakeup event occurred",
                            "value": 0
                          },
                          "WakeupEvent": {
                            "description": "A wakeup event was received from the WKUP pin or from the RTC alarm (Alarm A or Alarm B), RTC Tamper event, RTC TimeStamp event or RTC Wakeup)",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "VOSF": {
                    "description": "Voltage Scaling select\n              flag",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Ready": {
                            "description": "Regulator is ready in the selected voltage range",
                            "value": 0
                          },
                          "NotReady": {
                            "description": "Regulator voltage output is changing to the required VOS level",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "REGLPF": {
                    "description": "Regulator LP flag",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only",
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Ready": {
                            "description": "Regulator is ready in Main mode",
                            "value": 0
                          },
                          "NotReady": {
                            "description": "Regulator voltage is in low-power mode",
                            "value": 1
                          }
                        }
                      }
                    }
                  },
                  "EWUP3": {
                    "description": "Enable WKUP pin 3",
                    "offset": 10,
                    "size": 1,
                    "enum": {
                      "size": 1,
                      "children": {
                        "enum_fields": {
                          "Disabled": {
                            "description": "WKUP pin 3 is used for general purpose I/Os. An event on the WKUP pin 3 does not wakeup the device from Standby mode",
                            "value": 0
                          },
                          "Enabled": {
                            "description": "WKUP pin 3 is used for wakeup from Standby mode and forced in input pull down configuration (rising edge on WKUP pin 3wakes-up the system from Standby mode)",
                            "value": 1
                          }
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
  },
  "devices": {
    "STM32L0x1": {
      "arch": "cortex_m0plus",
      "description": "STM32L0x1",
      "properties": {
        "cpu.endian": "little",
        "cpu.mpuPresent": "false",
        "cpu.revision": "r0p0",
        "cpu.name": "CM0+",
        "cpu.nvicPrioBits": "2",
        "cpu.vendorSystickConfig": "false",
        "cpu.fpuPresent": "false"
      },
      "children": {
        "interrupts": {
          "AES_RNG_LPUART1": {
            "index": 29,
            "description": "AES global interrupt RNG global interrupt and\n        LPUART1 global interrupt through"
          },
          "DMA1_Channel1": {
            "index": 9,
            "description": "DMA1 Channel1 global interrupt"
          },
          "DMA1_Channel2_3": {
            "index": 10,
            "description": "DMA1 Channel2 and 3 interrupts"
          },
          "DMA1_Channel4_7": {
            "index": 11,
            "description": "DMA1 Channel4 to 7 interrupts"
          },
          "LPTIM1": {
            "index": 13,
            "description": "LPTIMER1 interrupt through\n        EXTI29"
          },
          "RTC": {
            "index": 2,
            "description": "RTC global interrupt"
          },
          "USART1": {
            "index": 27,
            "description": "USART1 global interrupt"
          },
          "USART4_USART5": {
            "index": 14,
            "description": "USART4/USART5 global interrupt"
          },
          "USART2": {
            "index": 28,
            "description": "USART2 global interrupt"
          },
          "WWDG": {
            "index": 0,
            "description": "Window Watchdog interrupt"
          },
          "RCC": {
            "index": 4,
            "description": "RCC global interrupt"
          },
          "SPI1": {
            "index": 25,
            "description": "SPI1_global_interrupt"
          },
          "SPI2": {
            "index": 26,
            "description": "SPI2 global interrupt"
          },
          "I2C1": {
            "index": 23,
            "description": "I2C1 global interrupt"
          },
          "I2C2": {
            "index": 24,
            "description": "I2C2 global interrupt"
          },
          "I2C3": {
            "index": 21,
            "description": "I2C3 global interrupt"
          },
          "FLASH": {
            "index": 3,
            "description": "Flash global interrupt"
          },
          "PVD": {
            "index": 1,
            "description": "PVD through EXTI line detection"
          },
          "EXTI0_1": {
            "index": 5,
            "description": "EXTI Line[1:0] interrupts"
          },
          "EXTI2_3": {
            "index": 6,
            "description": "EXTI Line[3:2] interrupts"
          },
          "EXTI4_15": {
            "index": 7,
            "description": "EXTI Line15 and EXTI4 interrupts"
          },
          "ADC_COMP": {
            "index": 12,
            "description": "ADC and comparator 1 and 2"
          },
          "TIM2": {
            "index": 15,
            "description": "TIM2 global interrupt"
          },
          "TIM3": {
            "index": 16,
            "description": "TIM3 global interrupt"
          },
          "TIM6": {
            "index": 17,
            "description": "TIM6 global interrupt and DAC"
          },
          "TIM7": {
            "index": 18,
            "description": "TIM7 global interrupt and DAC"
          },
          "TIM21": {
            "index": 20,
            "description": "TIMER21 global interrupt"
          },
          "TIM22": {
            "index": 22,
            "description": "TIMER22 global interrupt"
          },
          "NMI": {
            "index": -14
          },
          "HardFault": {
            "index": -13
          },
          "SVCall": {
            "index": -5
          },
          "PendSV": {
            "index": -2
          },
          "SysTick": {
            "index": -1
          }
        },
        "peripheral_instances": {
          "AES": {
            "description": "Advanced encryption standard hardware\n      accelerator",
            "offset": 1073897472,
            "type": "types.peripherals.AES"
          },
          "DMA1": {
            "description": "Direct memory access controller",
            "offset": 1073872896,
            "type": "types.peripherals.DMA1"
          },
          "CRC": {
            "description": "Cyclic redundancy check calculation\n      unit",
            "offset": 1073885184,
            "type": "types.peripherals.CRC"
          },
          "GPIOA": {
            "description": "General-purpose I/Os",
            "offset": 1342177280,
            "type": "types.peripherals.GPIOA"
          },
          "GPIOB": {
            "description": "General-purpose I/Os",
            "offset": 1342178304,
            "type": "types.peripherals.GPIOB"
          },
          "GPIOC": {
            "offset": 1342179328,
            "type": "types.peripherals.GPIOB"
          },
          "GPIOD": {
            "offset": 1342180352,
            "type": "types.peripherals.GPIOB"
          },
          "GPIOH": {
            "offset": 1342184448,
            "type": "types.peripherals.GPIOB"
          },
          "GPIOE": {
            "offset": 1342181376,
            "type": "types.peripherals.GPIOB"
          },
          "LPTIM": {
            "description": "Low power timer",
            "offset": 1073773568,
            "type": "types.peripherals.LPTIM"
          },
          "RTC": {
            "description": "Real-time clock",
            "offset": 1073752064,
            "type": "types.peripherals.RTC"
          },
          "USART1": {
            "description": "Universal synchronous asynchronous receiver\n      transmitter",
            "offset": 1073821696,
            "type": "types.peripherals.USART1"
          },
          "USART2": {
            "offset": 1073759232,
            "type": "types.peripherals.USART1"
          },
          "USART4": {
            "offset": 1073761280,
            "type": "types.peripherals.USART1"
          },
          "USART5": {
            "offset": 1073762304,
            "type": "types.peripherals.USART1"
          },
          "IWDG": {
            "description": "Independent watchdog",
            "offset": 1073754112,
            "type": "types.peripherals.IWDG"
          },
          "WWDG": {
            "description": "System window watchdog",
            "offset": 1073753088,
            "type": "types.peripherals.WWDG"
          },
          "FW": {
            "description": "Firewall",
            "offset": 1073814528,
            "type": "types.peripherals.FW"
          },
          "RCC": {
            "description": "Reset and clock control",
            "offset": 1073876992,
            "type": "types.peripherals.RCC"
          },
          "SYSCFG": {
            "description": "System configuration controller and COMP\n      register",
            "offset": 1073807360,
            "type": "types.peripherals.SYSCFG"
          },
          "SPI1": {
            "description": "Serial peripheral interface",
            "offset": 1073819648,
            "type": "types.peripherals.SPI1"
          },
          "SPI2": {
            "offset": 1073756160,
            "type": "types.peripherals.SPI1"
          },
          "I2C1": {
            "description": "Inter-integrated circuit",
            "offset": 1073763328,
            "type": "types.peripherals.I2C1"
          },
          "I2C2": {
            "offset": 1073764352,
            "type": "types.peripherals.I2C1"
          },
          "I2C3": {
            "offset": 1073772544,
            "type": "types.peripherals.I2C1"
          },
          "PWR": {
            "description": "Power control",
            "offset": 1073770496,
            "type": "types.peripherals.PWR"
          },
          "FLASH": {
            "description": "Flash",
            "offset": 1073881088,
            "type": "types.peripherals.FLASH"
          },
          "EXTI": {
            "description": "External interrupt/event\n      controller",
            "offset": 1073808384,
            "type": "types.peripherals.EXTI"
          },
          "ADC": {
            "description": "Analog-to-digital converter",
            "offset": 1073816576,
            "type": "types.peripherals.ADC"
          },
          "DBG": {
            "description": "Debug support",
            "offset": 1073829888,
            "type": "types.peripherals.DBG"
          },
          "TIM2": {
            "description": "General-purpose-timers",
            "offset": 1073741824,
            "type": "types.peripherals.TIM2"
          },
          "TIM3": {
            "offset": 1073742848,
            "type": "types.peripherals.TIM2"
          },
          "TIM6": {
            "description": "Basic-timers",
            "offset": 1073745920,
            "type": "types.peripherals.TIM6"
          },
          "TIM7": {
            "offset": 1073746944,
            "type": "types.peripherals.TIM6"
          },
          "TIM21": {
            "description": "General-purpose-timers",
            "offset": 1073809408,
            "type": "types.peripherals.TIM21"
          },
          "TIM22": {
            "description": "General-purpose-timers",
            "offset": 1073812480,
            "type": "types.peripherals.TIM22"
          },
          "LPUART1": {
            "description": "Lower power Universal asynchronous receiver\n      transmitter",
            "offset": 1073760256,
            "type": "types.peripherals.LPUART1"
          },
          "NVIC": {
            "description": "Nested Vectored Interrupt\n      Controller",
            "offset": 3758153984,
            "type": "types.peripherals.NVIC"
          }
        }
      }
    }
  }
}