{
  "module_name": "hl_boot_if.h",
  "hash_id": "e995573e4614d73d5a024981cfb57d593c8de28ffa83e525c571415a9b815a48",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/common/hl_boot_if.h",
  "human_readable_source": " \n\n#ifndef HL_BOOT_IF_H\n#define HL_BOOT_IF_H\n\n#define LKD_HARD_RESET_MAGIC\t\t0xED7BD694  \n#define HL_POWER9_HOST_MAGIC\t\t0x1DA30009\n\n#define BOOT_FIT_SRAM_OFFSET\t\t0x200000\n\n#define VERSION_MAX_LEN\t\t\t128\n\nenum cpu_boot_err {\n\tCPU_BOOT_ERR_DRAM_INIT_FAIL = 0,\n\tCPU_BOOT_ERR_FIT_CORRUPTED = 1,\n\tCPU_BOOT_ERR_TS_INIT_FAIL = 2,\n\tCPU_BOOT_ERR_DRAM_SKIPPED = 3,\n\tCPU_BOOT_ERR_BMC_WAIT_SKIPPED = 4,\n\tCPU_BOOT_ERR_NIC_DATA_NOT_RDY = 5,\n\tCPU_BOOT_ERR_NIC_FW_FAIL = 6,\n\tCPU_BOOT_ERR_SECURITY_NOT_RDY = 7,\n\tCPU_BOOT_ERR_SECURITY_FAIL = 8,\n\tCPU_BOOT_ERR_EFUSE_FAIL = 9,\n\tCPU_BOOT_ERR_PRI_IMG_VER_FAIL = 10,\n\tCPU_BOOT_ERR_SEC_IMG_VER_FAIL = 11,\n\tCPU_BOOT_ERR_PLL_FAIL = 12,\n\tCPU_BOOT_ERR_DEVICE_UNUSABLE_FAIL = 13,\n\tCPU_BOOT_ERR_BOOT_FW_CRIT_ERR = 18,\n\tCPU_BOOT_ERR_BINNING_FAIL = 19,\n\tCPU_BOOT_ERR_TPM_FAIL = 20,\n\tCPU_BOOT_ERR_TMP_THRESH_INIT_FAIL = 21,\n\tCPU_BOOT_ERR_EEPROM_FAIL = 22,\n\tCPU_BOOT_ERR_ENG_ARC_MEM_SCRUB_FAIL = 23,\n\tCPU_BOOT_ERR_ENABLED = 31,\n\tCPU_BOOT_ERR_SCND_EN = 63,\n\tCPU_BOOT_ERR_LAST = 64  \n};\n\n \n#define CPU_BOOT_ERR_FATAL_MASK\t\t\t\t\t\\\n\t\t((1 << CPU_BOOT_ERR_DRAM_INIT_FAIL) |\t\t\\\n\t\t (1 << CPU_BOOT_ERR_PLL_FAIL) |\t\t\t\\\n\t\t (1 << CPU_BOOT_ERR_DEVICE_UNUSABLE_FAIL) |\t\\\n\t\t (1 << CPU_BOOT_ERR_BINNING_FAIL) |\t\t\\\n\t\t (1 << CPU_BOOT_ERR_DRAM_SKIPPED) |\t\t\\\n\t\t (1 << CPU_BOOT_ERR_ENG_ARC_MEM_SCRUB_FAIL) |\t\\\n\t\t (1 << CPU_BOOT_ERR_EEPROM_FAIL))\n\n \n#define CPU_BOOT_ERR0_DRAM_INIT_FAIL\t\t(1 << CPU_BOOT_ERR_DRAM_INIT_FAIL)\n#define CPU_BOOT_ERR0_FIT_CORRUPTED\t\t(1 << CPU_BOOT_ERR_FIT_CORRUPTED)\n#define CPU_BOOT_ERR0_TS_INIT_FAIL\t\t(1 << CPU_BOOT_ERR_TS_INIT_FAIL)\n#define CPU_BOOT_ERR0_DRAM_SKIPPED\t\t(1 << CPU_BOOT_ERR_DRAM_SKIPPED)\n#define CPU_BOOT_ERR0_BMC_WAIT_SKIPPED\t\t(1 << CPU_BOOT_ERR_BMC_WAIT_SKIPPED)\n#define CPU_BOOT_ERR0_NIC_DATA_NOT_RDY\t\t(1 << CPU_BOOT_ERR_NIC_DATA_NOT_RDY)\n#define CPU_BOOT_ERR0_NIC_FW_FAIL\t\t(1 << CPU_BOOT_ERR_NIC_FW_FAIL)\n#define CPU_BOOT_ERR0_SECURITY_NOT_RDY\t\t(1 << CPU_BOOT_ERR_SECURITY_NOT_RDY)\n#define CPU_BOOT_ERR0_SECURITY_FAIL\t\t(1 << CPU_BOOT_ERR_SECURITY_FAIL)\n#define CPU_BOOT_ERR0_EFUSE_FAIL\t\t(1 << CPU_BOOT_ERR_EFUSE_FAIL)\n#define CPU_BOOT_ERR0_PRI_IMG_VER_FAIL\t\t(1 << CPU_BOOT_ERR_PRI_IMG_VER_FAIL)\n#define CPU_BOOT_ERR0_SEC_IMG_VER_FAIL\t\t(1 << CPU_BOOT_ERR_SEC_IMG_VER_FAIL)\n#define CPU_BOOT_ERR0_PLL_FAIL\t\t\t(1 << CPU_BOOT_ERR_PLL_FAIL)\n#define CPU_BOOT_ERR0_DEVICE_UNUSABLE_FAIL\t(1 << CPU_BOOT_ERR_DEVICE_UNUSABLE_FAIL)\n#define CPU_BOOT_ERR0_BOOT_FW_CRIT_ERR\t\t(1 << CPU_BOOT_ERR_BOOT_FW_CRIT_ERR)\n#define CPU_BOOT_ERR0_BINNING_FAIL\t\t(1 << CPU_BOOT_ERR_BINNING_FAIL)\n#define CPU_BOOT_ERR0_TPM_FAIL\t\t\t(1 << CPU_BOOT_ERR_TPM_FAIL)\n#define CPU_BOOT_ERR0_TMP_THRESH_INIT_FAIL\t(1 << CPU_BOOT_ERR_TMP_THRESH_INIT_FAIL)\n#define CPU_BOOT_ERR0_EEPROM_FAIL\t\t(1 << CPU_BOOT_ERR_EEPROM_FAIL)\n#define CPU_BOOT_ERR0_ENG_ARC_MEM_SCRUB_FAIL\t(1 << CPU_BOOT_ERR_ENG_ARC_MEM_SCRUB_FAIL)\n#define CPU_BOOT_ERR0_ENABLED\t\t\t(1 << CPU_BOOT_ERR_ENABLED)\n#define CPU_BOOT_ERR1_ENABLED\t\t\t(1 << CPU_BOOT_ERR_ENABLED)\n\nenum cpu_boot_dev_sts {\n\tCPU_BOOT_DEV_STS_SECURITY_EN = 0,\n\tCPU_BOOT_DEV_STS_DEBUG_EN = 1,\n\tCPU_BOOT_DEV_STS_WATCHDOG_EN = 2,\n\tCPU_BOOT_DEV_STS_DRAM_INIT_EN = 3,\n\tCPU_BOOT_DEV_STS_BMC_WAIT_EN = 4,\n\tCPU_BOOT_DEV_STS_E2E_CRED_EN = 5,\n\tCPU_BOOT_DEV_STS_HBM_CRED_EN = 6,\n\tCPU_BOOT_DEV_STS_RL_EN = 7,\n\tCPU_BOOT_DEV_STS_SRAM_SCR_EN = 8,\n\tCPU_BOOT_DEV_STS_DRAM_SCR_EN = 9,\n\tCPU_BOOT_DEV_STS_FW_HARD_RST_EN = 10,\n\tCPU_BOOT_DEV_STS_PLL_INFO_EN = 11,\n\tCPU_BOOT_DEV_STS_SP_SRAM_EN = 12,\n\tCPU_BOOT_DEV_STS_CLK_GATE_EN = 13,\n\tCPU_BOOT_DEV_STS_HBM_ECC_EN = 14,\n\tCPU_BOOT_DEV_STS_PKT_PI_ACK_EN = 15,\n\tCPU_BOOT_DEV_STS_FW_LD_COM_EN = 16,\n\tCPU_BOOT_DEV_STS_FW_IATU_CONF_EN = 17,\n\tCPU_BOOT_DEV_STS_FW_NIC_MAC_EN = 18,\n\tCPU_BOOT_DEV_STS_DYN_PLL_EN = 19,\n\tCPU_BOOT_DEV_STS_GIC_PRIVILEGED_EN = 20,\n\tCPU_BOOT_DEV_STS_EQ_INDEX_EN = 21,\n\tCPU_BOOT_DEV_STS_MULTI_IRQ_POLL_EN = 22,\n\tCPU_BOOT_DEV_STS_FW_NIC_STAT_XPCS91_EN = 23,\n\tCPU_BOOT_DEV_STS_FW_NIC_STAT_EXT_EN = 24,\n\tCPU_BOOT_DEV_STS_IS_IDLE_CHECK_EN = 25,\n\tCPU_BOOT_DEV_STS_MAP_HWMON_EN = 26,\n\tCPU_BOOT_DEV_STS_ENABLED = 31,\n\tCPU_BOOT_DEV_STS_SCND_EN = 63,\n\tCPU_BOOT_DEV_STS_LAST = 64  \n};\n\n \n#define CPU_BOOT_DEV_STS0_SECURITY_EN\t\t(1 << CPU_BOOT_DEV_STS_SECURITY_EN)\n#define CPU_BOOT_DEV_STS0_DEBUG_EN\t\t(1 << CPU_BOOT_DEV_STS_DEBUG_EN)\n#define CPU_BOOT_DEV_STS0_WATCHDOG_EN\t\t(1 << CPU_BOOT_DEV_STS_WATCHDOG_EN)\n#define CPU_BOOT_DEV_STS0_DRAM_INIT_EN\t\t(1 << CPU_BOOT_DEV_STS_DRAM_INIT_EN)\n#define CPU_BOOT_DEV_STS0_BMC_WAIT_EN\t\t(1 << CPU_BOOT_DEV_STS_BMC_WAIT_EN)\n#define CPU_BOOT_DEV_STS0_E2E_CRED_EN\t\t(1 << CPU_BOOT_DEV_STS_E2E_CRED_EN)\n#define CPU_BOOT_DEV_STS0_HBM_CRED_EN\t\t(1 << CPU_BOOT_DEV_STS_HBM_CRED_EN)\n#define CPU_BOOT_DEV_STS0_RL_EN\t\t\t(1 << CPU_BOOT_DEV_STS_RL_EN)\n#define CPU_BOOT_DEV_STS0_SRAM_SCR_EN\t\t(1 << CPU_BOOT_DEV_STS_SRAM_SCR_EN)\n#define CPU_BOOT_DEV_STS0_DRAM_SCR_EN\t\t(1 << CPU_BOOT_DEV_STS_DRAM_SCR_EN)\n#define CPU_BOOT_DEV_STS0_FW_HARD_RST_EN\t(1 << CPU_BOOT_DEV_STS_FW_HARD_RST_EN)\n#define CPU_BOOT_DEV_STS0_PLL_INFO_EN\t\t(1 << CPU_BOOT_DEV_STS_PLL_INFO_EN)\n#define CPU_BOOT_DEV_STS0_SP_SRAM_EN\t\t(1 << CPU_BOOT_DEV_STS_SP_SRAM_EN)\n#define CPU_BOOT_DEV_STS0_CLK_GATE_EN\t\t(1 << CPU_BOOT_DEV_STS_CLK_GATE_EN)\n#define CPU_BOOT_DEV_STS0_HBM_ECC_EN\t\t(1 << CPU_BOOT_DEV_STS_HBM_ECC_EN)\n#define CPU_BOOT_DEV_STS0_PKT_PI_ACK_EN\t\t(1 << CPU_BOOT_DEV_STS_PKT_PI_ACK_EN)\n#define CPU_BOOT_DEV_STS0_FW_LD_COM_EN\t\t(1 << CPU_BOOT_DEV_STS_FW_LD_COM_EN)\n#define CPU_BOOT_DEV_STS0_FW_IATU_CONF_EN\t(1 << CPU_BOOT_DEV_STS_FW_IATU_CONF_EN)\n#define CPU_BOOT_DEV_STS0_FW_NIC_MAC_EN\t\t(1 << CPU_BOOT_DEV_STS_FW_NIC_MAC_EN)\n#define CPU_BOOT_DEV_STS0_DYN_PLL_EN\t\t(1 << CPU_BOOT_DEV_STS_DYN_PLL_EN)\n#define CPU_BOOT_DEV_STS0_GIC_PRIVILEGED_EN\t(1 << CPU_BOOT_DEV_STS_GIC_PRIVILEGED_EN)\n#define CPU_BOOT_DEV_STS0_EQ_INDEX_EN\t\t(1 << CPU_BOOT_DEV_STS_EQ_INDEX_EN)\n#define CPU_BOOT_DEV_STS0_MULTI_IRQ_POLL_EN\t(1 << CPU_BOOT_DEV_STS_MULTI_IRQ_POLL_EN)\n#define CPU_BOOT_DEV_STS0_FW_NIC_STAT_XPCS91_EN\t(1 << CPU_BOOT_DEV_STS_FW_NIC_STAT_XPCS91_EN)\n#define CPU_BOOT_DEV_STS0_FW_NIC_STAT_EXT_EN\t(1 << CPU_BOOT_DEV_STS_FW_NIC_STAT_EXT_EN)\n#define CPU_BOOT_DEV_STS0_IS_IDLE_CHECK_EN\t(1 << CPU_BOOT_DEV_STS_IS_IDLE_CHECK_EN)\n#define CPU_BOOT_DEV_STS0_MAP_HWMON_EN\t\t(1 << CPU_BOOT_DEV_STS_MAP_HWMON_EN)\n#define CPU_BOOT_DEV_STS0_ENABLED\t\t(1 << CPU_BOOT_DEV_STS_ENABLED)\n#define CPU_BOOT_DEV_STS1_ENABLED\t\t(1 << CPU_BOOT_DEV_STS_ENABLED)\n\nenum cpu_boot_status {\n\tCPU_BOOT_STATUS_NA = 0,\t\t \n\tCPU_BOOT_STATUS_IN_WFE = 1,\n\tCPU_BOOT_STATUS_DRAM_RDY = 2,\n\tCPU_BOOT_STATUS_SRAM_AVAIL = 3,\n\tCPU_BOOT_STATUS_IN_BTL = 4,\t \n\tCPU_BOOT_STATUS_IN_PREBOOT = 5,\n\tCPU_BOOT_STATUS_IN_SPL,\t\t \n\tCPU_BOOT_STATUS_IN_UBOOT = 7,\n\tCPU_BOOT_STATUS_DRAM_INIT_FAIL,\t \n\tCPU_BOOT_STATUS_FIT_CORRUPTED,\t \n\t \n\tCPU_BOOT_STATUS_UBOOT_NOT_READY = 10,\n\t \n\tCPU_BOOT_STATUS_NIC_FW_RDY = 11,\n\tCPU_BOOT_STATUS_TS_INIT_FAIL,\t \n\tCPU_BOOT_STATUS_DRAM_SKIPPED,\t \n\tCPU_BOOT_STATUS_BMC_WAITING_SKIPPED,  \n\t \n\tCPU_BOOT_STATUS_READY_TO_BOOT = 15,\n\t \n\tCPU_BOOT_STATUS_WAITING_FOR_BOOT_FIT = 16,\n\t \n\tCPU_BOOT_STATUS_SECURITY_READY = 17,\n};\n\nenum kmd_msg {\n\tKMD_MSG_NA = 0,\n\tKMD_MSG_GOTO_WFE,\n\tKMD_MSG_FIT_RDY,\n\tKMD_MSG_SKIP_BMC,\n\tRESERVED,\n\tKMD_MSG_RST_DEV,\n\tKMD_MSG_LAST\n};\n\nenum cpu_msg_status {\n\tCPU_MSG_CLR = 0,\n\tCPU_MSG_OK,\n\tCPU_MSG_ERR,\n};\n\n \nstruct cpu_dyn_regs {\n\t__le32 cpu_pq_base_addr_low;\n\t__le32 cpu_pq_base_addr_high;\n\t__le32 cpu_pq_length;\n\t__le32 cpu_pq_init_status;\n\t__le32 cpu_eq_base_addr_low;\n\t__le32 cpu_eq_base_addr_high;\n\t__le32 cpu_eq_length;\n\t__le32 cpu_eq_ci;\n\t__le32 cpu_cq_base_addr_low;\n\t__le32 cpu_cq_base_addr_high;\n\t__le32 cpu_cq_length;\n\t__le32 cpu_pf_pq_pi;\n\t__le32 cpu_boot_dev_sts0;\n\t__le32 cpu_boot_dev_sts1;\n\t__le32 cpu_boot_err0;\n\t__le32 cpu_boot_err1;\n\t__le32 cpu_boot_status;\n\t__le32 fw_upd_sts;\n\t__le32 fw_upd_cmd;\n\t__le32 fw_upd_pending_sts;\n\t__le32 fuse_ver_offset;\n\t__le32 preboot_ver_offset;\n\t__le32 uboot_ver_offset;\n\t__le32 hw_state;\n\t__le32 kmd_msg_to_cpu;\n\t__le32 cpu_cmd_status_to_host;\n\t__le32 gic_host_pi_upd_irq;\n\t__le32 gic_tpc_qm_irq_ctrl;\n\t__le32 gic_mme_qm_irq_ctrl;\n\t__le32 gic_dma_qm_irq_ctrl;\n\t__le32 gic_nic_qm_irq_ctrl;\n\t__le32 gic_dma_core_irq_ctrl;\n\t__le32 gic_host_halt_irq;\n\t__le32 gic_host_ints_irq;\n\t__le32 gic_host_soft_rst_irq;\n\t__le32 gic_rot_qm_irq_ctrl;\n\t__le32 cpu_rst_status;\n\t__le32 eng_arc_irq_ctrl;\n\t__le32 reserved1[20];\t\t \n};\n\n \n \n#define HL_COMMS_DESC_MAGIC\t0x4843444D\n#define HL_COMMS_DESC_VER\t3\n\n \n#define HL_COMMS_MSG_MAGIC_VALUE\t0x48434D00\n#define HL_COMMS_MSG_MAGIC_MASK\t\t0xFFFFFF00\n#define HL_COMMS_MSG_MAGIC_VER_MASK\t0xFF\n\n#define HL_COMMS_MSG_MAGIC_VER(ver)\t(HL_COMMS_MSG_MAGIC_VALUE |\t\\\n\t\t\t\t\t((ver) & HL_COMMS_MSG_MAGIC_VER_MASK))\n#define HL_COMMS_MSG_MAGIC_V0\t\tHL_COMMS_DESC_MAGIC\n#define HL_COMMS_MSG_MAGIC_V1\t\tHL_COMMS_MSG_MAGIC_VER(1)\n#define HL_COMMS_MSG_MAGIC_V2\t\tHL_COMMS_MSG_MAGIC_VER(2)\n#define HL_COMMS_MSG_MAGIC_V3\t\tHL_COMMS_MSG_MAGIC_VER(3)\n\n#define HL_COMMS_MSG_MAGIC\t\tHL_COMMS_MSG_MAGIC_V3\n\n#define HL_COMMS_MSG_MAGIC_VALIDATE_MAGIC(magic)\t\t\t\\\n\t\t(((magic) & HL_COMMS_MSG_MAGIC_MASK) ==\t\t\t\\\n\t\tHL_COMMS_MSG_MAGIC_VALUE)\n\n#define HL_COMMS_MSG_MAGIC_VALIDATE_VERSION(magic, ver)\t\t\t\\\n\t\t(((magic) & HL_COMMS_MSG_MAGIC_VER_MASK) >=\t\t\\\n\t\t((ver) & HL_COMMS_MSG_MAGIC_VER_MASK))\n\n#define HL_COMMS_MSG_MAGIC_VALIDATE(magic, ver)\t\t\t\t\\\n\t\t(HL_COMMS_MSG_MAGIC_VALIDATE_MAGIC((magic)) &&\t\t\\\n\t\tHL_COMMS_MSG_MAGIC_VALIDATE_VERSION((magic), (ver)))\n\nenum comms_msg_type {\n\tHL_COMMS_DESC_TYPE = 0,\n\tHL_COMMS_RESET_CAUSE_TYPE = 1,\n\tHL_COMMS_FW_CFG_SKIP_TYPE = 2,\n\tHL_COMMS_BINNING_CONF_TYPE = 3,\n};\n\n \nstruct lkd_fw_binning_info {\n\t__le64 tpc_mask_l;\n\t__le32 dec_mask;\n\t__le32 dram_mask;\n\t__le32 edma_mask;\n\t__le32 mme_mask_l;\n\t__le32 mme_mask_h;\n\t__le32 rot_mask;\n\t__le32 xbar_mask;\n\t__le32 reserved0;\n\t__le64 tpc_mask_h;\n\t__le64 nic_mask;\n\t__le32 reserved1[8];\n};\n\n \n \nstruct comms_desc_header {\n\t__le32 magic;\t\t \n\t__le32 crc32;\t\t \n\t__le16 size;\t\t \n\t__u8 version;\t \n\t__u8 reserved[5];\t \n};\n\n \nstruct comms_msg_header {\n\t__le32 magic;\t\t \n\t__le32 crc32;\t\t \n\t__le16 size;\t\t \n\t__u8 version;\t \n\t__u8 type;\t\t \n\t__u8 reserved[4];\t \n};\n\nenum lkd_fw_ascii_msg_lvls {\n\tLKD_FW_ASCII_MSG_ERR = 0,\n\tLKD_FW_ASCII_MSG_WRN = 1,\n\tLKD_FW_ASCII_MSG_INF = 2,\n\tLKD_FW_ASCII_MSG_DBG = 3,\n};\n\n#define LKD_FW_ASCII_MSG_MAX_LEN\t128\n#define LKD_FW_ASCII_MSG_MAX\t\t4\t \n\nstruct lkd_fw_ascii_msg {\n\t__u8 valid;\n\t__u8 msg_lvl;\n\t__u8 reserved[6];\n\tchar msg[LKD_FW_ASCII_MSG_MAX_LEN];\n};\n\n \nstruct lkd_fw_comms_desc {\n\tstruct comms_desc_header header;\n\tstruct cpu_dyn_regs cpu_dyn_regs;\n\tchar fuse_ver[VERSION_MAX_LEN];\n\tchar cur_fw_ver[VERSION_MAX_LEN];\n\t \n\tchar reserved0[VERSION_MAX_LEN];\n\t__le64 img_addr;\t \n\tstruct lkd_fw_binning_info binning_info;\n\tstruct lkd_fw_ascii_msg ascii_msg[LKD_FW_ASCII_MSG_MAX];\n};\n\nenum comms_reset_cause {\n\tHL_RESET_CAUSE_UNKNOWN = 0,\n\tHL_RESET_CAUSE_HEARTBEAT = 1,\n\tHL_RESET_CAUSE_TDR = 2,\n};\n\n \n#define lkd_msg_comms lkd_fw_comms_msg\n\n \nstruct lkd_fw_comms_msg {\n\tstruct comms_msg_header header;\n\t \n\tunion {\n\t\tstruct {\n\t\t\tstruct cpu_dyn_regs cpu_dyn_regs;\n\t\t\tchar fuse_ver[VERSION_MAX_LEN];\n\t\t\tchar cur_fw_ver[VERSION_MAX_LEN];\n\t\t\t \n\t\t\tchar reserved0[VERSION_MAX_LEN];\n\t\t\t \n\t\t\t__le64 img_addr;\n\t\t\tstruct lkd_fw_binning_info binning_info;\n\t\t\tstruct lkd_fw_ascii_msg ascii_msg[LKD_FW_ASCII_MSG_MAX];\n\t\t};\n\t\tstruct {\n\t\t\t__u8 reset_cause;\n\t\t};\n\t\tstruct {\n\t\t\t__u8 fw_cfg_skip;  \n\t\t};\n\t\tstruct lkd_fw_binning_info binning_conf;\n\t};\n};\n\n \nenum comms_cmd {\n\tCOMMS_NOOP = 0,\n\tCOMMS_CLR_STS = 1,\n\tCOMMS_RST_STATE = 2,\n\tCOMMS_PREP_DESC = 3,\n\tCOMMS_DATA_RDY = 4,\n\tCOMMS_EXEC = 5,\n\tCOMMS_RST_DEV = 6,\n\tCOMMS_GOTO_WFE = 7,\n\tCOMMS_SKIP_BMC = 8,\n\tCOMMS_PREP_DESC_ELBI = 10,\n\tCOMMS_INVLD_LAST\n};\n\n#define COMMS_COMMAND_SIZE_SHIFT\t0\n#define COMMS_COMMAND_SIZE_MASK\t\t0x1FFFFFF\n#define COMMS_COMMAND_CMD_SHIFT\t\t27\n#define COMMS_COMMAND_CMD_MASK\t\t0xF8000000\n\n \nstruct comms_command {\n\tunion {\t\t \n\t\tstruct {\n\t\t\tu32 size :25;\t\t \n\t\t\tu32 reserved :2;\n\t\t\tenum comms_cmd cmd :5;\t\t \n\t\t};\n\t\t__le32 val;\n\t};\n};\n\n \nenum comms_sts {\n\tCOMMS_STS_NOOP = 0,\n\tCOMMS_STS_ACK = 1,\n\tCOMMS_STS_OK = 2,\n\tCOMMS_STS_ERR = 3,\n\tCOMMS_STS_VALID_ERR = 4,\n\tCOMMS_STS_TIMEOUT_ERR = 5,\n\tCOMMS_STS_INVLD_LAST\n};\n\n \nenum comms_ram_types {\n\tCOMMS_SRAM = 0,\n\tCOMMS_DRAM = 1,\n};\n\n#define COMMS_STATUS_OFFSET_SHIFT\t0\n#define COMMS_STATUS_OFFSET_MASK\t0x03FFFFFF\n#define COMMS_STATUS_OFFSET_ALIGN_SHIFT\t2\n#define COMMS_STATUS_RAM_TYPE_SHIFT\t26\n#define COMMS_STATUS_RAM_TYPE_MASK\t0x0C000000\n#define COMMS_STATUS_STATUS_SHIFT\t28\n#define COMMS_STATUS_STATUS_MASK\t0xF0000000\n\n \nstruct comms_status {\n\tunion {\t\t \n\t\tstruct {\n\t\t\tu32 offset :26;\n\t\t\tenum comms_ram_types ram_type :2;\n\t\t\tenum comms_sts status :4;\t \n\t\t};\n\t\t__le32 val;\n\t};\n};\n\n#define NAME_MAX_LEN\t32  \nstruct hl_module_data {\n\t__u8 name[NAME_MAX_LEN];\n\t__u8 version[VERSION_MAX_LEN];\n};\n\n \nstruct hl_component_versions {\n\t__le16 struct_size;\n\t__le16 modules_offset;\n\t__u8 component[VERSION_MAX_LEN];\n\t__u8 fw_os[VERSION_MAX_LEN];\n\t__u8 comp_name[NAME_MAX_LEN];\n\t__u8 modules_counter;\n\t__u8 reserved[3];\n\tstruct hl_module_data modules[];\n};\n\n \n#define HL_FW_VERSIONS_FIT_SIZE\t4096\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}