[advanced]
param=compiler.userPostSysLinkTcl=/home/saido/work/ultra96v2_dpu/DPU-TRD-ULTRA96V2/prj/Vitis/strip_interconnects.tcl
