{
  "dfff723b": {
    "file_id": "dfff723b",
    "file_path": "C:\\Users\\84672\\Documents\\Research\\V-Agent\\tdd_experiments\\unified_tdd_alu_1754290739\\artifacts\\designs\\alu_32bit.v",
    "file_type": "verilog",
    "content_hash": "6601411880052416616",
    "created_by": "enhanced_real_code_review_agent",
    "created_at": "2025-08-04T14:59:40.245388",
    "description": "由enhanced_real_code_review_agent创建的verilog文件",
    "metadata": {}
  },
  "9a3cc18a": {
    "file_id": "9a3cc18a",
    "file_path": "C:\\Users\\84672\\Documents\\Research\\V-Agent\\tdd_experiments\\unified_tdd_alu_1754290739\\artifacts\\testbenches\\testbench_alu_32bit.v",
    "file_type": "testbench",
    "content_hash": "-1248283948172712249",
    "created_by": "enhanced_real_code_review_agent",
    "created_at": "2025-08-04T14:59:40.250595",
    "description": "由enhanced_real_code_review_agent创建的testbench文件",
    "metadata": {}
  }
}