Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: ns3ad1test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3ad1test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3ad1test"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3ad1test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v" into library work
Parsing module <clplcd>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\remote_sources\_\_\peripherals\ad1adc.v" into library work
Parsing module <ad1adc>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\adclcd.v" into library work
Parsing module <adclcd>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" into library work
Parsing module <ns3ad1test>.
Parsing module <genad1adc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3ad1test>.

Elaborating module <ad1adc>.

Elaborating module <adclcd>.

Elaborating module <clplcd>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v" Line 34: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" Line 45: Assignment to lcdcmd ignored, since the identifier is never used

Elaborating module <genad1adc>.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" Line 69: Signal <adc4> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" Line 70: Signal <adc3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" Line 71: Signal <adc2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" Line 72: Signal <adc1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" Line 99: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" Line 98: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" Line 108: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" Line 107: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" Line 117: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" Line 116: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <clock>.
WARNING:HDLCompiler:634 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" Line 43: Net <cmdlcd> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3ad1test>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v".
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v" line 43: Output port <lcdcmd> of the instance <M2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <cmdlcd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ns3ad1test> synthesized.

Synthesizing Unit <ad1adc>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\remote_sources\_\_\peripherals\ad1adc.v".
    Found 1-bit register for signal <adcsck>.
    Found 1-bit register for signal <adccs>.
    Found 1-bit register for signal <davadc>.
    Found 12-bit register for signal <adc0data>.
    Found 12-bit register for signal <adc1data>.
    Found 7-bit register for signal <adcstate>.
    Found 64x7-bit Read Only RAM for signal <_n0180>
    Summary:
	inferred   1 RAM(s).
	inferred  34 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
Unit <ad1adc> synthesized.

Synthesizing Unit <adclcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\adclcd.v".
WARNING:Xst:647 - Input <lcdhome> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clearlcd>.
    Found 1-bit register for signal <homelcd>.
    Found 1-bit register for signal <datalcd>.
    Found 5-bit register for signal <gstate>.
    Found 1-bit register for signal <lcddatin<7>>.
    Found 1-bit register for signal <lcddatin<6>>.
    Found 1-bit register for signal <lcddatin<5>>.
    Found 1-bit register for signal <lcddatin<4>>.
    Found 1-bit register for signal <lcddatin<3>>.
    Found 1-bit register for signal <lcddatin<2>>.
    Found 1-bit register for signal <lcddatin<1>>.
    Found 1-bit register for signal <lcddatin<0>>.
    Found 1-bit register for signal <initlcd>.
    Found 2-bit register for signal <digitmux>.
    Found 1-bit register for signal <addrlcd>.
    Found 1-bit register for signal <resetlcd>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred  30 Multiplexer(s).
Unit <adclcd> synthesized.

Synthesizing Unit <clplcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v".
    Found 24-bit register for signal <lcdcount>.
    Found 1-bit register for signal <lcdreset>.
    Found 1-bit register for signal <lcdclear>.
    Found 1-bit register for signal <lcdhome>.
    Found 1-bit register for signal <lcdaddr>.
    Found 1-bit register for signal <lcddata>.
    Found 1-bit register for signal <lcdcmd>.
    Found 1-bit register for signal <rslcd>.
    Found 1-bit register for signal <rwlcd>.
    Found 1-bit register for signal <elcd>.
    Found 8-bit register for signal <lcdd>.
    Found 4-bit register for signal <lcdstate>.
    Found 24-bit adder for signal <lcdcount[23]_GND_4_o_add_2_OUT> created at line 34.
    Found 24-bit 4-to-1 multiplexer for signal <_n0416> created at line 125.
    Found 4-bit 4-to-1 multiplexer for signal <_n0426> created at line 125.
    Found 24-bit 4-to-1 multiplexer for signal <_n0436> created at line 164.
    Found 4-bit 4-to-1 multiplexer for signal <_n0446> created at line 164.
    Found 24-bit 4-to-1 multiplexer for signal <_n0457> created at line 203.
    Found 4-bit 4-to-1 multiplexer for signal <_n0467> created at line 203.
    Found 24-bit 4-to-1 multiplexer for signal <_n0478> created at line 242.
    Found 4-bit 4-to-1 multiplexer for signal <_n0488> created at line 242.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred 132 Multiplexer(s).
Unit <clplcd> synthesized.

Synthesizing Unit <genad1adc>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad1test\ns3ad1test.v".
    Found 4-bit register for signal <adc2>.
    Found 4-bit register for signal <adc3>.
    Found 4-bit register for signal <adc4>.
    Found 1-bit register for signal <gstate>.
    Found 1-bit register for signal <adcdav>.
    Found 4-bit register for signal <adc1>.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_10_OUT> created at line 98.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_15_OUT> created at line 98.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_20_OUT> created at line 98.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_25_OUT> created at line 98.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_30_OUT> created at line 98.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_35_OUT> created at line 98.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_40_OUT> created at line 98.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_45_OUT> created at line 98.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_54_OUT> created at line 107.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_59_OUT> created at line 107.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_64_OUT> created at line 107.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_69_OUT> created at line 107.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_74_OUT> created at line 107.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_79_OUT> created at line 107.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_84_OUT> created at line 107.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_89_OUT> created at line 107.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_98_OUT> created at line 116.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_103_OUT> created at line 116.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_108_OUT> created at line 116.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_113_OUT> created at line 116.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_118_OUT> created at line 116.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_123_OUT> created at line 116.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_128_OUT> created at line 116.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_133_OUT> created at line 116.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_7_OUT<11:0>> created at line 99.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_12_OUT<11:0>> created at line 99.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_17_OUT<11:0>> created at line 99.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_22_OUT<11:0>> created at line 99.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_27_OUT<11:0>> created at line 99.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_32_OUT<11:0>> created at line 99.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_37_OUT<11:0>> created at line 99.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_42_OUT<11:0>> created at line 99.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_47_OUT<11:0>> created at line 99.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_51_OUT<11:0>> created at line 108.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_56_OUT<11:0>> created at line 108.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_61_OUT<11:0>> created at line 108.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_66_OUT<11:0>> created at line 108.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_71_OUT<11:0>> created at line 108.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_76_OUT<11:0>> created at line 108.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_81_OUT<11:0>> created at line 108.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_86_OUT<11:0>> created at line 108.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_91_OUT<11:0>> created at line 108.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_95_OUT<11:0>> created at line 117.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_100_OUT<11:0>> created at line 117.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_105_OUT<11:0>> created at line 117.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_110_OUT<11:0>> created at line 117.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_115_OUT<11:0>> created at line 117.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_120_OUT<11:0>> created at line 117.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_125_OUT<11:0>> created at line 117.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_130_OUT<11:0>> created at line 117.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_135_OUT<11:0>> created at line 117.
    Found 4-bit 4-to-1 multiplexer for signal <data> created at line 68.
    Found 12-bit comparator lessequal for signal <n0006> created at line 96
    Found 12-bit comparator lessequal for signal <n0011> created at line 96
    Found 12-bit comparator lessequal for signal <n0017> created at line 96
    Found 12-bit comparator lessequal for signal <n0023> created at line 96
    Found 12-bit comparator lessequal for signal <n0029> created at line 96
    Found 12-bit comparator lessequal for signal <n0035> created at line 96
    Found 12-bit comparator lessequal for signal <n0041> created at line 96
    Found 12-bit comparator lessequal for signal <n0047> created at line 96
    Found 12-bit comparator lessequal for signal <n0053> created at line 96
    Found 12-bit comparator lessequal for signal <n0059> created at line 105
    Found 12-bit comparator lessequal for signal <n0064> created at line 105
    Found 12-bit comparator lessequal for signal <n0070> created at line 105
    Found 12-bit comparator lessequal for signal <n0076> created at line 105
    Found 12-bit comparator lessequal for signal <n0082> created at line 105
    Found 12-bit comparator lessequal for signal <n0088> created at line 105
    Found 12-bit comparator lessequal for signal <n0094> created at line 105
    Found 12-bit comparator lessequal for signal <n0100> created at line 105
    Found 12-bit comparator lessequal for signal <n0106> created at line 105
    Found 12-bit comparator lessequal for signal <n0112> created at line 114
    Found 12-bit comparator lessequal for signal <n0117> created at line 114
    Found 12-bit comparator lessequal for signal <n0123> created at line 114
    Found 12-bit comparator lessequal for signal <n0129> created at line 114
    Found 12-bit comparator lessequal for signal <n0135> created at line 114
    Found 12-bit comparator lessequal for signal <n0141> created at line 114
    Found 12-bit comparator lessequal for signal <n0147> created at line 114
    Found 12-bit comparator lessequal for signal <n0153> created at line 114
    Found 12-bit comparator lessequal for signal <n0159> created at line 114
    Summary:
	inferred  51 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  27 Comparator(s).
	inferred  53 Multiplexer(s).
Unit <genad1adc> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v".
    Found 1-bit register for signal <sclclk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_6_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 53
 12-bit subtractor                                     : 27
 24-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 24
# Registers                                            : 41
 1-bit register                                        : 28
 12-bit register                                       : 2
 2-bit register                                        : 1
 24-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 5
 5-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 28
 12-bit comparator lessequal                           : 27
 32-bit comparator greater                             : 1
# Multiplexers                                         : 244
 1-bit 2-to-1 multiplexer                              : 37
 12-bit 2-to-1 multiplexer                             : 50
 2-bit 2-to-1 multiplexer                              : 2
 24-bit 2-to-1 multiplexer                             : 37
 24-bit 4-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 53
 4-bit 4-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 46

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <lcddatin_4> in Unit <M1> is equivalent to the following FF/Latch, which will be removed : <lcddatin_5> 
WARNING:Xst:1710 - FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <M1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <homelcd> (without init value) has a constant value of 0 in block <M1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ad1adc>.
INFO:Xst:3231 - The small RAM <Mram__n0180> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adcstate[6]_GND_2_o_mux_2_OUT<5:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ad1adc> synthesized (advanced).

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 53
 12-bit subtractor                                     : 27
 24-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 24
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 118
 Flip-Flops                                            : 118
# Comparators                                          : 28
 12-bit comparator lessequal                           : 27
 32-bit comparator greater                             : 1
# Multiplexers                                         : 244
 1-bit 2-to-1 multiplexer                              : 37
 12-bit 2-to-1 multiplexer                             : 50
 2-bit 2-to-1 multiplexer                              : 2
 24-bit 2-to-1 multiplexer                             : 37
 24-bit 4-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 53
 4-bit 4-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 46

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <adclcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <homelcd> (without init value) has a constant value of 0 in block <adclcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcdcmd> (without init value) has a constant value of 0 in block <clplcd>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lcddatin_4> in Unit <adclcd> is equivalent to the following FF/Latch, which will be removed : <lcddatin_5> 

Optimizing unit <ns3ad1test> ...

Optimizing unit <adclcd> ...

Optimizing unit <clplcd> ...

Optimizing unit <genad1adc> ...
WARNING:Xst:1710 - FF/Latch <adc1_3> (without init value) has a constant value of 0 in block <genad1adc>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ad1adc> ...
WARNING:Xst:1293 - FF/Latch <adcstate_6> has a constant value of 0 in block <ad1adc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <M2/lcdhome> of sequential type is unconnected in block <ns3ad1test>.
WARNING:Xst:1710 - FF/Latch <M3/adc1_3> (without init value) has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_31> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_30> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_29> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_28> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_27> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_26> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_25> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_24> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_23> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_22> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_21> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_20> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_19> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_18> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_17> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_16> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_15> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_14> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_13> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_12> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_11> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_10> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_9> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_8> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_7> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_6> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_5> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_4> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_3> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_2> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_1> has a constant value of 0 in block <ns3ad1test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M2/lcdd_5> in Unit <ns3ad1test> is equivalent to the following FF/Latch, which will be removed : <M2/lcdd_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ns3ad1test, actual ratio is 9.
FlipFlop M1/initlcd has been replicated 2 time(s)
FlipFlop M2/lcdstate_2 has been replicated 1 time(s)
FlipFlop M2/lcdstate_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 115
 Flip-Flops                                            : 115

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3ad1test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 819
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 23
#      LUT2                        : 56
#      LUT3                        : 59
#      LUT4                        : 49
#      LUT5                        : 160
#      LUT6                        : 394
#      MUXCY                       : 31
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 115
#      FD                          : 42
#      FDE                         : 60
#      FDR                         : 7
#      FDRE                        : 3
#      FDS                         : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 4
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             115  out of  18224     0%  
 Number of Slice LUTs:                  751  out of   9112     8%  
    Number used as Logic:               751  out of   9112     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    766
   Number with an unused Flip Flop:     651  out of    766    84%  
   Number with an unused LUT:            15  out of    766     1%  
   Number of fully used LUT-FF pairs:   100  out of    766    13%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
M4/sclclk                          | BUFG                   | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.364ns (Maximum Frequency: 88.000MHz)
   Minimum input arrival time before clock: 102.635ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.364ns (frequency: 88.000MHz)
  Total number of paths / destination ports: 2113930 / 111
-------------------------------------------------------------------------
Delay:               11.364ns (Levels of Logic = 23)
  Source:            M2/lcdcount_0 (FF)
  Destination:       M2/lcdd_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M2/lcdcount_0 to M2/lcdd_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  M2/lcdcount_0 (M2/lcdcount_0)
     INV:I->O              1   0.206   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>_INV_0 (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<0> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<1> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<2> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<4> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<5> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<6> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<8> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<9> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<10> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>)
     XORCY:CI->O          13   0.180   0.933  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_xor<12> (M2/lcdcount[23]_GND_4_o_add_2_OUT<12>)
     LUT2:I1->O            1   0.205   0.580  M2/_n1372<0>114_SW6_SW0 (N242)
     LUT6:I5->O            1   0.205   0.808  M2/_n1372<0>114_SW6 (N219)
     LUT6:I3->O            1   0.205   0.580  M2/Mmux__n03621111 (M2/Mmux__n0362111)
     LUT6:I5->O           16   0.205   1.233  M2/Mmux__n03621112 (M2/lcdstate[3]_lcdstate[3]_mux_33_OUT<1>)
     LUT6:I3->O            7   0.205   1.002  M2/Mmux__n037113 (M2/_n0371<20>)
     LUT6:I3->O            6   0.205   0.745  M2/_n1580<0>1 (M2/_n1580)
     LUT6:I5->O            1   0.205   0.000  M2/Mmux__n0392110_SW0_F (N347)
     MUXF7:I0->O           1   0.131   0.827  M2/Mmux__n0392110_SW0 (N208)
     LUT6:I2->O            7   0.203   0.773  M2/_n1100_inv3 (M2/_n1100_inv)
     FDE:CE                    0.322          M2/lcdd_0
    ----------------------------------------
    Total                     11.364ns (3.305ns logic, 8.059ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/sclclk'
  Clock period: 4.180ns (frequency: 239.256MHz)
  Total number of paths / destination ports: 364 / 57
-------------------------------------------------------------------------
Delay:               4.180ns (Levels of Logic = 3)
  Source:            M0/adcstate_1 (FF)
  Destination:       M0/adcstate_5 (FF)
  Source Clock:      M4/sclclk rising
  Destination Clock: M4/sclclk rising

  Data Path: M0/adcstate_1 to M0/adcstate_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              36   0.447   1.349  M0/adcstate_1 (M0/adcstate_1)
     LUT2:I1->O            6   0.205   1.089  M0/Mmux_adcstate[6]_GND_2_o_mux_2_OUT21 (M0/adcstate[6]_GND_2_o_mux_2_OUT<1>)
     LUT6:I1->O            1   0.203   0.580  M0_Mram__n0180111 (M0/_n0180<6>)
     LUT4:I3->O            1   0.205   0.000  M0/Mmux_adcstate[6]_adcstate[6]_mux_51_OUT21 (M0/adcstate[6]_adcstate[6]_mux_51_OUT<1>)
     FD:D                      0.102          M0/adcstate_1
    ----------------------------------------
    Total                      4.180ns (1.162ns logic, 3.018ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1595136988272094400000000000000 / 49
-------------------------------------------------------------------------
Offset:              102.635ns (Levels of Logic = 87)
  Source:            SW0 (PAD)
  Destination:       M3/adc4_1 (FF)
  Destination Clock: CLK rising

  Data Path: SW0 to M3/adc4_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.421  SW0_IBUF (SW0_IBUF)
     LUT3:I0->O            6   0.205   1.089  M3/Mmux_adc0data[11]_adc1data[11]_mux_4_OUT81 (M3/Msub_GND_5_o_GND_5_o_sub_7_OUT<11:0>_lut<5>)
     LUT5:I0->O            4   0.203   1.048  M3/GND_5_o_adc0data[11]_LessThan_6_o111 (M3/GND_5_o_adc0data[11]_LessThan_6_o11)
     LUT6:I0->O           22   0.203   1.238  M3/GND_5_o_adc0data[11]_LessThan_6_o1 (M3/Madd_GND_5_o_GND_5_o_add_10_OUT_cy<0>)
     LUT6:I4->O            4   0.203   0.912  M3/Mmux_adc0data[11]_GND_5_o_mux_8_OUT911 (M3/Mmux_adc0data[11]_GND_5_o_mux_8_OUT91)
     LUT6:I3->O            4   0.205   0.788  M3/Mmux_adc0data[11]_GND_5_o_mux_8_OUT111 (M3/Msub_GND_5_o_GND_5_o_sub_12_OUT<11:0>_lut<8>)
     LUT6:I4->O           17   0.203   1.256  M3/GND_5_o_adc0data[11]_LessThan_10_o1 (M3/GND_5_o_adc0data[11]_LessThan_10_o)
     LUT6:I3->O            8   0.205   1.167  M3/Msub_GND_5_o_GND_5_o_sub_17_OUT<11:0>_cy<4>11 (M3/Msub_GND_5_o_GND_5_o_sub_17_OUT<11:0>_cy<4>)
     LUT6:I0->O            7   0.203   0.774  M3/GND_5_o_adc0data[11]_LessThan_15_o111 (M3/GND_5_o_adc0data[11]_LessThan_15_o11)
     LUT5:I4->O           23   0.205   1.382  M3/GND_5_o_adc0data[11]_LessThan_15_o11 (M3/GND_5_o_adc0data[11]_LessThan_15_o)
     LUT3:I0->O            3   0.205   0.755  M3/Mmux_adc0data[11]_GND_5_o_mux_18_OUT911 (M3/Mmux_adc0data[11]_GND_5_o_mux_18_OUT91)
     LUT6:I4->O            1   0.203   0.944  M3/GND_5_o_adc0data[11]_LessThan_20_o11_SW0 (N66)
     LUT6:I0->O            4   0.203   0.788  M3/GND_5_o_adc0data[11]_LessThan_20_o11 (M3/GND_5_o_adc0data[11]_LessThan_20_o11)
     LUT6:I4->O           13   0.203   1.277  M3/GND_5_o_adc0data[11]_LessThan_20_o1 (M3/GND_5_o_adc0data[11]_LessThan_20_o)
     LUT6:I1->O            8   0.203   1.167  M3/Msub_GND_5_o_GND_5_o_sub_27_OUT<11:0>_cy<4>11 (M3/Msub_GND_5_o_GND_5_o_sub_27_OUT<11:0>_cy<4>)
     LUT6:I0->O            8   0.203   0.803  M3/GND_5_o_adc0data[11]_LessThan_25_o111 (M3/GND_5_o_adc0data[11]_LessThan_25_o11)
     LUT5:I4->O           14   0.205   1.186  M3/GND_5_o_adc0data[11]_LessThan_25_o11 (M3/GND_5_o_adc0data[11]_LessThan_25_o)
     LUT5:I2->O            1   0.205   0.924  M3/GND_5_o_adc0data[11]_LessThan_30_o11_SW0 (N38)
     LUT6:I1->O            4   0.203   0.788  M3/GND_5_o_adc0data[11]_LessThan_30_o11 (M3/GND_5_o_adc0data[11]_LessThan_30_o11)
     LUT6:I4->O           11   0.203   0.987  M3/GND_5_o_adc0data[11]_LessThan_30_o1 (M3/GND_5_o_adc0data[11]_LessThan_30_o)
     LUT6:I4->O            4   0.203   1.028  M3/Mmux_adc0data[11]_GND_5_o_mux_33_OUT911 (M3/Mmux_adc0data[11]_GND_5_o_mux_33_OUT91)
     LUT6:I1->O            6   0.203   1.109  M3/Mmux_adc0data[11]_GND_5_o_mux_33_OUT101 (M3/Msub_GND_5_o_GND_5_o_sub_37_OUT<11:0>_lut<7>)
     LUT6:I0->O            8   0.203   0.803  M3/GND_5_o_adc0data[11]_LessThan_35_o11 (M3/GND_5_o_adc0data[11]_LessThan_35_o11)
     LUT5:I4->O           19   0.205   1.300  M3/GND_5_o_adc0data[11]_LessThan_35_o12 (M3/GND_5_o_adc0data[11]_LessThan_35_o)
     LUT4:I1->O            3   0.205   0.879  M3/Mmux_adc0data[11]_GND_5_o_mux_38_OUT911 (M3/Mmux_adc0data[11]_GND_5_o_mux_38_OUT91)
     LUT6:I3->O            4   0.205   0.788  M3/Mmux_adc0data[11]_GND_5_o_mux_38_OUT111 (M3/Msub_GND_5_o_GND_5_o_sub_42_OUT<11:0>_lut<8>)
     LUT6:I4->O           18   0.203   1.050  M3/GND_5_o_adc0data[11]_LessThan_40_o1 (M3/GND_5_o_adc0data[11]_LessThan_40_o)
     LUT5:I4->O            3   0.205   0.879  M3/Mmux_adc0data[11]_GND_5_o_mux_43_OUT911 (M3/Mmux_adc0data[11]_GND_5_o_mux_43_OUT91)
     LUT4:I1->O            5   0.205   1.059  M3/Mmux_adc0data[11]_GND_5_o_mux_43_OUT101 (M3/Msub_GND_5_o_GND_5_o_sub_47_OUT<11:0>_lut<7>)
     LUT6:I1->O            5   0.203   0.715  M3/GND_5_o_adc0data[11]_LessThan_45_o11 (M3/GND_5_o_adc0data[11]_LessThan_45_o11)
     LUT5:I4->O           10   0.205   1.201  M3/GND_5_o_adc0data[11]_LessThan_45_o12 (M3/GND_5_o_adc0data[11]_LessThan_45_o)
     LUT5:I0->O            5   0.203   0.962  M3/Mmux_adc0data[11]_GND_5_o_mux_52_OUT911 (M3/Mmux_adc0data[11]_GND_5_o_mux_52_OUT91)
     LUT4:I0->O            4   0.203   0.684  M3/Msub_GND_5_o_GND_5_o_sub_51_OUT<11:0>_cy<6>11 (M3/Msub_GND_5_o_GND_5_o_sub_51_OUT<11:0>_cy<6>)
     LUT6:I5->O           18   0.205   1.414  M3/GND_5_o_adc0data[11]_LessThan_50_o11 (M3/Madd_GND_5_o_GND_5_o_add_54_OUT_cy<0>)
     LUT6:I0->O            5   0.203   0.819  M3/Mmux_adc0data[11]_GND_5_o_mux_52_OUT101 (M3/adc0data[11]_GND_5_o_mux_52_OUT<7>)
     LUT6:I4->O            2   0.203   0.617  M3/GND_5_o_adc0data[11]_LessThan_54_o1_SW0 (N86)
     LUT6:I5->O           14   0.205   1.322  M3/GND_5_o_adc0data[11]_LessThan_54_o1 (M3/GND_5_o_adc0data[11]_LessThan_54_o)
     LUT6:I0->O            3   0.203   0.995  M3/Mmux_adc0data[11]_GND_5_o_mux_57_OUT82 (M3/Msub_GND_5_o_GND_5_o_sub_61_OUT<11:0>_lut<5>)
     LUT5:I0->O            5   0.203   0.715  M3/Msub_GND_5_o_GND_5_o_sub_61_OUT<11:0>_cy<6>11 (M3/Msub_GND_5_o_GND_5_o_sub_61_OUT<11:0>_cy<6>)
     LUT6:I5->O           20   0.205   1.093  M3/GND_5_o_adc0data[11]_LessThan_59_o11 (M3/GND_5_o_adc0data[11]_LessThan_59_o)
     LUT4:I3->O            4   0.205   0.788  M3/Mmux_adc0data[11]_GND_5_o_mux_62_OUT111 (M3/adc0data[11]_GND_5_o_mux_62_OUT<8>)
     LUT6:I4->O            2   0.203   0.617  M3/GND_5_o_adc0data[11]_LessThan_64_o1_SW0 (N84)
     LUT6:I5->O           18   0.205   1.414  M3/GND_5_o_adc0data[11]_LessThan_64_o1 (M3/GND_5_o_adc0data[11]_LessThan_64_o)
     LUT6:I0->O            3   0.203   0.995  M3/Mmux_adc0data[11]_GND_5_o_mux_67_OUT82 (M3/Msub_GND_5_o_GND_5_o_sub_71_OUT<11:0>_lut<5>)
     LUT5:I0->O            5   0.203   0.715  M3/Msub_GND_5_o_GND_5_o_sub_71_OUT<11:0>_cy<6>11 (M3/Msub_GND_5_o_GND_5_o_sub_71_OUT<11:0>_cy<6>)
     LUT6:I5->O           18   0.205   1.050  M3/GND_5_o_adc0data[11]_LessThan_69_o11 (M3/GND_5_o_adc0data[11]_LessThan_69_o)
     LUT4:I3->O            4   0.205   0.788  M3/Mmux_adc0data[11]_GND_5_o_mux_72_OUT111 (M3/adc0data[11]_GND_5_o_mux_72_OUT<8>)
     LUT6:I4->O            2   0.203   0.617  M3/GND_5_o_adc0data[11]_LessThan_74_o1_SW0 (N82)
     LUT6:I5->O           19   0.205   1.436  M3/GND_5_o_adc0data[11]_LessThan_74_o1 (M3/GND_5_o_adc0data[11]_LessThan_74_o)
     LUT6:I0->O            3   0.203   0.995  M3/Mmux_adc0data[11]_GND_5_o_mux_77_OUT82 (M3/Msub_GND_5_o_GND_5_o_sub_81_OUT<11:0>_lut<5>)
     LUT5:I0->O            5   0.203   0.715  M3/Msub_GND_5_o_GND_5_o_sub_81_OUT<11:0>_cy<6>11 (M3/Msub_GND_5_o_GND_5_o_sub_81_OUT<11:0>_cy<6>)
     LUT6:I5->O           24   0.205   1.173  M3/GND_5_o_adc0data[11]_LessThan_79_o11 (M3/GND_5_o_adc0data[11]_LessThan_79_o)
     LUT4:I3->O            4   0.205   0.788  M3/Mmux_adc0data[11]_GND_5_o_mux_82_OUT111 (M3/adc0data[11]_GND_5_o_mux_82_OUT<8>)
     LUT6:I4->O            2   0.203   0.617  M3/GND_5_o_adc0data[11]_LessThan_84_o1_SW0 (N80)
     LUT6:I5->O           21   0.205   1.218  M3/GND_5_o_adc0data[11]_LessThan_84_o1 (M3/GND_5_o_adc0data[11]_LessThan_84_o)
     LUT3:I1->O            5   0.203   0.715  M3/Mmux_adc0data[11]_GND_5_o_mux_87_OUT51 (M3/Msub_GND_5_o_GND_5_o_sub_91_OUT<11:0>_cy<2>)
     LUT6:I5->O            9   0.205   1.174  M3/Mmux_adc0data[11]_GND_5_o_mux_92_OUT911 (M3/Mmux_adc0data[11]_GND_5_o_mux_92_OUT91)
     LUT6:I1->O           18   0.203   1.394  M3/GND_5_o_adc0data[11]_LessThan_89_o1 (M3/GND_5_o_adc0data[11]_LessThan_89_o)
     LUT5:I0->O            5   0.203   0.962  M3/Mmux_adc0data[11]_GND_5_o_mux_92_OUT121 (M3/adc0data[11]_GND_5_o_mux_92_OUT<9>)
     LUT5:I1->O            3   0.203   0.651  M3/GND_5_o_adc0data[11]_LessThan_94_o1_SW0 (N116)
     LUT6:I5->O           24   0.205   1.401  M3/GND_5_o_adc0data[11]_LessThan_94_o1 (M3/Madd_GND_5_o_GND_5_o_add_98_OUT_cy<0>)
     LUT5:I2->O            4   0.205   0.931  M3/Mmux_adc0data[11]_GND_5_o_mux_96_OUT81 (M3/adc0data[11]_GND_5_o_mux_96_OUT<5>)
     LUT6:I2->O            3   0.203   0.651  M3/GND_5_o_adc0data[11]_LessThan_98_o1_SW0 (N72)
     LUT6:I5->O           21   0.205   1.342  M3/GND_5_o_adc0data[11]_LessThan_98_o1 (M3/GND_5_o_adc0data[11]_LessThan_98_o)
     LUT4:I1->O            5   0.205   1.059  M3/Mmux_adc0data[11]_GND_5_o_mux_101_OUT71 (M3/adc0data[11]_GND_5_o_mux_101_OUT<4>)
     LUT5:I0->O            3   0.203   0.651  M3/GND_5_o_adc0data[11]_LessThan_103_o1_SW0 (N114)
     LUT6:I5->O           27   0.205   1.325  M3/GND_5_o_adc0data[11]_LessThan_103_o1 (M3/GND_5_o_adc0data[11]_LessThan_103_o)
     LUT6:I4->O            4   0.203   0.684  M3/Mmux_adc0data[11]_GND_5_o_mux_106_OUT51 (M3/adc0data[11]_GND_5_o_mux_106_OUT<2>)
     LUT3:I2->O            6   0.205   1.109  M3/Msub_GND_5_o_GND_5_o_sub_110_OUT<11:0>_cy<2>11 (M3/Msub_GND_5_o_GND_5_o_sub_110_OUT<11:0>_cy<2>)
     LUT6:I0->O            5   0.203   0.819  M3/Msub_GND_5_o_GND_5_o_sub_110_OUT<11:0>_cy<6>1 (M3/Msub_GND_5_o_GND_5_o_sub_110_OUT<11:0>_cy<6>)
     LUT5:I3->O            4   0.203   0.684  M3/Msub_GND_5_o_GND_5_o_sub_110_OUT<11:0>_cy<8>11 (M3/Msub_GND_5_o_GND_5_o_sub_110_OUT<11:0>_cy<8>)
     LUT6:I5->O            4   0.205   0.684  M3/Mmux_adc0data[11]_GND_5_o_mux_111_OUT311 (M3/Mmux_adc0data[11]_GND_5_o_mux_111_OUT31)
     LUT5:I4->O            5   0.205   1.079  M3/Mmux_adc0data[11]_GND_5_o_mux_111_OUT21 (M3/adc0data[11]_GND_5_o_mux_111_OUT<10>)
     LUT6:I0->O           24   0.203   1.420  M3/GND_5_o_adc0data[11]_LessThan_113_o1 (M3/GND_5_o_adc0data[11]_LessThan_113_o)
     LUT5:I1->O            6   0.203   0.745  M3/Mmux_adc0data[11]_GND_5_o_mux_116_OUT51 (M3/adc0data[11]_GND_5_o_mux_116_OUT<2>)
     LUT5:I4->O            6   0.205   1.109  M3/Msub_GND_5_o_GND_5_o_sub_120_OUT<11:0>_cy<2>11 (M3/Msub_GND_5_o_GND_5_o_sub_120_OUT<11:0>_cy<2>)
     LUT6:I0->O            7   0.203   0.878  M3/Msub_GND_5_o_GND_5_o_sub_120_OUT<11:0>_cy<6>1 (M3/Msub_GND_5_o_GND_5_o_sub_120_OUT<11:0>_cy<6>)
     LUT5:I3->O            4   0.203   0.684  M3/Msub_GND_5_o_GND_5_o_sub_120_OUT<11:0>_cy<8>11 (M3/Msub_GND_5_o_GND_5_o_sub_120_OUT<11:0>_cy<8>)
     LUT6:I5->O            3   0.205   0.651  M3/Mmux_adc0data[11]_GND_5_o_mux_121_OUT311 (M3/Mmux_adc0data[11]_GND_5_o_mux_121_OUT31)
     LUT5:I4->O            2   0.205   0.981  M3/Mmux_adc0data[11]_GND_5_o_mux_121_OUT32 (M3/adc0data[11]_GND_5_o_mux_121_OUT<11>)
     LUT6:I0->O           20   0.203   1.321  M3/GND_5_o_adc0data[11]_LessThan_123_o1 (M3/GND_5_o_adc0data[11]_LessThan_123_o)
     LUT6:I3->O            2   0.205   0.961  M3/Mmux_adc0data[11]_GND_5_o_mux_126_OUT91 (M3/adc0data[11]_GND_5_o_mux_126_OUT<6>)
     LUT5:I0->O            1   0.203   0.580  M3/GND_5_o_adc0data[11]_LessThan_128_o1_SW0 (N108)
     LUT6:I5->O           11   0.205   1.111  M3/GND_5_o_adc0data[11]_LessThan_128_o1 (M3/GND_5_o_adc0data[11]_LessThan_128_o)
     LUT6:I3->O            2   0.205   0.981  M3/Msub_GND_5_o_GND_5_o_sub_135_OUT<11:0>_cy<2>11 (M3/Msub_GND_5_o_GND_5_o_sub_135_OUT<11:0>_cy<2>)
     LUT6:I0->O            6   0.203   0.992  M3/GND_5_o_adc0data[11]_LessThan_133_o13 (M3/GND_5_o_adc0data[11]_LessThan_133_o)
     LUT6:I2->O            1   0.203   0.000  M3/Mmux_n029021 (M3/n0290<1>)
     FDE:D                     0.102          M3/adc4_1
    ----------------------------------------
    Total                    102.635ns (18.860ns logic, 83.774ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M4/sclclk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              2.438ns (Levels of Logic = 2)
  Source:            JA3 (PAD)
  Destination:       M0/adc1data_11 (FF)
  Destination Clock: M4/sclclk rising

  Data Path: JA3 to M0/adc1data_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  JA3_IBUF (JA3_IBUF)
     LUT6:I5->O            1   0.205   0.000  M0/Mmux__n03541131 (M0/_n0447<8>)
     FDE:D                     0.102          M0/adc1data_8
    ----------------------------------------
    Total                      2.438ns (1.529ns logic, 0.909ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            M2/lcdd_5 (FF)
  Destination:       JC7 (PAD)
  Source Clock:      CLK rising

  Data Path: M2/lcdd_5 to JC7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  M2/lcdd_5 (M2/lcdd_5)
     OBUF:I->O                 2.571          JC7_OBUF (JC7)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M4/sclclk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            M0/adccs (FF)
  Destination:       JA1 (PAD)
  Source Clock:      M4/sclclk rising

  Data Path: M0/adccs to JA1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  M0/adccs (M0/adccs)
     OBUF:I->O                 2.571          JA1_OBUF (JA1)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.364|         |         |         |
M4/sclclk      |  101.192|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.273|         |         |         |
M4/sclclk      |    4.180|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 28.66 secs
 
--> 

Total memory usage is 199872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :    5 (   0 filtered)

