 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar  6 11:04:33 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:             128.00
  Critical Path Length:          7.39
  Critical Path Slack:           0.46
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       3567
  Hierarchical Port Count:      65829
  Leaf Cell Count:              41236
  Buf/Inv Cell Count:            7809
  Buf Cell Count:                2641
  Inv Cell Count:                5168
  CT Buf/Inv Cell Count:          258
  Combinational Cell Count:     33682
  Sequential Cell Count:         7554
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   350461.440434
  Noncombinational Area:
                        181100.851212
  Buf/Inv Area:          50162.688922
  Total Buffer Area:         21401.40
  Total Inverter Area:       28761.29
  Macro/Black Box Area:      0.000000
  Net Area:              73312.932587
  Net XLength        :      902068.56
  Net YLength        :     1051258.62
  -----------------------------------
  Cell Area:            531562.291645
  Design Area:          604875.224232
  Net Length        :      1953327.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         46402
  Nets With Violations:             9
  Max Trans Violations:             1
  Max Cap Violations:               8
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   26.28
  Logic Optimization:                 43.06
  Mapping Optimization:              129.93
  -----------------------------------------
  Overall Compile Time:              232.96
  Overall Compile Wall Clock Time:   236.32

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
