// Seed: 4211391932
module module_0 (
    input wor id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri id_6,
    output tri1 id_7,
    output tri id_8,
    input wand id_9,
    output supply1 id_10,
    output tri0 id_11,
    input tri0 id_12,
    output wire id_13,
    input uwire id_14
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri id_10,
    input tri id_11,
    input wor id_12,
    input tri0 id_13,
    output tri id_14,
    input tri1 id_15,
    output tri1 id_16
);
  assign id_14 = id_6;
  module_0(
      id_6,
      id_11,
      id_3,
      id_12,
      id_2,
      id_5,
      id_13,
      id_2,
      id_16,
      id_7,
      id_16,
      id_14,
      id_10,
      id_2,
      id_1
  );
  wire id_18;
endmodule
