
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/atharva/IITB/CS_683/PA2/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride throttling prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 3642289 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 7284434 heartbeat IPC: 2.74564 cumulative IPC: 2.74558 (Simulation time: 0 hr 0 min 56 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 1 min 13 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 15184453 heartbeat IPC: 1.26582 cumulative IPC: 0.822509 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 27354271 heartbeat IPC: 0.821705 cumulative IPC: 0.821973 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 39399940 heartbeat IPC: 0.830174 cumulative IPC: 0.825234 (Simulation time: 0 hr 3 min 57 sec) 
Finished CPU 0 instructions: 25000001 cycles: 30294452 cumulative IPC: 0.825234 (Simulation time: 0 hr 3 min 57 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.825234 instructions: 25000001 cycles: 30294452
cpu0_DTLB TOTAL     ACCESS:    8012115  HIT:    7983463  MISS:      28652
cpu0_DTLB LOAD      ACCESS:    7444896  HIT:    7421110  MISS:      23786
cpu0_DTLB RFO       ACCESS:     567219  HIT:     562353  MISS:       4866
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 74.5369 cycles
cpu0_ITLB TOTAL     ACCESS:    2219924  HIT:    2219924  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2219924  HIT:    2219924  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      28652  HIT:      21228  MISS:       7424
cpu0_STLB LOAD      ACCESS:      23786  HIT:      16552  MISS:       7234
cpu0_STLB RFO       ACCESS:       4866  HIT:       4676  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 252.215 cycles
cpu0_L1D TOTAL     ACCESS:    8253733  HIT:    7753476  MISS:     500257
cpu0_L1D LOAD      ACCESS:    6871373  HIT:    6383739  MISS:     487634
cpu0_L1D RFO       ACCESS:    1374936  HIT:    1362755  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6982  MISS:        442
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 251.242 cycles
cpu0_L2C TOTAL     ACCESS:    1977803  HIT:    1502622  MISS:     475181
cpu0_L2C LOAD      ACCESS:     487634  HIT:     287782  MISS:     199852
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:    1465178  HIT:    1202051  MISS:     263127
cpu0_L2C WRITEBACK ACCESS:      12368  HIT:      12368  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        442  HIT:        421  MISS:         21
cpu0_L2C PREFETCH  REQUESTED:    3457533  ISSUED:    1890509  USEFUL:     378010  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 356.34 cycles
LLC TOTAL     ACCESS:     731416  HIT:     256217  MISS:     475199
LLC LOAD      ACCESS:      84940  HIT:      20473  MISS:      64467
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     622122  HIT:     223589  MISS:     398533
LLC WRITEBACK ACCESS:      12152  HIT:      12150  MISS:          2
LLC TRANSLATION ACCESS:         21  HIT:          5  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1053.46 cycles
 curr_prefetch_accuracy : 0.199951
prefetchdegree: 12

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     162159  ROW_BUFFER_MISS:     313038
 DBUS AVG_CONGESTED_CYCLE:     3.9913
 WQ ROW_BUFFER_HIT:       4964  ROW_BUFFER_MISS:       7394  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 290.723
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

