<?xml version='1.0' encoding='utf-8'?>
<html xmlns:m="http://www.w3.org/1998/Math/MathML" xmlns:svg="http://www.w3.org/2000/svg" xmlns:epub="http://www.idpf.org/2007/ops" xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" epub:prefix="index: http://www.index.com/">
  <head>
    <meta name="dcterms.conformsTo" content="PXE Basic 1.0"/>
    <meta name="generator" content="PXE Tools version 1.39.52"/>
    <!--Created by pxe.pl for standard version PXE Basic 1.0,data-profile-product=standard by PXE Tools 1.39.52, partial=false-->
    <title>References </title>
    <link rel="alternate stylesheet" type="text/css" title="night" href="../css/theme/night.css"/>
    <link rel="alternate stylesheet" type="text/css" title="sepia" href="../css/theme/sepia.css"/>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
  <link href="../../stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="../../page_styles.css" rel="stylesheet" type="text/css"/>
</head>
  <body epub:type="backmatter" class="pcalibre1 pcalibre2 pcalibre">
<section class="pcalibre1 pcalibre83 pcalibre2" id="P700049702700000000000000000B39D" epub:type="bibliography"><header class="pcalibre1 pcalibre2 calibre"><h1 class="pcalibre327 pcalibre1 pcalibre2" id="P7000497027000000000000000048D22" data-uri="reference.xhtml#P7000497027000000000000000048D22" epub:type="title"><span class="pcalibre1 pcalibre2 pcalibre5" id="P700049702700000000000000000B39F" title="1047" data-uri="reference.xhtml#P700049702700000000000000000B39F" epub:type="pagebreak"></span><span class="pcalibre1 pcalibre21 pcalibre2">References </span></h1></header>
<section data-href="#biba01" id="P7000497027000000000000000048D23" data-uri="reference.xhtml#P7000497027000000000000000048D23" class="pcalibre1 pcalibre2 pcalibre3">
<ol class="pcalibre1 pcalibre2 pcalibre328" id="P7000497027000000000000000048D24" data-uri="reference.xhtml#P7000497027000000000000000048D24">
<li id="P700049702700000000000000000B3A2" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3A2" epub:type="biblioentry"><p id="P7000497027000000000000000048D25" data-uri="reference.xhtml#P7000497027000000000000000048D25" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[1] </span>Advanced Micro Devices, Inc. <cite class="pcalibre17 pcalibre2 pcalibre1">Software Optimization Guide for AMD64 Processors</cite>, 2005. Publication Number 25112.</p></li>
<li id="P700049702700000000000000000B3A4" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3A4" epub:type="biblioentry"><p id="P7000497027000000000000000048D26" data-uri="reference.xhtml#P7000497027000000000000000048D26" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[2] </span>Advanced Micro Devices, Inc. <cite class="pcalibre17 pcalibre2 pcalibre1">AMD64 Architecture Programmer's Manual, Volume 1: Application Programming</cite>, 2013. Publication Number 24592.</p></li>
<li id="P700049702700000000000000000B3A6" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3A6" epub:type="biblioentry"><p id="P7000497027000000000000000048D27" data-uri="reference.xhtml#P7000497027000000000000000048D27" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[3] </span>Advanced Micro Devices, Inc. <cite class="pcalibre17 pcalibre2 pcalibre1">AMD64 Architecture Programmer's Manual, Volume 3: General-Purpose and System Instructions</cite>, 2013. Publication Number 24594.</p></li>
<li id="P700049702700000000000000000B3A8" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3A8" epub:type="biblioentry"><p id="P7000497027000000000000000048D28" data-uri="reference.xhtml#P7000497027000000000000000048D28" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[4] </span>Advanced Micro Devices, Inc. <cite class="pcalibre17 pcalibre2 pcalibre1">AMD64 Architecture Programmer's Manual, Volume 4: 128-Bit and 256-Bit Media Instructions</cite>, 2013. Publication Number 26568.</p></li>
<li id="P700049702700000000000000000B3AA" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3AA" epub:type="biblioentry"><p id="P7000497027000000000000000048D29" data-uri="reference.xhtml#P7000497027000000000000000048D29" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[5] </span>K. Arnold, J. Gosling, and D. Holmes. <cite class="pcalibre17 pcalibre2 pcalibre1">The Java Programming Language, Fourth Edition</cite>. Prentice Hall, 2005.</p></li>
<li id="P700049702700000000000000000B3AC" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3AC" epub:type="biblioentry"><p id="P7000497027000000000000000048D2A" data-uri="reference.xhtml#P7000497027000000000000000048D2A" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[6] </span>T. Berners-Lee, R. Fielding, and H. Frystyk. Hypertext transfer protocol - HTTP/1.0. RFC 1945, 1996.</p></li>
<li id="P700049702700000000000000000B3AE" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3AE" epub:type="biblioentry"><p id="P7000497027000000000000000048D2B" data-uri="reference.xhtml#P7000497027000000000000000048D2B" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[7] </span>A. Birrell. An introduction to programming with threads. Technical Report 35, Digital Systems Research Center, 1989.</p></li>
<li id="P700049702700000000000000000B3B0" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3B0" epub:type="biblioentry"><p id="P7000497027000000000000000048D2C" data-uri="reference.xhtml#P7000497027000000000000000048D2C" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[8] </span>A. Birrell, M. Isard, C. Thacker, and T. Wobber. A design for high-performance flash disks. <cite class="pcalibre17 pcalibre2 pcalibre1">SIGOPS Operating Systems Review</cite> 41(2):88–93, 2007.</p></li>
<li id="P700049702700000000000000000B3B2" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3B2" epub:type="biblioentry"><p id="P7000497027000000000000000048D2D" data-uri="reference.xhtml#P7000497027000000000000000048D2D" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[9] </span>G. E. Blelloch, J. T. Fineman, P. B. Gibbons, and H. V. Simhadri. Scheduling irregular parallel computations on hierarchical caches. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 23rd Symposium on Parallelism in Algorithms and Architectures (SPAA)</cite>, pages 355–366. ACM, June 2011.</p></li>
<li id="P700049702700000000000000000B3B4" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3B4" epub:type="biblioentry"><p id="P7000497027000000000000000048D2E" data-uri="reference.xhtml#P7000497027000000000000000048D2E" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[10] </span>S. Borkar. Thousand core chips: A technology perspective. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 44th Design Automation Conference</cite>, pages 746–749. ACM, 2007.</p></li>
<li id="P700049702700000000000000000B3B6" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3B6" epub:type="biblioentry"><p id="P7000497027000000000000000048D2F" data-uri="reference.xhtml#P7000497027000000000000000048D2F" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[11] </span>D. Bovet and M. Cesati. <cite class="pcalibre17 pcalibre2 pcalibre1">Understanding the Linux Kernel, Third Edition</cite>. O'Reilly Media, Inc., 2005.</p></li>
<li id="P700049702700000000000000000B3B8" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3B8" epub:type="biblioentry"><p id="P7000497027000000000000000048D30" data-uri="reference.xhtml#P7000497027000000000000000048D30" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[12] </span>A. Demke Brown and T. Mowry. Taming the memory hogs: Using compiler-inserted releases to manage physical memory intelligently. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 4th Symposium on Operating Systems Design and Implementation (OSDI)</cite>, pages 31–44. Usenix, October 2000.</p></li>
<li id="P700049702700000000000000000B3BA" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3BA" epub:type="biblioentry"><p id="P7000497027000000000000000048D31" data-uri="reference.xhtml#P7000497027000000000000000048D31" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[13] </span>R. E. Bryant. Term-level verification of a pipelined CISC microprocessor. Technical Report CMU-CS-05–195, Carnegie Mellon University, School of Computer Science, 2005.</p></li>
<li id="P700049702700000000000000000B3BC" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3BC" epub:type="biblioentry"><p id="P7000497027000000000000000048D32" data-uri="reference.xhtml#P7000497027000000000000000048D32" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[14] </span>R. E. Bryant and D. R. O'Hallaron. Introducing computer systems from a programmer's perspective. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the Technical Symposium on Computer Science Education (SIGCSE)</cite>, pages 90–94. ACM, February 2001.</p></li>
<li id="P700049702700000000000000000B3BE" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3BE" epub:type="biblioentry"><p id="P7000497027000000000000000048D33" data-uri="reference.xhtml#P7000497027000000000000000048D33" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[15] </span>D. Butenhof. <cite class="pcalibre17 pcalibre2 pcalibre1">Programming with Posix Threads</cite>. Addison-Wesley, 1997.</p></li>
<li id="P700049702700000000000000000B3C0" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3C0" epub:type="biblioentry"><p id="P7000497027000000000000000048D34" data-uri="reference.xhtml#P7000497027000000000000000048D34" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[16] </span>S. Carson and P. Reynolds. The geometry of semaphore programs. <cite class="pcalibre17 pcalibre2 pcalibre1">ACM Transactions on Programming Languages and Systems</cite> 9(1):25–53, 1987.</p></li>
<li id="P700049702700000000000000000B3C2" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3C2" epub:type="biblioentry"><p id="P7000497027000000000000000048D35" data-uri="reference.xhtml#P7000497027000000000000000048D35" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[17] </span>J. B. Carter, W. C. Hsieh, L. B. Stoller, M. R. Swanson, L. Zhang, E. L. Brunvand, A. Davis, C.-C. Kuo, R. Kuramkote, M. A. Parker, L. Schaelicke, and T. Tateyama. Impulse: Building a smarter memory controller. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 5th International Symposium on High Performance Computer Architecture (HPCA)</cite>, pages 70–79. ACM, January 1999.</p></li>
<li id="P700049702700000000000000000B3C4" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3C4" epub:type="biblioentry"><p id="P7000497027000000000000000048D36" data-uri="reference.xhtml#P7000497027000000000000000048D36" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[18] </span>K. Chang, D. Lee, Z. Chishti, A. Alameldeen, C. Wilkerson, Y. Kim, and O. Mutlu. Improving DRAM performance by parallelizing refreshes with accesses. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 20th International Symposium on High-Performance Computer Architecture (HPCA)</cite>. ACM, February 2014.<span class="pcalibre1 pcalibre2 pcalibre5" id="P700049702700000000000000000B3C6" title="1048" data-uri="reference.xhtml#P700049702700000000000000000B3C6" epub:type="pagebreak"></span></p></li>
<li id="P700049702700000000000000000B3C7" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3C7" epub:type="biblioentry"><p id="P7000497027000000000000000048D37" data-uri="reference.xhtml#P7000497027000000000000000048D37" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[19] </span>S. Chellappa, F. Franchetti, and M. Püschel. How to write fast numerical code: A small introduction. In <cite class="pcalibre17 pcalibre2 pcalibre1">Generative and Transformational Techniques in Software Engineering II</cite>, volume 5235 of <cite class="pcalibre17 pcalibre2 pcalibre1">Lecture Notes in Computer Science</cite>, pages 196–259. Springer-Verlag, 2008.</p></li>
<li id="P700049702700000000000000000B3C9" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3C9" epub:type="biblioentry"><p id="P7000497027000000000000000048D38" data-uri="reference.xhtml#P7000497027000000000000000048D38" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[20] </span>P. Chen, E. Lee, G. Gibson, R. Katz, and D. Patterson. RAID: High-performance, reliable secondary storage. <cite class="pcalibre17 pcalibre2 pcalibre1">ACM Computing Surveys</cite> 26(2):145–185, June 1994.</p></li>
<li id="P700049702700000000000000000B3CB" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3CB" epub:type="biblioentry"><p id="P7000497027000000000000000048D39" data-uri="reference.xhtml#P7000497027000000000000000048D39" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[21] </span>S. Chen, P. Gibbons, and T. Mowry. Improving index performance through prefetching. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 2001 ACM SIGMOD International Conference on Management of Data</cite>, pages 235–246. ACM, May 2001.</p></li>
<li id="P700049702700000000000000000B3CD" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3CD" epub:type="biblioentry"><p id="P7000497027000000000000000048D3A" data-uri="reference.xhtml#P7000497027000000000000000048D3A" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[22] </span>T. Chilimbi, M. Hill, and J. Larus. Cache-conscious structure layout. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 1999 ACM Conference on Programming Language Design and Implementation (PLDI)</cite>, pages 1–12. ACM, May 1999.</p></li>
<li id="P700049702700000000000000000B3CF" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3CF" epub:type="biblioentry"><p id="P7000497027000000000000000048D3B" data-uri="reference.xhtml#P7000497027000000000000000048D3B" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[23] </span>E. Coffman, M. Elphick, and A. Shoshani. System deadlocks. <cite class="pcalibre17 pcalibre2 pcalibre1">ACM Computing Surveys</cite> 3(2):67–78, June 1971.</p></li>
<li id="P700049702700000000000000000B3D1" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3D1" epub:type="biblioentry"><p id="P7000497027000000000000000048D3C" data-uri="reference.xhtml#P7000497027000000000000000048D3C" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[24] </span>D. Cohen. On holy wars and a plea for peace. <cite class="pcalibre17 pcalibre2 pcalibre1">IEEE Computer</cite> 14(10):48–54, October 1981.</p></li>
<li id="P700049702700000000000000000B3D3" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3D3" epub:type="biblioentry"><p id="P7000497027000000000000000048D3D" data-uri="reference.xhtml#P7000497027000000000000000048D3D" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[25] </span>P. J. Courtois, F. Heymans, and D. L. Parnas. Concurrent control with "readers" and "writers." <cite class="pcalibre17 pcalibre2 pcalibre1">Communications of the ACM</cite> 14(10):667–668, 1971.</p></li>
<li id="P700049702700000000000000000B3D5" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3D5" epub:type="biblioentry"><p id="P7000497027000000000000000048D3E" data-uri="reference.xhtml#P7000497027000000000000000048D3E" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[26] </span>C. Cowan, P. Wagle, C. Pu, S. Beattie, and J. Walpole. Buffer overflows: Attacks and defenses for the vulnerability of the decade. In <cite class="pcalibre17 pcalibre2 pcalibre1">DARPA Information Survivability Conference and Expo (DISCEX)</cite>, volume 2, pages 119–129, March 2000.</p></li>
<li id="P700049702700000000000000000B3D7" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3D7" epub:type="biblioentry"><p id="P7000497027000000000000000048D3F" data-uri="reference.xhtml#P7000497027000000000000000048D3F" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[27] </span>J. H. Crawford. The i486 CPU: Executing instructions in one clock cycle. <cite class="pcalibre17 pcalibre2 pcalibre1">IEEE Micro</cite> 10(1):27–36, February 1990.</p></li>
<li id="P700049702700000000000000000B3D9" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3D9" epub:type="biblioentry"><p id="P7000497027000000000000000048D40" data-uri="reference.xhtml#P7000497027000000000000000048D40" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[28] </span>V. Cuppu, B. Jacob, B. Davis, and T. Mudge. A performance comparison of contemporary DRAM architectures. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 26th International Symposium on Computer Architecture (ISCA)</cite>, pages 222–233, ACM, 1999.</p></li>
<li id="P700049702700000000000000000B3DB" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3DB" epub:type="biblioentry"><p id="P7000497027000000000000000048D41" data-uri="reference.xhtml#P7000497027000000000000000048D41" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[29] </span>B. Davis, B. Jacob, and T. Mudge. The new DRAM interfaces: SDRAM, RDRAM, and variants. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 3rd International Symposium on High Performance Computing (ISHPC)</cite>, volume 1940 of <cite class="pcalibre17 pcalibre2 pcalibre1">Lecture Notes in Computer Science</cite>, pages 26–31. Springer-Verlag, October 2000.</p></li>
<li id="P700049702700000000000000000B3DD" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3DD" epub:type="biblioentry"><p id="P7000497027000000000000000048D42" data-uri="reference.xhtml#P7000497027000000000000000048D42" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[30] </span>E. Demaine. Cache-oblivious algorithms and data structures. In <cite class="pcalibre17 pcalibre2 pcalibre1">Lecture Notes from the EEF Summer School on Massive Data Sets</cite>. BRICS, University of Aarhus, Denmark, 2002.</p></li>
<li id="P700049702700000000000000000B3DF" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3DF" epub:type="biblioentry"><p id="P7000497027000000000000000048D43" data-uri="reference.xhtml#P7000497027000000000000000048D43" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[31] </span>E. W. Dijkstra. Cooperating sequential processes. Technical Report EWD-123, Technological University, Eindhoven, the Netherlands, 1965.</p></li>
<li id="P700049702700000000000000000B3E1" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3E1" epub:type="biblioentry"><p id="P7000497027000000000000000048D44" data-uri="reference.xhtml#P7000497027000000000000000048D44" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[32] </span>C. Ding and K. Kennedy. Improving cache performance of dynamic applications through data and computation reorganizations at run time. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 1999 ACM Conference on Programming Language Design and Implementation (PLDI)</cite>, pages 229–241. ACM, May 1999.</p></li>
<li id="P700049702700000000000000000B3E3" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3E3" epub:type="biblioentry"><p id="P7000497027000000000000000048D45" data-uri="reference.xhtml#P7000497027000000000000000048D45" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[33] </span>M. Dowson. The Ariane 5 software failure. <cite class="pcalibre17 pcalibre2 pcalibre1">SIGSOFT Software Engineering Notes</cite> 22(2):84, 1997.</p></li>
<li id="P700049702700000000000000000B3E5" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3E5" epub:type="biblioentry"><p id="P7000497027000000000000000048D46" data-uri="reference.xhtml#P7000497027000000000000000048D46" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[34] </span>U. Drepper. User-level IPv6 programming introduction. Available at <a class="pcalibre1 pcalibre2 pcalibre16 pcalibre14 pcalibre15 pcalibre13" href="http://www.akkadia.org/drepper/userapi-ipv6.html">http:/<wbr class="pcalibre1 pcalibre2"/>/<wbr class="pcalibre1 pcalibre2"/>www.akkadia.org/<wbr class="pcalibre1 pcalibre2"/>drepper/<wbr class="pcalibre1 pcalibre2"/>userapi-ipv6.html</a>, 2008.</p></li>
<li id="P700049702700000000000000000B3E7" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3E7" epub:type="biblioentry"><p id="P7000497027000000000000000048D47" data-uri="reference.xhtml#P7000497027000000000000000048D47" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[35] </span>M. W. Eichen and J. A. Rochlis. With micro- scope and tweezers: An analysis of the Internet virus of November, 1988. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the IEEE Symposium on Research in Security and Privacy</cite>, pages 326–343. IEEE, 1989.</p></li>
<li id="P700049702700000000000000000B3E9" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3E9" epub:type="biblioentry"><p id="P7000497027000000000000000048D48" data-uri="reference.xhtml#P7000497027000000000000000048D48" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[36] </span><cite class="pcalibre17 pcalibre2 pcalibre1">ELF-64 Object File Format, Version 1.5 Draft 2</cite>, 1998. Available at <a class="pcalibre1 pcalibre2 pcalibre16 pcalibre14 pcalibre15 pcalibre13" href="http://www.uclibc.org/docs/elf-64-gen.pdf">http:/<wbr class="pcalibre1 pcalibre2"/>/<wbr class="pcalibre1 pcalibre2"/>www.uclibc.org/<wbr class="pcalibre1 pcalibre2"/>docs/<wbr class="pcalibre1 pcalibre2"/>elf-64-gen.pdf</a>.</p></li>
<li id="P700049702700000000000000000B3EB" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3EB" epub:type="biblioentry"><p id="P7000497027000000000000000048D49" data-uri="reference.xhtml#P7000497027000000000000000048D49" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[37] </span>R. Fielding, J. Gettys, J. Mogul, H. Frystyk, L. Masinter, P. Leach, and T. Berners-Lee. Hypertext transfer protocol - HTTP/1.1. RFC 2616, 1999.</p></li>
<li id="P700049702700000000000000000B3ED" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3ED" epub:type="biblioentry"><p id="P7000497027000000000000000048D4A" data-uri="reference.xhtml#P7000497027000000000000000048D4A" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[38] </span>M. Frigo, C. E. Leiserson, H. Prokop, and S. Ramachandran. Cache-oblivious algorithms. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 40th IEEE Symposium on Foundations of Computer Science (FOCS)</cite>, pages 285–297. IEEE, August 1999.</p></li>
<li id="P700049702700000000000000000B3EF" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3EF" epub:type="biblioentry"><p id="P7000497027000000000000000048D4B" data-uri="reference.xhtml#P7000497027000000000000000048D4B" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[39] </span>M. Frigo and V. Strumpen. The cache complexity of multithreaded cache oblivious algorithms. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 18th Symposium on Parallelism</cite> <span class="pcalibre1 pcalibre2 pcalibre5" id="P700049702700000000000000000B3F1" title="1049" data-uri="reference.xhtml#P700049702700000000000000000B3F1" epub:type="pagebreak"></span><cite class="pcalibre17 pcalibre2 pcalibre1">in Algorithms and Architectures (SPAA)</cite>, pages 271–280. ACM, 2006.</p></li>
<li id="P700049702700000000000000000B3F2" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3F2" epub:type="biblioentry"><p id="P7000497027000000000000000048D4C" data-uri="reference.xhtml#P7000497027000000000000000048D4C" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[40] </span>G. Gibson, D. Nagle, K. Amiri, J. Butler, F. Chang, H. Gobioff, C. Hardin, E. Riedel, D. Rochberg, and J. Zelenka. A cost-effective, high-bandwidth storage architecture. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)</cite>, pages 92–103. ACM, October 1998.</p></li>
<li id="P700049702700000000000000000B3F4" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3F4" epub:type="biblioentry"><p id="P7000497027000000000000000048D4D" data-uri="reference.xhtml#P7000497027000000000000000048D4D" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[41] </span>G. Gibson and R. Van Meter. Network attached storage architecture. <cite class="pcalibre17 pcalibre2 pcalibre1">Communications of the ACM</cite> 43(11):37–45, November 2000.</p></li>
<li id="P700049702700000000000000000B3F6" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3F6" epub:type="biblioentry"><p id="P7000497027000000000000000048D4E" data-uri="reference.xhtml#P7000497027000000000000000048D4E" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[42] </span>Google. IPv6 Adoption. Available at <a class="pcalibre1 pcalibre2 pcalibre16 pcalibre14 pcalibre15 pcalibre13" href="http://www.google.com/intl/en/ipv6/statistics.html">http:/<wbr class="pcalibre1 pcalibre2"/>/<wbr class="pcalibre1 pcalibre2"/>www.google.com/<wbr class="pcalibre1 pcalibre2"/>intl/<wbr class="pcalibre1 pcalibre2"/>en/<wbr class="pcalibre1 pcalibre2"/>ipv6/<wbr class="pcalibre1 pcalibre2"/>statistics.html</a>.</p></li>
<li id="P700049702700000000000000000B3F8" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3F8" epub:type="biblioentry"><p id="P7000497027000000000000000048D4F" data-uri="reference.xhtml#P7000497027000000000000000048D4F" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[43] </span>J. Gustafson. Reevaluating Amdahl's law. <cite class="pcalibre17 pcalibre2 pcalibre1">Communications of the ACM</cite> 31(5):532–533, August 1988.</p></li>
<li id="P700049702700000000000000000B3FA" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3FA" epub:type="biblioentry"><p id="P7000497027000000000000000048D50" data-uri="reference.xhtml#P7000497027000000000000000048D50" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[44] </span>L. Gwennap. New algorithm improves branch prediction. <cite class="pcalibre17 pcalibre2 pcalibre1">Microprocessor Report</cite> 9(4), March 1995.</p></li>
<li id="P700049702700000000000000000B3FC" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3FC" epub:type="biblioentry"><p id="P7000497027000000000000000048D51" data-uri="reference.xhtml#P7000497027000000000000000048D51" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[45] </span>S. P. Harbison and G. L. Steele, Jr. <cite class="pcalibre17 pcalibre2 pcalibre1">C, A Reference Manual, Fifth Edition</cite>. Prentice Hall, 2002.</p></li>
<li id="P700049702700000000000000000B3FE" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B3FE" epub:type="biblioentry"><p id="P7000497027000000000000000048D52" data-uri="reference.xhtml#P7000497027000000000000000048D52" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[46] </span>J. L. Hennessy and D. A. Patterson. <cite class="pcalibre17 pcalibre2 pcalibre1">Computer Architecture: A Quantitative Approach, Fifth Edition</cite>. Morgan Kaufmann, 2011.</p></li>
<li id="P700049702700000000000000000B400" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B400" epub:type="biblioentry"><p id="P7000497027000000000000000048D53" data-uri="reference.xhtml#P7000497027000000000000000048D53" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[47] </span>M. Herlihy and N. Shavit. <cite class="pcalibre17 pcalibre2 pcalibre1">The Art of Multi- processor Programming</cite>. Morgan Kaufmann, 2008.</p></li>
<li id="P700049702700000000000000000B402" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B402" epub:type="biblioentry"><p id="P7000497027000000000000000048D54" data-uri="reference.xhtml#P7000497027000000000000000048D54" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[48] </span>C. A. R. Hoare. Monitors: An operating system structuring concept. <cite class="pcalibre17 pcalibre2 pcalibre1">Communications of the ACM</cite> 17(10):549–557, October 1974.</p></li>
<li id="P700049702700000000000000000B404" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B404" epub:type="biblioentry"><p id="P7000497027000000000000000048D55" data-uri="reference.xhtml#P7000497027000000000000000048D55" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[49] </span>Intel Corporation. <cite class="pcalibre17 pcalibre2 pcalibre1">Intel 64 and IA-32 Architectures Optimization Reference Manual</cite>. Available at <a class="pcalibre1 pcalibre2 pcalibre16 pcalibre14 pcalibre15 pcalibre13" href="http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html">http:/<wbr class="pcalibre1 pcalibre2"/>/<wbr class="pcalibre1 pcalibre2"/>www.intel.com/<wbr class="pcalibre1 pcalibre2"/>content/<wbr class="pcalibre1 pcalibre2"/>www/<wbr class="pcalibre1 pcalibre2"/>us/<wbr class="pcalibre1 pcalibre2"/>en/<wbr class="pcalibre1 pcalibre2"/>processors/<wbr class="pcalibre1 pcalibre2"/>architectures-software-developer-manuals.html</a>.</p></li>
<li id="P700049702700000000000000000B406" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B406" epub:type="biblioentry"><p id="P7000497027000000000000000048D56" data-uri="reference.xhtml#P7000497027000000000000000048D56" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[50] </span>Intel Corporation. <cite class="pcalibre17 pcalibre2 pcalibre1">Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture</cite>. Available at <a class="pcalibre1 pcalibre2 pcalibre16 pcalibre14 pcalibre15 pcalibre13" href="http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html">http:/<wbr class="pcalibre1 pcalibre2"/>/<wbr class="pcalibre1 pcalibre2"/>www.intel.com/<wbr class="pcalibre1 pcalibre2"/>content/<wbr class="pcalibre1 pcalibre2"/>www/<wbr class="pcalibre1 pcalibre2"/>us/<wbr class="pcalibre1 pcalibre2"/>en/<wbr class="pcalibre1 pcalibre2"/>processors/<wbr class="pcalibre1 pcalibre2"/>architectures-software-developer-manuals.html</a>.</p></li>
<li id="P700049702700000000000000000B408" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B408" epub:type="biblioentry"><p id="P7000497027000000000000000048D57" data-uri="reference.xhtml#P7000497027000000000000000048D57" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[51] </span>Intel Corporation. <cite class="pcalibre17 pcalibre2 pcalibre1">Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2: Instruction Set Reference.</cite> Available at <a class="pcalibre1 pcalibre2 pcalibre16 pcalibre14 pcalibre15 pcalibre13" href="http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html">http:/<wbr class="pcalibre1 pcalibre2"/>/<wbr class="pcalibre1 pcalibre2"/>www.intel.com/<wbr class="pcalibre1 pcalibre2"/>content/<wbr class="pcalibre1 pcalibre2"/>www/<wbr class="pcalibre1 pcalibre2"/>us/<wbr class="pcalibre1 pcalibre2"/>en/<wbr class="pcalibre1 pcalibre2"/>processors/<wbr class="pcalibre1 pcalibre2"/>architectures-software-developer-manuals.html</a>.</p></li>
<li id="P700049702700000000000000000B40A" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B40A" epub:type="biblioentry"><p id="P7000497027000000000000000048D58" data-uri="reference.xhtml#P7000497027000000000000000048D58" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[52] </span>Intel Corporation. <cite class="pcalibre17 pcalibre2 pcalibre1">Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3a: System Programming Guide, Part 1.</cite> Available at <a class="pcalibre1 pcalibre2 pcalibre16 pcalibre14 pcalibre15 pcalibre13" href="http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html">http:/<wbr class="pcalibre1 pcalibre2"/>/<wbr class="pcalibre1 pcalibre2"/>www.intel.com/<wbr class="pcalibre1 pcalibre2"/>content/<wbr class="pcalibre1 pcalibre2"/>www/<wbr class="pcalibre1 pcalibre2"/>us/<wbr class="pcalibre1 pcalibre2"/>en/<wbr class="pcalibre1 pcalibre2"/>processors/<wbr class="pcalibre1 pcalibre2"/>architectures-software-developer-manuals.html</a>.</p></li>
<li id="P700049702700000000000000000B40C" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B40C" epub:type="biblioentry"><p id="P7000497027000000000000000048D59" data-uri="reference.xhtml#P7000497027000000000000000048D59" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[53] </span>Intel Corporation. <cite class="pcalibre17 pcalibre2 pcalibre1">Intel Solid-State Drive 730 Series: Product Specification.</cite> Available at <a class="pcalibre1 pcalibre2 pcalibre16 pcalibre14 pcalibre15 pcalibre13" href="http://www.intel.com/content/www/us/en/solid-state-drives/ssd-730-series-spec.html">http:/<wbr class="pcalibre1 pcalibre2"/>/<wbr class="pcalibre1 pcalibre2"/>www.intel.com/<wbr class="pcalibre1 pcalibre2"/>content/<wbr class="pcalibre1 pcalibre2"/>www/<wbr class="pcalibre1 pcalibre2"/>us/<wbr class="pcalibre1 pcalibre2"/>en/<wbr class="pcalibre1 pcalibre2"/>solid-state-drives/<wbr class="pcalibre1 pcalibre2"/>ssd-730-series-spec.html</a>.</p></li>
<li id="P700049702700000000000000000B40E" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B40E" epub:type="biblioentry"><p id="P7000497027000000000000000048D5A" data-uri="reference.xhtml#P7000497027000000000000000048D5A" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[54] </span>Intel Corporation. <cite class="pcalibre17 pcalibre2 pcalibre1">Tool Interface Standards Portable Formats Specification, Version 1.1</cite>, 1993. Order number 241597.</p></li>
<li id="P700049702700000000000000000B410" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B410" epub:type="biblioentry"><p id="P7000497027000000000000000048D5B" data-uri="reference.xhtml#P7000497027000000000000000048D5B" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[55] </span>F. Jones, B. Prince, R. Norwood, J. Hartigan, W. Vogley, C. Hart, and D. Bondurant. Memory–-a new era of fast dynamic RAMs (for video applications). <cite class="pcalibre17 pcalibre2 pcalibre1">IEEE Spectrum</cite>, pages 43–45, October 1992.</p></li>
<li id="P700049702700000000000000000B412" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B412" epub:type="biblioentry"><p id="P7000497027000000000000000048D5C" data-uri="reference.xhtml#P7000497027000000000000000048D5C" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[56] </span>R. Jones and R. Lins. <cite class="pcalibre17 pcalibre2 pcalibre1">Garbage Collection: Algorithms for Automatic Dynamic Memory Management.</cite> Wiley, 1996.</p></li>
<li id="P700049702700000000000000000B414" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B414" epub:type="biblioentry"><p id="P7000497027000000000000000048D5D" data-uri="reference.xhtml#P7000497027000000000000000048D5D" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[57] </span>M. Kaashoek, D. Engler, G. Ganger, H. Briceo, R. Hunt, D. Maziers, T. Pinckney, R. Grimm, J. Jannotti, and K. MacKenzie. Application performance and flexibility on Exokernel systems. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 16th ACM Symposium on Operating System Principles (SOSP)</cite>, pages 52–65. ACM, October 1997.</p></li>
<li id="P700049702700000000000000000B416" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B416" epub:type="biblioentry"><p id="P7000497027000000000000000048D5E" data-uri="reference.xhtml#P7000497027000000000000000048D5E" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[58] </span>R. Katz and G. Borriello. <cite class="pcalibre17 pcalibre2 pcalibre1">Contemporary Logic Design, Second Edition.</cite> Prentice Hall, 2005.</p></li>
<li id="P700049702700000000000000000B418" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B418" epub:type="biblioentry"><p id="P7000497027000000000000000048D5F" data-uri="reference.xhtml#P7000497027000000000000000048D5F" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[59] </span>B. W. Kernighan and R. Pike. <cite class="pcalibre17 pcalibre2 pcalibre1">The Practice of Programming.</cite> Addison-Wesley, 1999.</p></li>
<li id="P700049702700000000000000000B41A" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B41A" epub:type="biblioentry"><p id="P7000497027000000000000000048D60" data-uri="reference.xhtml#P7000497027000000000000000048D60" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[60] </span>B. Kernighan and D. Ritchie. <cite class="pcalibre17 pcalibre2 pcalibre1">The C Programming Language, First Edition.</cite> Prentice Hall, 1978.</p></li>
<li id="P700049702700000000000000000B41C" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B41C" epub:type="biblioentry"><p id="P7000497027000000000000000048D61" data-uri="reference.xhtml#P7000497027000000000000000048D61" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[61] </span>B. Kernighan and D. Ritchie. <cite class="pcalibre17 pcalibre2 pcalibre1">The C Programming Language, Second Edition.</cite> Prentice Hall, 1988.</p></li>
<li id="P700049702700000000000000000B41E" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B41E" epub:type="biblioentry"><p id="P7000497027000000000000000048D62" data-uri="reference.xhtml#P7000497027000000000000000048D62" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[62] </span>Michael Kerrisk. <cite class="pcalibre17 pcalibre2 pcalibre1">The Linux Programming Interface.</cite> No Starch Press, 2010.</p></li>
<li id="P700049702700000000000000000B420" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B420" epub:type="biblioentry"><p id="P7000497027000000000000000048D63" data-uri="reference.xhtml#P7000497027000000000000000048D63" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[63] </span>T. Kilburn, B. Edwards, M. Lanigan, and F. Sumner. One-level storage system. <cite class="pcalibre17 pcalibre2 pcalibre1">IRE</cite> <span class="pcalibre1 pcalibre2 pcalibre5" id="P700049702700000000000000000B422" title="1050" data-uri="reference.xhtml#P700049702700000000000000000B422" epub:type="pagebreak"></span><cite class="pcalibre17 pcalibre2 pcalibre1">Transactions on Electronic Computers</cite> EC-11:223–235, April 1962.</p></li>
<li id="P700049702700000000000000000B423" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B423" epub:type="biblioentry"><p id="P7000497027000000000000000048D64" data-uri="reference.xhtml#P7000497027000000000000000048D64" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[64] </span>D. Knuth. <cite class="pcalibre17 pcalibre2 pcalibre1">The Art of Computer Programming, Volume 1: Fundamental Algorithms, Third Edition.</cite> Addison-Wesley, 1997.</p></li>
<li id="P700049702700000000000000000B425" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B425" epub:type="biblioentry"><p id="P7000497027000000000000000048D65" data-uri="reference.xhtml#P7000497027000000000000000048D65" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[65] </span>J. Kurose and K. Ross. <cite class="pcalibre17 pcalibre2 pcalibre1">Computer Networking: A Top-Down Approach, Sixth Edition.</cite> Addison-Wesley, 2012.</p></li>
<li id="P700049702700000000000000000B427" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B427" epub:type="biblioentry"><p id="P7000497027000000000000000048D66" data-uri="reference.xhtml#P7000497027000000000000000048D66" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[66] </span>M. Lam, E. Rothberg, and M. Wolf. The cache performance and optimizations of blocked algorithms. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)</cite>, pages 63–74. ACM, April 1991.</p></li>
<li id="P700049702700000000000000000B429" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B429" epub:type="biblioentry"><p id="P7000497027000000000000000048D67" data-uri="reference.xhtml#P7000497027000000000000000048D67" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[67] </span>D. Lea. A memory allocator. Available at <a class="pcalibre1 pcalibre2 pcalibre16 pcalibre14 pcalibre15 pcalibre13" href="http://gee.cs.oswego.edu/dl/html/malloc.html">http:/<wbr class="pcalibre1 pcalibre2"/>/<wbr class="pcalibre1 pcalibre2"/>gee.cs.oswego.edu/<wbr class="pcalibre1 pcalibre2"/>dl/<wbr class="pcalibre1 pcalibre2"/>html/<wbr class="pcalibre1 pcalibre2"/>malloc.html</a>, 1996.</p></li>
<li id="P700049702700000000000000000B42B" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B42B" epub:type="biblioentry"><p id="P7000497027000000000000000048D68" data-uri="reference.xhtml#P7000497027000000000000000048D68" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[68] </span>C. E. Leiserson and J. B. Saxe. Retiming synchronous circuitry. <cite class="pcalibre17 pcalibre2 pcalibre1">Algorithmica</cite> 6(1–6), June 1991.</p></li>
<li id="P700049702700000000000000000B42D" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B42D" epub:type="biblioentry"><p id="P7000497027000000000000000048D69" data-uri="reference.xhtml#P7000497027000000000000000048D69" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[69] </span>J. R. Levine. <cite class="pcalibre17 pcalibre2 pcalibre1">Linkers and Loaders.</cite> Morgan Kaufmann, 1999.</p></li>
<li id="P700049702700000000000000000B42F" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B42F" epub:type="biblioentry"><p id="P7000497027000000000000000048D6A" data-uri="reference.xhtml#P7000497027000000000000000048D6A" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[70] </span>David Levinthal. <cite class="pcalibre17 pcalibre2 pcalibre1">Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon 5500 Processors.</cite> Available at <span class="pcalibre308 pcalibre2 pcalibre1">https://software.intel.com/sites/products/collateral/hpc/vtune/performance_analysis_guide.pdf</span>.</p></li>
<li id="P700049702700000000000000000B431" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B431" epub:type="biblioentry"><p id="P7000497027000000000000000048D6B" data-uri="reference.xhtml#P7000497027000000000000000048D6B" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[71] </span>C. Lin and L. Snyder. <cite class="pcalibre17 pcalibre2 pcalibre1">Principles of Parallel Programming.</cite> Addison Wesley, 2008.</p></li>
<li id="P700049702700000000000000000B433" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B433" epub:type="biblioentry"><p id="P7000497027000000000000000048D6C" data-uri="reference.xhtml#P7000497027000000000000000048D6C" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[72] </span>Y. Lin and D. Padua. Compiler analysis of irregular memory accesses. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 2000 ACM Conference on Programming Language Design and Implementation (PLDI)</cite>, pages 157–168. ACM, June 2000.</p></li>
<li id="P700049702700000000000000000B435" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B435" epub:type="biblioentry"><p id="P7000497027000000000000000048D6D" data-uri="reference.xhtml#P7000497027000000000000000048D6D" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[73] </span>J. L. Lions. Ariane 5 Flight 501 failure. Technical Report, European Space Agency, July 1996.</p></li>
<li id="P700049702700000000000000000B437" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B437" epub:type="biblioentry"><p id="P7000497027000000000000000048D6E" data-uri="reference.xhtml#P7000497027000000000000000048D6E" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[74] </span>S. Macguire. <cite class="pcalibre17 pcalibre2 pcalibre1">Writing Solid Code.</cite> Microsoft Press, 1993.</p></li>
<li id="P700049702700000000000000000B439" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B439" epub:type="biblioentry"><p id="P7000497027000000000000000048D6F" data-uri="reference.xhtml#P7000497027000000000000000048D6F" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[75] </span>S. A. Mahlke, W. Y. Chen, J. C. Gyllenhal, and W. W. Hwu. Compiler code transformations for superscalar-based high-performance systems. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 1992 ACM/IEEE Conference on Supercomputing</cite>, pages 808–817. ACM, 1992.</p></li>
<li id="P700049702700000000000000000B43B" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B43B" epub:type="biblioentry"><p id="P7000497027000000000000000048D70" data-uri="reference.xhtml#P7000497027000000000000000048D70" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[76] </span>E. Marshall. Fatal error: How Patriot over- looked a Scud. <cite class="pcalibre17 pcalibre2 pcalibre1">Science</cite>, page 1347, March 13, 1992.</p></li>
<li id="P700049702700000000000000000B43D" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B43D" epub:type="biblioentry"><p id="P7000497027000000000000000048D71" data-uri="reference.xhtml#P7000497027000000000000000048D71" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[77] </span>M. Matz, J. Hubička, A. Jaeger, and M. Mitchell. System V application binary interface AMD64 architecture processor supplement. Technical Report, x86–64.org, 2013. Available at <a class="pcalibre1 pcalibre2 pcalibre16 pcalibre14 pcalibre15 pcalibre13" href="http://www.x86-64.org/documentation_folder/abi-0.99.pdf">http:/<wbr class="pcalibre1 pcalibre2"/>/<wbr class="pcalibre1 pcalibre2"/>www.x86-64.org/<wbr class="pcalibre1 pcalibre2"/>documentation_folder/<wbr class="pcalibre1 pcalibre2"/>abi-0.99.pdf</a>.</p></li>
<li id="P700049702700000000000000000B43F" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B43F" epub:type="biblioentry"><p id="P7000497027000000000000000048D72" data-uri="reference.xhtml#P7000497027000000000000000048D72" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[78] </span>J. Morris, M. Satyanarayanan, M. Conner, J. Howard, D. Rosenthal, and F. Smith. Andrew: A distributed personal computing environment. <cite class="pcalibre17 pcalibre2 pcalibre1">Communications of the ACM</cite>, pages 184–201, March 1986.</p></li>
<li id="P700049702700000000000000000B441" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B441" epub:type="biblioentry"><p id="P7000497027000000000000000048D73" data-uri="reference.xhtml#P7000497027000000000000000048D73" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[79] </span>T. Mowry, M. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)</cite>, pages 62–73. ACM, October 1992.</p></li>
<li id="P700049702700000000000000000B443" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B443" epub:type="biblioentry"><p id="P7000497027000000000000000048D74" data-uri="reference.xhtml#P7000497027000000000000000048D74" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[80] </span>S. S. Muchnick. <cite class="pcalibre17 pcalibre2 pcalibre1">Advanced Compiler Design and Implementation</cite>. Morgan Kaufmann, 1997.</p></li>
<li id="P700049702700000000000000000B445" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B445" epub:type="biblioentry"><p id="P7000497027000000000000000048D75" data-uri="reference.xhtml#P7000497027000000000000000048D75" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[81] </span>S. Nath and P. Gibbons. Online maintenance of very large random samples on flash storage. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of VLDB</cite>, pages 970–983. VLDB Endowment, August 2008.</p></li>
<li id="P700049702700000000000000000B447" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B447" epub:type="biblioentry"><p id="P7000497027000000000000000048D76" data-uri="reference.xhtml#P7000497027000000000000000048D76" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[82] </span>M. Overton. <cite class="pcalibre17 pcalibre2 pcalibre1">Numerical Computing with IEEE Floating Point Arithmetic</cite>. SIAM, 2001.</p></li>
<li id="P700049702700000000000000000B449" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B449" epub:type="biblioentry"><p id="P7000497027000000000000000048D77" data-uri="reference.xhtml#P7000497027000000000000000048D77" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[83] </span>D. Patterson, G. Gibson, and R. Katz. A case for redundant arrays of inexpensive disks (RAID). In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 1998 ACM SIGMOD International Conference on Management of Data</cite>, pages 109–116. ACM, June 1988.</p></li>
<li id="P700049702700000000000000000B44B" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B44B" epub:type="biblioentry"><p id="P7000497027000000000000000048D78" data-uri="reference.xhtml#P7000497027000000000000000048D78" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[84] </span>L. Peterson and B. Davie. <cite class="pcalibre17 pcalibre2 pcalibre1">Computer Networks: A Systems Approach, Fifth Edition</cite>. Morgan Kaufmann, 2011.</p></li>
<li id="P700049702700000000000000000B44D" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B44D" epub:type="biblioentry"><p id="P7000497027000000000000000048D79" data-uri="reference.xhtml#P7000497027000000000000000048D79" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[85] </span>J. Pincus and B. Baker. Beyond stack smashing: Recent advances in exploiting buffer overruns. <cite class="pcalibre17 pcalibre2 pcalibre1">IEEE Security and Privacy</cite> 2(4):20–27, 2004.</p></li>
<li id="P700049702700000000000000000B44F" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B44F" epub:type="biblioentry"><p id="P7000497027000000000000000048D7A" data-uri="reference.xhtml#P7000497027000000000000000048D7A" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[86] </span>S. Przybylski. <cite class="pcalibre17 pcalibre2 pcalibre1">Cache and Memory Hierarchy Design: A Performance-Directed Approach</cite>. Morgan Kaufmann, 1990.</p></li>
<li id="P700049702700000000000000000B451" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B451" epub:type="biblioentry"><p id="P7000497027000000000000000048D7B" data-uri="reference.xhtml#P7000497027000000000000000048D7B" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[87] </span>W. Pugh. The Omega test: A fast and practical integer programming algorithm for dependence <span class="pcalibre1 pcalibre2 pcalibre5" id="P700049702700000000000000000B453" title="1051" data-uri="reference.xhtml#P700049702700000000000000000B453" epub:type="pagebreak"></span>analysis. <cite class="pcalibre17 pcalibre2 pcalibre1">Communications of the ACM</cite> 35(8):102–114, August 1992.</p></li>
<li id="P700049702700000000000000000B454" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B454" epub:type="biblioentry"><p id="P7000497027000000000000000048D7C" data-uri="reference.xhtml#P7000497027000000000000000048D7C" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[88] </span>W. Pugh. Fixing the Java memory model. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the ACM Conference on Java Grande</cite>, pages 89–98. ACM, June 1999.</p></li>
<li id="P700049702700000000000000000B456" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B456" epub:type="biblioentry"><p id="P7000497027000000000000000048D7D" data-uri="reference.xhtml#P7000497027000000000000000048D7D" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[89] </span>J. Rabaey, A. Chandrakasan, and B. Nikolic. <cite class="pcalibre17 pcalibre2 pcalibre1">Digital Integrated Circuits: A Design Perspective, Second Edition</cite>. Prentice Hall, 2003.</p></li>
<li id="P700049702700000000000000000B458" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B458" epub:type="biblioentry"><p id="P7000497027000000000000000048D7E" data-uri="reference.xhtml#P7000497027000000000000000048D7E" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[90] </span>J. Reinders. <cite class="pcalibre17 pcalibre2 pcalibre1">Intel Threading Building Blocks</cite>. O'Reilly, 2007.</p></li>
<li id="P700049702700000000000000000B45A" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B45A" epub:type="biblioentry"><p id="P7000497027000000000000000048D7F" data-uri="reference.xhtml#P7000497027000000000000000048D7F" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[91] </span>D. Ritchie. The evolution of the Unix time- sharing system. <cite class="pcalibre17 pcalibre2 pcalibre1">AT&amp;T Bell Laboratories Technical Journal</cite> 63(6 Part 2):1577–1593, October 1984.</p></li>
<li id="P700049702700000000000000000B45C" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B45C" epub:type="biblioentry"><p id="P7000497027000000000000000048D80" data-uri="reference.xhtml#P7000497027000000000000000048D80" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[92] </span>D. Ritchie. The development of the C language. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 2nd ACM SIGPLAN Conference on History of Programming Languages</cite>, pages 201–208. ACM, April 1993.</p></li>
<li id="P700049702700000000000000000B45E" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B45E" epub:type="biblioentry"><p id="P7000497027000000000000000048D81" data-uri="reference.xhtml#P7000497027000000000000000048D81" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[93] </span>D. Ritchie and K. Thompson. The Unix time-sharing system. <cite class="pcalibre17 pcalibre2 pcalibre1">Communications of the ACM</cite> 17(7):365–367, July 1974.</p></li>
<li id="P700049702700000000000000000B460" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B460" epub:type="biblioentry"><p id="P7000497027000000000000000048D82" data-uri="reference.xhtml#P7000497027000000000000000048D82" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[94] </span>M. Satyanarayanan, J. Kistler, P. Kumar, M. Okasaki, E. Siegel, and D. Steere. Coda: A highly available file system for a distributed workstation environment. <cite class="pcalibre17 pcalibre2 pcalibre1">IEEE Transactions on Computers</cite> 39(4):447–459, April 1990.</p></li>
<li id="P700049702700000000000000000B462" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B462" epub:type="biblioentry"><p id="P7000497027000000000000000048D83" data-uri="reference.xhtml#P7000497027000000000000000048D83" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[95] </span>J. Schindler and G. Ganger. Automated disk drive characterization. Technical Report CMU- CS-99–176, School of Computer Science, Carnegie Mellon University, 1999.</p></li>
<li id="P700049702700000000000000000B464" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B464" epub:type="biblioentry"><p id="P7000497027000000000000000048D84" data-uri="reference.xhtml#P7000497027000000000000000048D84" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[96] </span>F. B. Schneider and K. P. Birman. The monoculture risk put into context. <cite class="pcalibre17 pcalibre2 pcalibre1">IEEE Security and Privacy</cite> 7(1):14–17, January 2009.</p></li>
<li id="P700049702700000000000000000B466" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B466" epub:type="biblioentry"><p id="P7000497027000000000000000048D85" data-uri="reference.xhtml#P7000497027000000000000000048D85" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[97] </span>R. C. Seacord. <cite class="pcalibre17 pcalibre2 pcalibre1">Secure Coding in C and C++, Second Edition</cite>. Addison-Wesley, 2013.</p></li>
<li id="P700049702700000000000000000B468" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B468" epub:type="biblioentry"><p id="P7000497027000000000000000048D86" data-uri="reference.xhtml#P7000497027000000000000000048D86" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[98] </span>R. Sedgewick and K. Wayne. <cite class="pcalibre17 pcalibre2 pcalibre1">Algorithms, Fourth Edition</cite>. Addison-Wesley, 2011.</p></li>
<li id="P700049702700000000000000000B46A" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B46A" epub:type="biblioentry"><p id="P7000497027000000000000000048D87" data-uri="reference.xhtml#P7000497027000000000000000048D87" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[99] </span>H. Shacham, M. Page, B. Pfaff, E.-J. Goh, N. Modadugu, and D. Boneh. On the effectiveness of address-space randomization. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 11th ACM Conference on Computer and Communications Security (CCS)</cite>, pages 298–307. ACM, 2004.</p></li>
<li id="P700049702700000000000000000B46C" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B46C" epub:type="biblioentry"><p id="P7000497027000000000000000048D88" data-uri="reference.xhtml#P7000497027000000000000000048D88" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[100] </span>J. P. Shen and M. Lipasti. <cite class="pcalibre17 pcalibre2 pcalibre1">Modern Processor Design: Fundamentals of Superscalar Processors.</cite> McGraw Hill, 2005.</p></li>
<li id="P700049702700000000000000000B46E" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B46E" epub:type="biblioentry"><p id="P7000497027000000000000000048D89" data-uri="reference.xhtml#P7000497027000000000000000048D89" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[101] </span>B. Shriver and B. Smith. <cite class="pcalibre17 pcalibre2 pcalibre1">The Anatomy of a High-Performance Microprocessor: A Systems Perspective.</cite> IEEE Computer Society, 1998.</p></li>
<li id="P700049702700000000000000000B470" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B470" epub:type="biblioentry"><p id="P7000497027000000000000000048D8A" data-uri="reference.xhtml#P7000497027000000000000000048D8A" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[102] </span>A. Silberschatz, P. Galvin, and G. Gagne. <cite class="pcalibre17 pcalibre2 pcalibre1">Operating Systems Concepts, Ninth Edition.</cite> Wiley, 2014.</p></li>
<li id="P700049702700000000000000000B472" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B472" epub:type="biblioentry"><p id="P7000497027000000000000000048D8B" data-uri="reference.xhtml#P7000497027000000000000000048D8B" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[103] </span>R. Skeel. Roundoff error and the Patriot missile. <cite class="pcalibre17 pcalibre2 pcalibre1">SIAM News</cite> 25(4):11, July 1992.</p></li>
<li id="P700049702700000000000000000B474" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B474" epub:type="biblioentry"><p id="P7000497027000000000000000048D8C" data-uri="reference.xhtml#P7000497027000000000000000048D8C" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[104] </span>A. Smith. Cache memories. <cite class="pcalibre17 pcalibre2 pcalibre1">ACM Computing Surveys</cite> 14(3), September 1982.</p></li>
<li id="P700049702700000000000000000B476" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B476" epub:type="biblioentry"><p id="P7000497027000000000000000048D8D" data-uri="reference.xhtml#P7000497027000000000000000048D8D" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[105] </span>E. H. Spafford. The Internet worm program: An analysis. Technical Report CSD-TR-823, Department of Computer Science, Purdue University, 1988.</p></li>
<li id="P700049702700000000000000000B478" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B478" epub:type="biblioentry"><p id="P7000497027000000000000000048D8E" data-uri="reference.xhtml#P7000497027000000000000000048D8E" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[106] </span>W. Stallings. <cite class="pcalibre17 pcalibre2 pcalibre1">Operating Systems: Internals and Design Principles, Eighth Edition.</cite> Prentice Hall, 2014.</p></li>
<li id="P700049702700000000000000000B47A" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B47A" epub:type="biblioentry"><p id="P7000497027000000000000000048D8F" data-uri="reference.xhtml#P7000497027000000000000000048D8F" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[107] </span>W. R. Stevens. <cite class="pcalibre17 pcalibre2 pcalibre1">TCP/IP Illustrated, Volume 3: TCP for Transactions, HTTP, NNTP and the Unix Domain Protocols.</cite> Addison-Wesley, 1996.</p></li>
<li id="P700049702700000000000000000B47C" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B47C" epub:type="biblioentry"><p id="P7000497027000000000000000048D90" data-uri="reference.xhtml#P7000497027000000000000000048D90" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[108] </span>W. R. Stevens. <cite class="pcalibre17 pcalibre2 pcalibre1">Unix Network Programming: Interprocess Communications, Second Edition</cite>, volume 2. Prentice Hall, 1998.</p></li>
<li id="P700049702700000000000000000B47E" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B47E" epub:type="biblioentry"><p id="P7000497027000000000000000048D91" data-uri="reference.xhtml#P7000497027000000000000000048D91" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[109] </span>W. R. Stevens and K. R. Fall. <cite class="pcalibre17 pcalibre2 pcalibre1">TCP/IP Illustrated, Volume 1: The Protocols, Second Edition.</cite> Addison-Wesley, 2011.</p></li>
<li id="P700049702700000000000000000B480" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B480" epub:type="biblioentry"><p id="P7000497027000000000000000048D92" data-uri="reference.xhtml#P7000497027000000000000000048D92" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[110] </span>W. R. Stevens, B. Fenner, and A. M. Rudoff. <cite class="pcalibre17 pcalibre2 pcalibre1">Unix Network Programming: The Sockets Networking API, Third Edition</cite>, volume 1. Prentice Hall, 2003.</p></li>
<li id="P700049702700000000000000000B482" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B482" epub:type="biblioentry"><p id="P7000497027000000000000000048D93" data-uri="reference.xhtml#P7000497027000000000000000048D93" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[111] </span>W. R. Stevens and S. A. Rago. <cite class="pcalibre17 pcalibre2 pcalibre1">Advanced Programming in the Unix Environment, Third Edition.</cite> Addison-Wesley, 2013.</p></li>
<li id="P700049702700000000000000000B484" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B484" epub:type="biblioentry"><p id="P7000497027000000000000000048D94" data-uri="reference.xhtml#P7000497027000000000000000048D94" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[112] </span>T. Stricker and T. Gross. Global address space, non-uniform bandwidth: A memory system performance characterization of parallel systems. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 3rd International Symposium on High Performance Computer Architecture (HPCA)</cite>, pages 168–179. IEEE, February 1997.</p></li>
<li id="P700049702700000000000000000B486" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B486" epub:type="biblioentry"><p id="P7000497027000000000000000048D95" data-uri="reference.xhtml#P7000497027000000000000000048D95" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre2 pcalibre5" id="P700049702700000000000000000B488" title="1052" data-uri="reference.xhtml#P700049702700000000000000000B488" epub:type="pagebreak"></span><span class="pcalibre1 pcalibre21 pcalibre2">[113] </span>A. S. Tanenbaum and H. Bos. <cite class="pcalibre17 pcalibre2 pcalibre1">Modern Operating Systems, Fourth Edition</cite>. Prentice Hall, 2015.</p></li>
<li id="P700049702700000000000000000B489" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B489" epub:type="biblioentry"><p id="P7000497027000000000000000048D96" data-uri="reference.xhtml#P7000497027000000000000000048D96" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[114] </span>A. S. Tanenbaum and D. Wetherall. <cite class="pcalibre17 pcalibre2 pcalibre1">Computer Networks, Fifth Edition</cite>. Prentice Hall, 2010.</p></li>
<li id="P700049702700000000000000000B48B" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B48B" epub:type="biblioentry"><p id="P7000497027000000000000000048D97" data-uri="reference.xhtml#P7000497027000000000000000048D97" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[115] </span>K. P. Wadleigh and I. L. Crawford. <cite class="pcalibre17 pcalibre2 pcalibre1">Software Optimization for High-Performance Computing: Creating Faster Applications</cite>. Prentice Hall, 2000.</p></li>
<li id="P700049702700000000000000000B48D" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B48D" epub:type="biblioentry"><p id="P7000497027000000000000000048D98" data-uri="reference.xhtml#P7000497027000000000000000048D98" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[116] </span>J. F. Wakerly. <cite class="pcalibre17 pcalibre2 pcalibre1">Digital Design Principles and Practices, Fourth Edition</cite>. Prentice Hall, 2005.</p></li>
<li id="P700049702700000000000000000B48F" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B48F" epub:type="biblioentry"><p id="P7000497027000000000000000048D99" data-uri="reference.xhtml#P7000497027000000000000000048D99" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[117] </span>M. V. Wilkes. Slave memories and dynamic storage allocation. <cite class="pcalibre17 pcalibre2 pcalibre1">IEEE Transactions on Electronic Computers</cite>, EC-14(2), April 1965.</p></li>
<li id="P700049702700000000000000000B491" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B491" epub:type="biblioentry"><p id="P7000497027000000000000000048D9A" data-uri="reference.xhtml#P7000497027000000000000000048D9A" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[118] </span>P.Wilson, M. Johnstone, M. Neely, and D. Boles. Dynamic storage allocation: A survey and critical review. In <cite class="pcalibre17 pcalibre2 pcalibre1">International Workshop on Memory Management</cite>, volume 986 of <cite class="pcalibre17 pcalibre2 pcalibre1">Lecture Notes in Computer Science</cite>, pages 1–116. Springer-Verlag, 1995.</p></li>
<li id="P700049702700000000000000000B493" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B493" epub:type="biblioentry"><p id="P7000497027000000000000000048D9B" data-uri="reference.xhtml#P7000497027000000000000000048D9B" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[119] </span>M. Wolf and M. Lam. A data locality algorithm. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 1991 ACM Conference on Programming Language Design and Implementation (PLDI)</cite>, pages 30–44, June 1991.</p></li>
<li id="P700049702700000000000000000B495" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B495" epub:type="biblioentry"><p id="P7000497027000000000000000048D9C" data-uri="reference.xhtml#P7000497027000000000000000048D9C" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[120] </span>G. R. Wright and W. R. Stevens. <cite class="pcalibre17 pcalibre2 pcalibre1">TCP/IP Illustrated, Volume 2: The Implementation</cite>. Addison-Wesley, 1995.</p></li>
<li id="P700049702700000000000000000B497" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B497" epub:type="biblioentry"><p id="P7000497027000000000000000048D9D" data-uri="reference.xhtml#P7000497027000000000000000048D9D" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[121] </span>J. Wylie, M. Bigrigg, J. Strunk, G. Ganger, H. Kiliccote, and P. Khosla. Survivable information storage systems. <cite class="pcalibre17 pcalibre2 pcalibre1">IEEE Computer</cite> 33:61–68, August 2000.</p></li>
<li id="P700049702700000000000000000B499" class="pcalibre1 pcalibre2 pcalibre329" data-uri="reference.xhtml#P700049702700000000000000000B499" epub:type="biblioentry"><p id="P7000497027000000000000000048D9E" data-uri="reference.xhtml#P7000497027000000000000000048D9E" class="pcalibre1 pcalibre2 pcalibre10"><span class="pcalibre1 pcalibre21 pcalibre2">[122] </span>T.-Y. Yeh and Y. N. Patt. Alternative implementation of two-level adaptive branch prediction. In <cite class="pcalibre17 pcalibre2 pcalibre1">Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA)</cite>, pages 451–461. ACM, 1998.</p></li>
</ol>
</section>
</section></body></html>
