$comment
	File created using the following command:
		vcd file ss4bit.msim.vcd -direction
$end
$date
	Sun May 23 12:48:33 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ss4bit_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var wire 1 # bang $end
$var wire 1 $ be $end
$var wire 1 % lon $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - LessThan0~2_combout $end
$var wire 1 . LessThan0~0_combout $end
$var wire 1 / LessThan0~1_combout $end
$var wire 1 0 comb~7_combout $end
$var wire 1 1 bang~0_combout $end
$var wire 1 2 bang$latch~combout $end
$var wire 1 3 LessThan0~3_combout $end
$var wire 1 4 comb~4_combout $end
$var wire 1 5 comb~5_combout $end
$var wire 1 6 lon$latch~combout $end
$var wire 1 7 LessThan1~1_combout $end
$var wire 1 8 LessThan1~0_combout $end
$var wire 1 9 LessThan1~2_combout $end
$var wire 1 : comb~6_combout $end
$var wire 1 ; be$latch~combout $end
$var wire 1 < A~combout [3] $end
$var wire 1 = A~combout [2] $end
$var wire 1 > A~combout [1] $end
$var wire 1 ? A~combout [0] $end
$var wire 1 @ B~combout [3] $end
$var wire 1 A B~combout [2] $end
$var wire 1 B B~combout [1] $end
$var wire 1 C B~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 !
b1001 "
0#
0$
1%
x&
0'
1(
x)
1*
1+
1,
1-
0.
1/
10
11
02
13
04
05
16
07
08
09
1:
0;
0?
1>
0=
1<
1C
0B
0A
1@
$end
#1000000
