0.7
2020.2
May 22 2024
19:03:11
C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.gen/sources_1/ip/blk_mem_gen_0_2/sim/blk_mem_gen_0.v,1734212226,verilog,,C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.gen/sources_1/ip/vio_0_1/sim/vio_0.v,,blk_mem_gen_0,,,,,,,,
C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.gen/sources_1/ip/ila_0/sim/ila_0.v,1732930763,verilog,,C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sim_1/new/tb_top.v,,ila_0,,,,,,,,
C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.gen/sources_1/ip/vio_0_1/sim/vio_0.v,1732928468,verilog,,C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.gen/sources_1/ip/ila_0/sim/ila_0.v,,vio_0,,,,,,,,
C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sim_1/new/tb_top.v,1732190094,verilog,,,,tb,,,,,,,,
C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v,1734211152,verilog,,C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v;C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.gen/sources_1/ip/blk_mem_gen_0_2/sim/blk_mem_gen_0.v,,top,,,,,,,,
