$date
	Sun Oct 23 08:08:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1019595
b110 !
1"
#1019598
b110 &
b110 %
1$
#1019599
0"
#1019602
b11 &
b11 %
#1019606
b1010 &
b1010 %
#1019610
b101 &
b101 %
#1019614
b10000 &
b10000 %
#1019618
b1000 &
b1000 %
#1019622
b100 &
b100 %
#1019626
b10 &
b10 %
#1019630
b1 &
1#
b1 %
#1019634
b0 &
b0 %
0#
0$
#1966105
b11101 !
1"
#1966106
b11101 &
b11101 %
1$
#1966107
0"
#1966110
b1011000 &
b1011000 %
#1966114
b101100 &
b101100 %
#1966118
b10110 &
b10110 %
#1966122
b1011 &
b1011 %
#1966126
b100010 &
b100010 %
#1966130
b10001 &
b10001 %
#1966134
b110100 &
b110100 %
#1966138
b11010 &
b11010 %
#1966142
b1101 &
b1101 %
#1966146
b101000 &
b101000 %
#1966150
b10100 &
b10100 %
#1966154
b1010 &
b1010 %
#1966158
b101 &
b101 %
#1966162
b10000 &
b10000 %
#1966166
b1000 &
b1000 %
#1966170
b100 &
b100 %
#1966174
b10 &
b10 %
#1966178
b1 &
b1 %
1#
#1966182
b0 &
0#
b0 %
0$
#3007762
b1011 &
b1011 %
1$
b1011 !
1"
#3007763
0"
#3007766
b100010 &
b100010 %
#3007770
b10001 &
b10001 %
#3007774
b110100 &
b110100 %
#3007778
b11010 &
b11010 %
#3007782
b1101 &
b1101 %
#3007786
b101000 &
b101000 %
#3007790
b10100 &
b10100 %
#3007794
b1010 &
b1010 %
#3007798
b101 &
b101 %
#3007802
b10000 &
b10000 %
#3007806
b1000 &
b1000 %
#3007810
b100 &
b100 %
#3007814
b10 &
b10 %
#3007818
b1 &
b1 %
1#
#3007822
b0 &
0#
b0 %
0$
#4500012
