0.7
2020.1
May 27 2020
19:59:15
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/AESL_axi_master_gmem0.v,1702435844,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/AESL_axi_master_gmem1.v,1702435844,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/AESL_axi_slave_control.v,1702435844,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1702435845,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/AESL_deadlock_detector.v,1702435845,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/AESL_deadlock_report_unit.v,1702435845,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn.autotb.v,1702435845,systemVerilog,,,,apatb_gsn_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn.v,1702435824,systemVerilog,,,,gsn,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_control_s_axi.v,1702435825,systemVerilog,,,,gsn_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_fifo_w64_d3_S.v,1702435825,systemVerilog,,,,gsn_fifo_w64_d3_S;gsn_fifo_w64_d3_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_fsqrt_32ns_32ns_32_17_no_dsp_1.v,1702435825,systemVerilog,,,,gsn_fsqrt_32ns_32ns_32_17_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_gau6.v,1702435821,systemVerilog,,,,gsn_gau6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_gau6_line_buf.v,1702435825,systemVerilog,,,,gsn_gau6_line_buf;gsn_gau6_line_buf_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_gau_buf.v,1702435825,systemVerilog,,,,gsn_gau_buf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_gau_buf_memcore.v,1702435825,systemVerilog,,,,gsn_gau_buf_memcore;gsn_gau_buf_memcore_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_gmem0_m_axi.v,1702435825,systemVerilog,,,,gsn_gmem0_m_axi;gsn_gmem0_m_axi_buffer;gsn_gmem0_m_axi_decoder;gsn_gmem0_m_axi_fifo;gsn_gmem0_m_axi_read;gsn_gmem0_m_axi_reg_slice;gsn_gmem0_m_axi_throttl;gsn_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_gmem1_m_axi.v,1702435825,systemVerilog,,,,gsn_gmem1_m_axi;gsn_gmem1_m_axi_buffer;gsn_gmem1_m_axi_decoder;gsn_gmem1_m_axi_fifo;gsn_gmem1_m_axi_read;gsn_gmem1_m_axi_reg_slice;gsn_gmem1_m_axi_throttl;gsn_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_mac_muladd_11s_11s_22s_22_4_1.v,1702435825,systemVerilog,,,,gsn_mac_muladd_11s_11s_22s_22_4_1;gsn_mac_muladd_11s_11s_22s_22_4_1_DSP48_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_mul_7ns_5ns_11_1_1.v,1702435825,systemVerilog,,,,gsn_mul_7ns_5ns_11_1_1;gsn_mul_7ns_5ns_11_1_1_Multiplier_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_mul_mul_11s_11s_22_4_1.v,1702435825,systemVerilog,,,,gsn_mul_mul_11s_11s_22_4_1;gsn_mul_mul_11s_11s_22_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_mul_mul_11s_11s_31_4_1.v,1702435825,systemVerilog,,,,gsn_mul_mul_11s_11s_31_4_1;gsn_mul_mul_11s_11s_31_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_mul_mul_11s_8ns_28_4_1.v,1702435825,systemVerilog,,,,gsn_mul_mul_11s_8ns_28_4_1;gsn_mul_mul_11s_8ns_28_4_1_DSP48_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_mul_mul_11s_8s_28_4_1.v,1702435825,systemVerilog,,,,gsn_mul_mul_11s_8s_28_4_1;gsn_mul_mul_11s_8s_28_4_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_nms.v,1702435823,systemVerilog,,,,gsn_nms,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_nms_line_buf.v,1702435825,systemVerilog,,,,gsn_nms_line_buf;gsn_nms_line_buf_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_sdiv_20s_11s_20_24_1.v,1702435825,systemVerilog,,,,gsn_sdiv_20s_11s_20_24_1;gsn_sdiv_20s_11s_20_24_1_div;gsn_sdiv_20s_11s_20_24_1_div_u,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_sitofp_32s_32_6_no_dsp_1.v,1702435825,systemVerilog,,,,gsn_sitofp_32s_32_6_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/gsn_sobel.v,1702435822,systemVerilog,,,,gsn_sobel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/ip/xil_defaultlib/gsn_ap_fsqrt_15_no_dsp_32.vhd,1702435869,vhdl,,,,gsn_ap_fsqrt_15_no_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/luoyanl2/ece527_taskpar/fpga_dataflow/gsn_hls/test.prj/solution1/sim/verilog/ip/xil_defaultlib/gsn_ap_sitofp_4_no_dsp_32.vhd,1702435868,vhdl,,,,gsn_ap_sitofp_4_no_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
