# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 41
set hasByteEnable 0
set MemName tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config3_s_tanh_tabdEe
set CoreName ap_simcore_mem
set PortList { 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 }
set DataWd 11
set AddrRange 1024
set AddrWd 10
set TrueReset 0
set IsROM 1
set ROMData { "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000000" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000001" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000010" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000011" "10000000100" "10000000100" "10000000100" "10000000100" "10000000100" "10000000100" "10000000100" "10000000100" "10000000100" "10000000100" "10000000100" "10000000100" "10000000100" "10000000100" "10000000100" "10000000101" "10000000101" "10000000101" "10000000101" "10000000101" "10000000101" "10000000101" "10000000101" "10000000101" "10000000101" "10000000101" "10000000110" "10000000110" "10000000110" "10000000110" "10000000110" "10000000110" "10000000110" "10000000110" "10000000110" "10000000110" "10000000111" "10000000111" "10000000111" "10000000111" "10000000111" "10000000111" "10000000111" "10000000111" "10000000111" "10000001000" "10000001000" "10000001000" "10000001000" "10000001000" "10000001000" "10000001000" "10000001001" "10000001001" "10000001001" "10000001001" "10000001001" "10000001001" "10000001001" "10000001010" "10000001010" "10000001010" "10000001010" "10000001010" "10000001010" "10000001011" "10000001011" "10000001011" "10000001011" "10000001011" "10000001011" "10000001100" "10000001100" "10000001100" "10000001100" "10000001100" "10000001101" "10000001101" "10000001101" "10000001101" "10000001101" "10000001110" "10000001110" "10000001110" "10000001110" "10000001111" "10000001111" "10000001111" "10000001111" "10000010000" "10000010000" "10000010000" "10000010000" "10000010001" "10000010001" "10000010001" "10000010001" "10000010010" "10000010010" "10000010010" "10000010010" "10000010011" "10000010011" "10000010011" "10000010100" "10000010100" "10000010100" "10000010101" "10000010101" "10000010101" "10000010110" "10000010110" "10000010110" "10000010111" "10000010111" "10000010111" "10000011000" "10000011000" "10000011001" "10000011001" "10000011001" "10000011010" "10000011010" "10000011011" "10000011011" "10000011011" "10000011100" "10000011100" "10000011101" "10000011101" "10000011110" "10000011110" "10000011111" "10000011111" "10000100000" "10000100000" "10000100001" "10000100001" "10000100010" "10000100010" "10000100011" "10000100011" "10000100100" "10000100100" "10000100101" "10000100101" "10000100110" "10000100111" "10000100111" "10000101000" "10000101001" "10000101001" "10000101010" "10000101010" "10000101011" "10000101100" "10000101100" "10000101101" "10000101110" "10000101111" "10000101111" "10000110000" "10000110001" "10000110010" "10000110010" "10000110011" "10000110100" "10000110101" "10000110101" "10000110110" "10000110111" "10000111000" "10000111001" "10000111010" "10000111011" "10000111100" "10000111100" "10000111101" "10000111110" "10000111111" "10001000000" "10001000001" "10001000010" "10001000011" "10001000100" "10001000101" "10001000110" "10001000111" "10001001001" "10001001010" "10001001011" "10001001100" "10001001101" "10001001110" "10001001111" "10001010001" "10001010010" "10001010011" "10001010100" "10001010110" "10001010111" "10001011000" "10001011010" "10001011011" "10001011100" "10001011110" "10001011111" "10001100001" "10001100010" "10001100100" "10001100101" "10001100111" "10001101000" "10001101010" "10001101011" "10001101101" "10001101110" "10001110000" "10001110010" "10001110100" "10001110101" "10001110111" "10001111001" "10001111011" "10001111100" "10001111110" "10010000000" "10010000010" "10010000100" "10010000110" "10010001000" "10010001010" "10010001100" "10010001110" "10010010000" "10010010010" "10010010100" "10010010110" "10010011001" "10010011011" "10010011101" "10010011111" "10010100010" "10010100100" "10010100110" "10010101001" "10010101011" "10010101110" "10010110000" "10010110011" "10010110101" "10010111000" "10010111011" "10010111101" "10011000000" "10011000011" "10011000110" "10011001000" "10011001011" "10011001110" "10011010001" "10011010100" "10011010111" "10011011010" "10011011101" "10011100000" "10011100011" "10011100111" "10011101010" "10011101101" "10011110000" "10011110100" "10011110111" "10011111010" "10011111110" "10100000001" "10100000101" "10100001001" "10100001100" "10100010000" "10100010100" "10100010111" "10100011011" "10100011111" "10100100011" "10100100111" "10100101011" "10100101111" "10100110011" "10100110111" "10100111011" "10100111111" "10101000011" "10101001000" "10101001100" "10101010000" "10101010101" "10101011001" "10101011110" "10101100010" "10101100111" "10101101100" "10101110000" "10101110101" "10101111010" "10101111111" "10110000100" "10110001001" "10110001110" "10110010011" "10110011000" "10110011101" "10110100010" "10110100111" "10110101100" "10110110010" "10110110111" "10110111101" "10111000010" "10111001000" "10111001101" "10111010011" "10111011000" "10111011110" "10111100100" "10111101010" "10111110000" "10111110101" "10111111011" "11000000001" "11000000111" "11000001101" "11000010100" "11000011010" "11000100000" "11000100110" "11000101101" "11000110011" "11000111001" "11001000000" "11001000110" "11001001101" "11001010011" "11001011010" "11001100001" "11001100111" "11001101110" "11001110101" "11001111100" "11010000011" "11010001010" "11010010001" "11010011000" "11010011111" "11010100110" "11010101101" "11010110100" "11010111011" "11011000010" "11011001010" "11011010001" "11011011000" "11011011111" "11011100111" "11011101110" "11011110110" "11011111101" "11100000101" "11100001100" "11100010100" "11100011011" "11100100011" "11100101011" "11100110010" "11100111010" "11101000010" "11101001001" "11101010001" "11101011001" "11101100001" "11101101001" "11101110000" "11101111000" "11110000000" "11110001000" "11110010000" "11110011000" "11110100000" "11110101000" "11110110000" "11110111000" "11111000000" "11111001000" "11111010000" "11111011000" "11111100000" "11111101000" "11111110000" "11111111000" "00000000000" "00000000111" "00000001111" "00000010111" "00000011111" "00000100111" "00000101111" "00000110111" "00000111111" "00001000111" "00001001111" "00001010111" "00001011111" "00001100111" "00001101111" "00001110111" "00001111111" "00010000111" "00010001111" "00010010110" "00010011110" "00010100110" "00010101110" "00010110110" "00010111101" "00011000101" "00011001101" "00011010100" "00011011100" "00011100100" "00011101011" "00011110011" "00011111010" "00100000010" "00100001001" "00100010001" "00100011000" "00100100000" "00100100111" "00100101110" "00100110101" "00100111101" "00101000100" "00101001011" "00101010010" "00101011001" "00101100000" "00101100111" "00101101110" "00101110101" "00101111100" "00110000011" "00110001010" "00110010001" "00110011000" "00110011110" "00110100101" "00110101100" "00110110010" "00110111001" "00110111111" "00111000110" "00111001100" "00111010010" "00111011001" "00111011111" "00111100101" "00111101011" "00111110010" "00111111000" "00111111110" "01000000100" "01000001010" "01000001111" "01000010101" "01000011011" "01000100001" "01000100111" "01000101100" "01000110010" "01000110111" "01000111101" "01001000010" "01001001000" "01001001101" "01001010011" "01001011000" "01001011101" "01001100010" "01001100111" "01001101100" "01001110001" "01001110110" "01001111011" "01010000000" "01010000101" "01010001010" "01010001111" "01010010011" "01010011000" "01010011101" "01010100001" "01010100110" "01010101010" "01010101111" "01010110011" "01010110111" "01010111100" "01011000000" "01011000100" "01011001000" "01011001100" "01011010000" "01011010100" "01011011000" "01011011100" "01011100000" "01011100100" "01011101000" "01011101011" "01011101111" "01011110011" "01011110110" "01011111010" "01011111110" "01100000001" "01100000101" "01100001000" "01100001011" "01100001111" "01100010010" "01100010101" "01100011000" "01100011100" "01100011111" "01100100010" "01100100101" "01100101000" "01100101011" "01100101110" "01100110001" "01100110100" "01100110111" "01100111001" "01100111100" "01100111111" "01101000010" "01101000100" "01101000111" "01101001010" "01101001100" "01101001111" "01101010001" "01101010100" "01101010110" "01101011001" "01101011011" "01101011101" "01101100000" "01101100010" "01101100100" "01101100110" "01101101001" "01101101011" "01101101101" "01101101111" "01101110001" "01101110011" "01101110101" "01101110111" "01101111001" "01101111011" "01101111101" "01101111111" "01110000001" "01110000011" "01110000100" "01110000110" "01110001000" "01110001010" "01110001011" "01110001101" "01110001111" "01110010001" "01110010010" "01110010100" "01110010101" "01110010111" "01110011000" "01110011010" "01110011011" "01110011101" "01110011110" "01110100000" "01110100001" "01110100011" "01110100100" "01110100101" "01110100111" "01110101000" "01110101001" "01110101011" "01110101100" "01110101101" "01110101110" "01110110000" "01110110001" "01110110010" "01110110011" "01110110100" "01110110101" "01110110110" "01110111000" "01110111001" "01110111010" "01110111011" "01110111100" "01110111101" "01110111110" "01110111111" "01111000000" "01111000001" "01111000010" "01111000011" "01111000011" "01111000100" "01111000101" "01111000110" "01111000111" "01111001000" "01111001001" "01111001010" "01111001010" "01111001011" "01111001100" "01111001101" "01111001101" "01111001110" "01111001111" "01111010000" "01111010000" "01111010001" "01111010010" "01111010011" "01111010011" "01111010100" "01111010101" "01111010101" "01111010110" "01111010110" "01111010111" "01111011000" "01111011000" "01111011001" "01111011010" "01111011010" "01111011011" "01111011011" "01111011100" "01111011100" "01111011101" "01111011101" "01111011110" "01111011110" "01111011111" "01111011111" "01111100000" "01111100000" "01111100001" "01111100001" "01111100010" "01111100010" "01111100011" "01111100011" "01111100100" "01111100100" "01111100100" "01111100101" "01111100101" "01111100110" "01111100110" "01111100110" "01111100111" "01111100111" "01111101000" "01111101000" "01111101000" "01111101001" "01111101001" "01111101001" "01111101010" "01111101010" "01111101010" "01111101011" "01111101011" "01111101011" "01111101100" "01111101100" "01111101100" "01111101101" "01111101101" "01111101101" "01111101101" "01111101110" "01111101110" "01111101110" "01111101110" "01111101111" "01111101111" "01111101111" "01111101111" "01111110000" "01111110000" "01111110000" "01111110000" "01111110001" "01111110001" "01111110001" "01111110001" "01111110010" "01111110010" "01111110010" "01111110010" "01111110010" "01111110011" "01111110011" "01111110011" "01111110011" "01111110011" "01111110100" "01111110100" "01111110100" "01111110100" "01111110100" "01111110100" "01111110101" "01111110101" "01111110101" "01111110101" "01111110101" "01111110101" "01111110110" "01111110110" "01111110110" "01111110110" "01111110110" "01111110110" "01111110110" "01111110111" "01111110111" "01111110111" "01111110111" "01111110111" "01111110111" "01111110111" "01111111000" "01111111000" "01111111000" "01111111000" "01111111000" "01111111000" "01111111000" "01111111000" "01111111000" "01111111001" "01111111001" "01111111001" "01111111001" "01111111001" "01111111001" "01111111001" "01111111001" "01111111001" "01111111001" "01111111010" "01111111010" "01111111010" "01111111010" "01111111010" "01111111010" "01111111010" "01111111010" "01111111010" "01111111010" "01111111010" "01111111011" "01111111011" "01111111011" "01111111011" "01111111011" "01111111011" "01111111011" "01111111011" "01111111011" "01111111011" "01111111011" "01111111011" "01111111011" "01111111011" "01111111011" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111100" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111101" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111110" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" "01111111111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.158
set ClkPeriod 5
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 64 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 64 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name data_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_0_V_read \
    op interface \
    ports { data_0_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name data_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_1_V_read \
    op interface \
    ports { data_1_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name data_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_2_V_read \
    op interface \
    ports { data_2_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name data_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_3_V_read \
    op interface \
    ports { data_3_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name data_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_4_V_read \
    op interface \
    ports { data_4_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name data_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_5_V_read \
    op interface \
    ports { data_5_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name data_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_6_V_read \
    op interface \
    ports { data_6_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name data_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_7_V_read \
    op interface \
    ports { data_7_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name data_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_8_V_read \
    op interface \
    ports { data_8_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name data_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_9_V_read \
    op interface \
    ports { data_9_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name data_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_10_V_read \
    op interface \
    ports { data_10_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name data_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_11_V_read \
    op interface \
    ports { data_11_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name data_12_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_12_V_read \
    op interface \
    ports { data_12_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name data_13_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_13_V_read \
    op interface \
    ports { data_13_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name data_14_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_14_V_read \
    op interface \
    ports { data_14_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name data_15_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_15_V_read \
    op interface \
    ports { data_15_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name data_16_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_16_V_read \
    op interface \
    ports { data_16_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name data_17_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_17_V_read \
    op interface \
    ports { data_17_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name data_18_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_18_V_read \
    op interface \
    ports { data_18_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name data_19_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_19_V_read \
    op interface \
    ports { data_19_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name data_20_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_20_V_read \
    op interface \
    ports { data_20_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name data_21_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_21_V_read \
    op interface \
    ports { data_21_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name data_22_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_22_V_read \
    op interface \
    ports { data_22_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name data_23_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_23_V_read \
    op interface \
    ports { data_23_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name data_24_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_24_V_read \
    op interface \
    ports { data_24_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name data_25_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_25_V_read \
    op interface \
    ports { data_25_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name data_26_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_26_V_read \
    op interface \
    ports { data_26_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name data_27_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_27_V_read \
    op interface \
    ports { data_27_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name data_28_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_28_V_read \
    op interface \
    ports { data_28_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name data_29_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_29_V_read \
    op interface \
    ports { data_29_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name data_30_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_30_V_read \
    op interface \
    ports { data_30_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name data_31_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_31_V_read \
    op interface \
    ports { data_31_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name data_32_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_32_V_read \
    op interface \
    ports { data_32_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name data_33_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_33_V_read \
    op interface \
    ports { data_33_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name data_34_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_34_V_read \
    op interface \
    ports { data_34_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name data_35_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_35_V_read \
    op interface \
    ports { data_35_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name data_36_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_36_V_read \
    op interface \
    ports { data_36_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name data_37_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_37_V_read \
    op interface \
    ports { data_37_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name data_38_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_38_V_read \
    op interface \
    ports { data_38_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name data_39_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_39_V_read \
    op interface \
    ports { data_39_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name data_40_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_40_V_read \
    op interface \
    ports { data_40_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name data_41_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_41_V_read \
    op interface \
    ports { data_41_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name data_42_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_42_V_read \
    op interface \
    ports { data_42_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name data_43_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_43_V_read \
    op interface \
    ports { data_43_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name data_44_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_44_V_read \
    op interface \
    ports { data_44_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name data_45_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_45_V_read \
    op interface \
    ports { data_45_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name data_46_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_46_V_read \
    op interface \
    ports { data_46_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name data_47_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_47_V_read \
    op interface \
    ports { data_47_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name data_48_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_48_V_read \
    op interface \
    ports { data_48_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name data_49_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_49_V_read \
    op interface \
    ports { data_49_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name data_50_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_50_V_read \
    op interface \
    ports { data_50_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name data_51_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_51_V_read \
    op interface \
    ports { data_51_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name data_52_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_52_V_read \
    op interface \
    ports { data_52_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name data_53_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_53_V_read \
    op interface \
    ports { data_53_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name data_54_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_54_V_read \
    op interface \
    ports { data_54_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name data_55_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_55_V_read \
    op interface \
    ports { data_55_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name data_56_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_56_V_read \
    op interface \
    ports { data_56_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name data_57_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_57_V_read \
    op interface \
    ports { data_57_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name data_58_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_58_V_read \
    op interface \
    ports { data_58_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name data_59_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_59_V_read \
    op interface \
    ports { data_59_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name data_60_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_60_V_read \
    op interface \
    ports { data_60_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name data_61_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_61_V_read \
    op interface \
    ports { data_61_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name data_62_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_62_V_read \
    op interface \
    ports { data_62_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name data_63_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_63_V_read \
    op interface \
    ports { data_63_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -5 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


