Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Aug 29 04:19:51 2016
| Host         : fpgaserv running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_control_sets -verbose -file VC707_Gen2x8If128_control_sets_placed.rpt
| Design       : VC707_Gen2x8If128
| Device       : xc7vx485t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   621 |
| Minimum Number of register sites lost to control set restrictions |  1673 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6007 |         1893 |
| No           | No                    | Yes                    |             201 |           66 |
| No           | Yes                   | No                     |            6278 |         2183 |
| Yes          | No                    | No                     |            4069 |         1018 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3540 |         1318 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                           Clock Signal                                          |                                                                                                             Enable Signal                                                                                                             |                                                                                  Set/Reset Signal                                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rMaxPayloadShift[1]_i_1_n_0                                                                                                          |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][5][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][0]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][4][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][0]                                                                                                            |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rMaxPayloadTrain[2]_i_1_n_0                                                                                                          |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet                |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                                  |                1 |              1 |
|  riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirSet           |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirClr                                                                                               |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnOffLastValid                                                                                                                                                           |                                                                                                                                                                                   |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                       |                                                                                                                                                                                   |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                     | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/init_state_r_reg[6]                                                                                                               |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                     | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                1 |              1 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK       |                                                                                                                                                                                                                                       |                                                                                                                                                                                   |                1 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[14]_i_1_n_0                                                                         |                2 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/user_reset_out_i_1_n_0                                                                                                                                |                1 |              2 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_all_bank_reg[1]                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/qcntr_r_reg[7]_0                                                                                                                  |                2 |              2 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][4][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][4][1][1]                                                                                                      |                2 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       |                                                                                                                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg_0                                                                                                            |                1 |              2 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][4][1][0]                                                                                                      |                1 |              2 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][0]                                                                                                             |                2 |              2 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                                                    |                                                                                                                                                                                   |                1 |              2 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][0]                                                                                                             |                1 |              3 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_all_bank_reg[1]                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][1]                                                                                                            |                3 |              3 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][0]                                                                                                             |                2 |              3 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][0]                                                                                                            |                1 |              3 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][6][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][4][1][1]                                                                                                      |                1 |              3 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg_0                                                                                                            |                2 |              3 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                        | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][0]                                                                                                            |                1 |              3 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rdlvl_dqs_tap_cnt_r_reg[0][6][3][1]                                                                                               |                1 |              3 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rdlvl_dqs_tap_cnt_r_reg[0][6][3][0]                                                                                               |                1 |              3 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                         | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[6][0]                                                                                                   |                2 |              3 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                          | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_byte_cnt                                                                                                                        | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_106_in                                                                       |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                          | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                            | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/qcntr_r_reg[7]_0                                                                                                                  |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                             | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                   | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                         | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                               |                3 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0_1                                                                                           | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                            |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][1]                                                                                                            |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0_0                                                                                      | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                          |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[11]_i_1_n_0                                                                                 |                                                                                                                                                                                   |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/reset_extender_inst/rst_counter/E[0]                                                                                                                                                                                 | riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/rCtrValue_reg[0][0]                                                                                                  |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapState[3]_i_1_n_0                                                                                                                                                                     | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                           |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wait_cnt_r_reg[3][0]                                                                                                              |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                             | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/init_state_r_reg[6]                                                                                                               |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/gen_byte_sel_div1.byte_sel_cnt_reg[0][0]          |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                      | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[50]                                                                                                     |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                        | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[50]                                                                                                     |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/dqs_count_r_reg[3][0]                                                                                                             |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                3 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0_0                                                                                                         | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[47]                                                                          |                                                                                                                                                                                   |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[7]                                                                           |                                                                                                                                                                                   |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][4][1][1]                                                                                                      |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                            |                                                                                                                                                                                   |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[15]                                                                          |                                                                                                                                                                                   |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[29]                                                                          | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[24]                      |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[35]                                                                          | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[32]                      |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[39]_0                                                                        |                                                                                                                                                                                   |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__0_n_0                         |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                   |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                   |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                   |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMaxPayloadShift[2]                                                                                                    |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/_wTxMuxSelectReady                                                                                | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][3]_0                        |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                3 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][0]                                                                                                            |                4 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                   |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/stg3_init_val_reg[0]                                                                                                              |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][39]                                                                                         |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][36]_0                                                                                       |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                3 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/RST0                                                                                                             |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/RST00_out                                                                                                              |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_0                                                                   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][3]_0                        |                2 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                 | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                             | dramcon/u_dram/u_dram_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/pcie_top_i/pcie_7x_i/cfg_dcommand[14]                                                                                                                 |                1 |              4 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][0]                                                                                                             |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][0]                                                                                                             |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/fine_inc_reg[6][1]                                                                                                                |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/wEnable                                                                                                                                                            | riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/rCtrValue[4]_i_1__7_n_0                                                                                        |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                                                                                              | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                         |                3 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][0]                                                                                                             |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][4][1][0]                                                                                                      |                4 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/fine_inc_reg[6][1]                                                                                                                |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/fine_inc_reg[6][1]                                                                                                                |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/Q[1]                                                                                                                                                     |                                                                                                                                                                                   |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/fine_inc_reg[6][1]                                                                                                                |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                                                                                                 | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                         |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].perfifo_ctr_inst/p_0_in                                                                              | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/fine_inc_reg[6][1]                                                                                                                |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/fine_inc_reg[6][1]                                                                                                                |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                        |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                       |                                                                                                                                                                                   |                3 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rLen[4]_i_1__0_n_0                                                                                                     |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][6][4]_i_1_n_0                                                                                                 |                                                                                                                                                                                   |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                               | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wrcal_pat_resume_r_reg                                                                                                            |                4 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][4][4]_i_1_n_0                                                                                                 |                                                                                                                                                                                   |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                 |                                                                                                                                                                                   |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                 |                                                                                                                                                                                   |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                 |                                                                                                                                                                                   |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                           | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rdlvl_dqs_tap_cnt_r_reg[0][6][3][1]                                                                                               |                3 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                        |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                        |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                        |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                        |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                        |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                        |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                                                                                              | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                         |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                 | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                        |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and[4]_i_1_n_0                                                                             | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wrcal_pat_resume_r_reg                                                                                                            |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]_i_1__6_n_0                                                                                                                              | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                         |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/index[4]_i_1__5_n_0                                                                                                                              | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                         |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/index[4]_i_1__4_n_0                                                                                                                              | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                         |                3 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rLen[4]_i_1_n_0                                                                                                        |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/index[4]_i_1__3_n_0                                                                                                                              | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                         |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                                                                                              | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                         |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                              |                                                                                                                                                                                   |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][7][4][0]                                                                                                  |                                                                                                                                                                                   |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][5][4][0]                                                                                                  |                                                                                                                                                                                   |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/corse_inc_reg[6][2][0]                                                                                                            |                4 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/fine_inc_reg[6][1]                                                                                                                |                4 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/fine_inc_reg[6][1]                                                                                                                |                3 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].perfifo_ctr_inst/rCtrValue                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][0]                                                                                                             |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][0]                                                                                                             |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].perfifo_ctr_inst/rCtrValue                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][0]                                                                                                             |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].perfifo_ctr_inst/rCtrValue                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                  | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/complex_row0_rd_done1                                                                                                             |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][0]                                                                                                             |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_2_n_0                                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                              |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0        | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_controller.maint_wip_r_lcl_reg                                                           |                4 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                     | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][7][0]                                                              |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                                                                                                   | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__5_n_0                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                             | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].perfifo_ctr_inst/p_0_in                                                                              | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__4_n_0                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][0]                                                                                                             |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[4]_i_1_n_0                                                                        |                                                                                                                                                                                   |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].perfifo_ctr_inst/p_0_in                                                                              | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                2 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                     |                3 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/cal1_wait_cnt_r[4]_i_1_n_0                                                                    |                1 |              5 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__6_n_0                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__3_n_0                                                                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                |                2 |              5 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/reorderQueue/data_output/rTagCurr[5]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                   |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[6][0]                                                                                                   |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rdlvl_dqs_tap_cnt_r_reg[0][6][3][1]                                                                                               |                1 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/rx_engine_classic_inst/soff_shiftreg_inst/WR_EN0                                                                                                                                                              |                                                                                                                                                                                   |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                             | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/qcntr_r_reg[7]_0                                                                                                                  |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][6][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][4][1][0]                                                                                                      |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/_rState                                                                                                                                                                   | riffa/riffa_inst/channels[0].channel/channel/rxPort/AR[0]                                                                                                                         |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                           | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                5 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[6][0]                                                                                                   |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                   | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wrcal_pat_resume_r_reg                                                                                                            |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                      | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/first_edge_taps_r[5]_i_1_n_0                                                                  |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                        | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][4][1][1]                                                                                                      |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                     |                                                                                                                                                                                   |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rdlvl_dqs_tap_cnt_r_reg[0][6][3][1]                                                                                               |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/corse_inc_reg[6][2][1]                                                                                                            |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rdlvl_dqs_tap_cnt_r_reg[0][6][3][1]                                                                                               |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[6][0]                                                                                                   |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rMainState                                                                                                                                                                | riffa/riffa_inst/channels[0].channel/channel/rxPort/AR[0]                                                                                                                         |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                           | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[6][0]                                                                                                   |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][4][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][4][1][0]                                                                                                      |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/corse_inc_reg[6][2][1]                                                                                                            |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                 | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[5]_i_1_n_0                                                   |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[6][0]                                                                                                   |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                |                3 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/reorderQueue/data_output/rErrLast                                                                                                                                                                                    | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                           |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/reorderQueue/data_output/rTagCurr                                                                                                                                                                                    | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                           |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/second_edge_taps_r[5]_i_1_n_0                                                                 |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/right_edge_taps_r                                                                                                                 |                                                                                                                                                                                   |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[5]_1[0]                                                                  |                                                                                                                                                                                   |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                   |                                                                                                                                                                                   |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_ns                                                                                        |                                                                                                                                                                                   |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                        | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[8]                                                                                                                |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                      | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/sm_r_reg[0][0]                                                                                                                    |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/sm_r_reg[0][0]                                                                                                                    |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                      | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                        |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                         |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stg3_dec_val_reg[0][0]                                          |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                               |                4 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                               |                                                                                                                                                                                   |                4 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                                                                                                                         |                                                                                                                                                                                   |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/zero2fuzz_ns                                                                                        |                                                                                                                                                                                   |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[5]_0[0]                                                                  |                                                                                                                                                                                   |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[5]_2[0]                                                                  |                                                                                                                                                                                   |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[0]_0[0]                                                                   |                                                                                                                                                                                   |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[0][0]                                                                     |                                                                                                                                                                                   |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                      |                                                                                                                                                                                   |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0                                                                               | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                         |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt[5]_i_1_n_0                                                                            | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[8]                                                                                                                |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0              |                4 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                   | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0               |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                   | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0               |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                   | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0               |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                    | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                   |                1 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                                                                                                         |                                                                                                                                                                                   |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                                                                                                         |                                                                                                                                                                                   |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                     | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][1]                                                                                                            |                1 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                                                                                                            |                                                                                                                                                                                   |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                          | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/qcntr_r_reg[7]_0                                                                                                                  |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                               | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/qcntr_r_reg[7]_0                                                                                                                  |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/samp_cntr_r_reg[0]                                                                                                                |                5 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                             |                                                                                                                                                                                   |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                   | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                 |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                    | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                        |                                                                                                                                                                                   |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                         | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][0]                                                                                                            |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/qcntr_r_reg[7]_0                                                                                                                  |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0_0                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                    | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][1]                                                                                                            |                4 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                                                                                                                         |                                                                                                                                                                                   |                1 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                                                                                                                         |                                                                                                                                                                                   |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[23]                                                                          |                                                                                                                                                                                   |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[1]                                                                           |                                                                                                                                                                                   |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                                                                  | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                         |                3 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                                                                                                                         |                                                                                                                                                                                   |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/fuzz2oneeighty_r_reg[5][0]                                                                         |                                                                                                                                                                                   |                4 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                   | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0               |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                          | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wrcal_pat_resume_r_reg                                                                                                            |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb                                                                                    | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0              |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb27_out                                                                              | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0              |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb30_out                                                                              | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb33_out                                                                              | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb36_out                                                                              | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb39_out                                                                              | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rdlvl_cpt_tap_cnt_reg[5]_0                                                                            | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[8]                                                                                                                |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1_n_0                                                 |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_target_r_reg_n_0_[8]                   |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb42_out                                                                              | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0              |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0              |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                   | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0               |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb                                                                                          | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                         | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wrcal_pat_resume_r_reg                                                                                                            |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                           | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[8]                                                                                                                |                4 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0              |                4 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0              |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                   | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0               |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0              |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0              |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0              |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                   | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0               |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0              |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0              |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                   | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0               |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0              |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                    | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                |                2 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0              |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/E[0]                                                                                                                                                                                     | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                           |                1 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                      | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[50]                                                                                                     |                3 |              6 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                   | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0               |                2 |              6 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_0                                                                   |                                                                                                                                                                                   |                3 |              7 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       |                                                                                                                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pl_ltssm_state_q[5]_i_1_n_0                                                                                                                  |                2 |              7 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_aux_out0_reg[1]                                             |                1 |              7 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                3 |              7 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/corse_inc_reg[6][2][0]                                                                                                            |                4 |              7 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/_wTxMuxSelectReady                                                                                |                                                                                                                                                                                   |                3 |              7 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/psen                                                                                      | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/qcntr_r_reg[7]_0                                                                                                                  |                3 |              7 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/_rState                                                                                                                                                                   | riffa/riffa_inst/channels[0].channel/channel/rxPort/AR[0]                                                                                                                         |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                    | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/samp_cntr_r_reg[0]                                                                                                                |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                       |                                                                                                                                                                                   |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/_rState                                                                                                                                                                   | riffa/riffa_inst/channels[0].channel/channel/rxPort/AR[0]                                                                                                                         |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                            | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/samps_r_reg[9]_0[0]                                                                                                               |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][0]                                                                                                            |                1 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                   | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_71_out                                          |                4 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rTxState                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/SR[0]                                                                                                                 |                5 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0    | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rMainState                                                                                                                                                                | riffa/riffa_inst/channels[0].channel/channel/rxPort/AR[0]                                                                                                                         |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rRxState                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/AR[0]                                                                                                                         |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0 | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0 | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                3 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/E[0]                                                                                                                                                                                     |                                                                                                                                                                                   |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                      | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                7 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                              | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                              |                                                                                                                                                                                   |                2 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rFull_reg[0]                                                                                                          |                4 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                               | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/SR[0]                                             |                4 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                             | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][5][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/corse_inc_reg[6][2][1]                                                                                                            |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                    | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0                               |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                               | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_1_out                                           |                5 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                4 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/E[0]                                                                                                                                               |                                                                                                                                                                                   |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                    | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                3 |              8 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rFull_reg[0]                                                                                                          |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                               |                                                                                                                                                                                   |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                         |                                                                                                                                                                                   |                1 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                 |                                                                                                                                                                                   |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                7 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[26][0]                                                                                                                           | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[26]_0[0]                                                                                                                         | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_0[0]                                                                                                                         | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_2[0]                                                                                                                         | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_3[0]                                                                                                                         | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_5[0]                                                                                                                         | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[2][0]                                                                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[5][0]                                                                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                3 |              9 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                   | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/compare_err090_out                                                                                                                |                5 |              9 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/reorderQueue/data_output/rWords                                                                                                                                                                                      |                                                                                                                                                                                   |                4 |              9 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                             | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/corse_inc_reg[6][2][0]                                                                                                            |                3 |              9 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                               |                                                                                                                                                                                   |                2 |              9 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[8]                                                                                                                |                3 |              9 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                          |                                                                                                                                                                                   |                3 |              9 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/fine_inc_reg[6][1]                                                                                                                |                4 |              9 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wrcal_pat_resume_r_reg                                                                                                            |                9 |              9 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/corse_inc_reg[6][2][1]                                                                                                            |                3 |              9 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][7][2]_i_1_n_0                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/corse_inc_reg[6][2][1]                                                                                                            |                2 |              9 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/gen_stages[1].rValid_reg[1]                                                                                        |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/rMemory_reg_0[0]                                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                3 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/rAckCount_reg[0][0]                                                                                                           |                3 |             10 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                   | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                               |                3 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/rMemory_reg_0[0]                                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/wTxHdrReady                                                                                                                        | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData[1][10]_i_1__0_n_0                  |                2 |             10 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                2 |             10 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/corse_inc_reg[6][2][1]                                                                                                            |                3 |             11 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][0]                                                                                                            |                5 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rAckCount[10]_i_1__0_n_0                                                                                              |                3 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/reorderQueue/data_output/rDataAddr[10]_i_1_n_0                                                                                                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                           |                5 |             11 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rAckCount[10]_i_1_n_0                                                                                                 |                3 |             11 |
|  dramcon/u_dram/u_dram_mig/u_iodelay_ctrl/CLK                                                   | dramcon/u_dram/u_dram_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                  | dramcon/u_dram/u_dram_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                |                3 |             11 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rdlvl_dqs_tap_cnt_r_reg[0][6][3][0]                                                                                               |                4 |             12 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/qcntr_r_reg[7]_0                                                                                                                  |                6 |             12 |
|  dramcon/u_dram/u_dram_mig/u_iodelay_ctrl/CLK                                                   | dramcon/u_dram/u_dram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1_n_0                                                                                                                                | dramcon/u_dram/u_dram_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                4 |             12 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                   |               12 |             12 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                                                    | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                           |                2 |             12 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/wRdEn                                                                                                                                                                                   | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                           |                3 |             12 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                               | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                          |                3 |             12 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                 | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                          |                3 |             12 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/tap_ns                                                                                    | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/init_state_r_reg[6]                                                                                                               |                4 |             12 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/oneeighty_ns                                                                                        | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/samps_r_reg[9]_0[0]                                                                                                               |                3 |             12 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/zero_r_reg[11]                                                                                      | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/samps_r_reg[9]_0[0]                                                                                                               |                3 |             12 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/samples_cnt_r_reg[11][0]                                                                                                           | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wrcal_pat_resume_r_reg                                                                                                            |                2 |             12 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/reorderQueue/data_input/rValid0[3]                                                                                                                                                                                   |                                                                                                                                                                                   |                3 |             12 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                  |                                                                                                                                                                                   |                3 |             12 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_2_reg[0]                                        |                3 |             12 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                3 |             12 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_sync_r1_reg                           |                5 |             13 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][0]                                                                                                            |                5 |             13 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                5 |             14 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             14 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                        | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |                4 |             14 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                5 |             14 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             14 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                        | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/sm_r_reg[0][0]                                                                                                                    |                9 |             14 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                5 |             14 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                6 |             14 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt_reg[13]_0                                                                                                        | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                   |                4 |             14 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                4 |             14 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                7 |             14 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/hdr_register_127_64/WR_EN0                                                                                                                                             |                                                                                                                                                                                   |                7 |             14 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/sel                                                                                                          | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/clear                                         |                4 |             15 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/sel                                                                                                        | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/clear                                         |                4 |             15 |
|  dramcon/u_dram/u_dram_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                           |                4 |             15 |
|  dramcon/u_dram/u_dram_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                4 |             15 |
|  dramcon/u_dram/u_dram_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                           |                2 |             15 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/reorderQueue/data_input/rFinish[47]_i_1_n_0                                                                                                                      |                3 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/reorderQueue/data_input/rFinish[63]_i_1_n_0                                                                                                                      |                4 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | PCIeGen2x8If128_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                                                                                                 | PCIeGen2x8If128_i/inst/inst/pcie_top_i/cfg_bus_number_d[7]_i_1_n_0                                                                                                                |                4 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/reorderQueue/data_input/rFinish[31]_i_1_n_0                                                                                                                      |                3 |             16 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_we                                                                                                                                                                 |                                                                                                                                                                                   |                2 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/reorderQueue/data_input/rFinish[15]_i_1_n_0                                                                                                                      |                5 |             16 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[6][0]                                                                                                   |                6 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/reorderQueue/data_input/WEA0                                                                                                                                                                                         |                                                                                                                                                                                   |                4 |             16 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                   |                5 |             16 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[8]                                                                                                                |               10 |             16 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                        | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[64]                                 |               13 |             16 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/E[0]                                                                                                                                     | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                           |                5 |             17 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                             |                9 |             19 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/AR[0]                                                                                                                         |                7 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                             |                9 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                             |               10 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                             |               11 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                             |                7 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                             |                8 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                             |               10 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                             |               10 |             19 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                6 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                4 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                4 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/E[0]                                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                4 |             20 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                            | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                    |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/E[0]                                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                4 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                                              | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/E[0]                                                              | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                                              | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                6 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/E[0]                                                              | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                9 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/E[0]                                                              | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |                6 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_1[0]                                                                                                                                                             | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                  |                3 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/rRdPtr0                                                                                                                                                               | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                  |                5 |             20 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       |                                                                                                                                                                                                                                       |                                                                                                                                                                                   |                6 |             21 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                                                                                                      | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__10_n_0                                                                          |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                                                                                                      | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__12_n_0                                                                          |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                                                      | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                                           |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/E[0]                                                                                                                                                               | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rFull_reg[0]                                                                                                          |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/E[0]                                                                                                                                                               | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rFull_reg[0]                                                                                                          |                5 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                                                      | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                                           |                6 |             22 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |               11 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                                                      | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                                           |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                                                                                                      | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0                                                                          |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/rFifoValid_reg_0[0]                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rFull_reg[0]                                                                                                          |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/E[0]                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rFull_reg[0]                                                                                                          |                5 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                                                                                                      | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__8_n_0                                                                           |                6 |             22 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                                                      | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                                           |                6 |             22 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rdlvl_dqs_tap_cnt_r_reg[0][6][3][1]                                                                                               |               15 |             23 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[33]_i_1_n_0                                                                                               | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rdlvl_dqs_tap_cnt_r_reg[0][6][3][0]                                                                                               |                8 |             23 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/sm_r_reg[0][0]                                                                                                                    |               14 |             23 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                  |               12 |             24 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/out[2]                                                                        |               12 |             25 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                  |               10 |             25 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/smallest_reg[7][5][1]                                                                                                             |                9 |             26 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/corse_inc_reg[6][2][0]                                                                                                            |               12 |             28 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/ctl_lane_cnt_reg[0][1]                                                                                                            |               12 |             30 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][4][1][0]                                                                                                      |                6 |             30 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | riffa/riffa_inst/channels[0].channel/channel/rConsumedStable[31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                   |                6 |             31 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                                                |                                                                                                                                                                                   |                6 |             31 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/RSTP                                                                                                                                 |                8 |             31 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/rDataMasked[63]_i_1__0_n_0                                                                                     |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/rDataMasked[31]_i_1_n_0                                                                                        |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/rDataMasked[95]_i_1__0_n_0                                                                                     |               12 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                                     |               11 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][6][0]                                                                                                                                                    |                                                                                                                                                                                   |                9 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/rDataMasked[31]_i_1__0_n_0                                                                                     |                9 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                                      |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/Q[0]                                                                                                                   |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/rDataMasked[95]_i_1__1_n_0                                                                                     |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/AR[0]                                                                                                                         |               11 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rReadWords0                                                                                                                                                                |                                                                                                                                                                                   |               10 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                                               |                                                                                                                                                                                   |                9 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/rDataMasked[63]_i_1__1_n_0                                                                                     |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/rDataMasked[31]_i_1__1_n_0                                                                                     |                5 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                                      |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[1]                                                                               |                                                                                                                                                                                   |                5 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][37]_0[0]                               |                                                                                                                                                                                   |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][2][0]                                                          |                                                                                                                                                                                   |                8 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rDoneLen                                                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/AR[0]                                                                                                                         |                9 |             32 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | channels[0].user_logic/rLen[31]_i_1_n_0                                                                                                                                                                                               | dramcon/RST_DRAM_USER                                                                                                                                                             |                6 |             32 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/init_state_r_reg[6]                                                                                                               |               23 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][31]_0[1]                                                               |                                                                                                                                                                                   |                5 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][31]_0[0]                                                               |                                                                                                                                                                                   |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[0]                                                                               |                                                                                                                                                                                   |                5 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/rDataMasked[95]_i_1_n_0                                                                                        |                7 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]                                        |                                                                                                                                                                                   |                5 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][31][0]                                         |                                                                                                                                                                                   |                4 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][31][1]                                         |                                                                                                                                                                                   |                5 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][31][2]                                         |                                                                                                                                                                                   |                5 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/rDataMasked[63]_i_1_n_0                                                                                        |                6 |             32 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][33][0]                                         |                                                                                                                                                                                   |                6 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/E[0]                                                                      |                                                                                                                                                                                   |                5 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][33]_0[0]                                       |                                                                                                                                                                                   |                6 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][33]_1[0]                                       |                                                                                                                                                                                   |                5 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rData_reg[96]                                                                        |               13 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rOffLast                                                                                                                                                                  |                                                                                                                                                                                   |               12 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/E[0]                                                                                              |                                                                                                                                                                                   |                6 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wRdTxDataReady_1                                                                                  |                                                                                                                                                                                   |                6 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wRdTxDataReady_0                                                                                  |                                                                                                                                                                                   |                6 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData[1][33]_i_1__3_n_0                             |                                                                                                                                                                                   |                9 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][33]_0[0]                                                               |                                                                                                                                                                                   |                6 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/gen_stages[1].rData_reg[1][1]_0[0]                                                        |                                                                                                                                                                                   |                8 |             33 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/gen_stages[1].rData_reg[1][1]_0[0]                                                        |                                                                                                                                                                                   |                8 |             33 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/RST_DRAM_USER                                                                                                                                                             |               11 |             34 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][4][1][1]                                                                                                      |               12 |             34 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][0][0]                                                          |                                                                                                                                                                                   |                7 |             34 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[50]                                                                                                     |               19 |             35 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_cntr_r[16]_i_1_n_0                                                                   | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/samp_cntr_r_reg[0]                                                                                                                |                7 |             35 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                               |               22 |             35 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][1][0]                                                                                                                                                    |                                                                                                                                                                                   |                7 |             37 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/RD_RST0                                                                                                                |               10 |             38 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[4]_i_2_n_0                                                                   | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[4]_i_1_n_0               |               10 |             40 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |               23 |             41 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/RD_RST0                                                                                                                |               15 |             43 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[6][1]                                                                                                   |               11 |             44 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][7][0]                                                              |               12 |             44 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_sync_r1_reg                           |               19 |             45 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/dqs_count_r_reg[3][0]                                                                                                             |               14 |             45 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                        | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[383]_0                              |               21 |             48 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       | dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/po_stg2_c_incdec_reg[0]                                                                                                           |               14 |             49 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][42][0]                                                                                                  |                                                                                                                                                                                   |               11 |             53 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                                                       |                                                                                                                                                                                   |               18 |             53 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/Q[1]                                                                                                                   |               16 |             61 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                        | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[322]_0                              |               56 |             64 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                        | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[130]                                |               54 |             64 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                        | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[128]_0                              |               27 |             64 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                        |                                                                                                                                                                                   |               16 |             64 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/reorderQueue/data_output/rClear[63]_i_1_n_0                                                                                                                                                                          | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                           |               10 |             64 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mux_rd_valid_r_reg_n_0                                                                                                            |                                                                                                                                                                                   |               18 |             64 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                                       |                                                                                                                                                                                   |               23 |             64 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                                       |                                                                                                                                                                                   |               18 |             64 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/E[0]                                                                                                                                                                |                                                                                                                                                                                   |               11 |             64 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                   |                8 |             64 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rFifoData_reg[127]                                                                                                                                            | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rFifoData_reg[64]                                                                                         |                8 |             64 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rFifoData_reg[127]                                                                                                                                            | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rFifoData_reg[0]                                                                                          |               10 |             64 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/hdr_register_63_0/rData_reg[13]_0                                                                                                                                      |                                                                                                                                                                                   |               25 |             64 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/reorderQueue/rUse[63]_i_1_n_0                                                                                                                                    |               20 |             64 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][108][0]                                                                                                                                                  |                                                                                                                                                                                   |               26 |             69 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                            |                                                                                                                                                                                                                                       |                                                                                                                                                                                   |               32 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rNotRequesting0                                                                                                                                                            |                                                                                                                                                                                   |               20 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rAddr_reg[2]_0[0]                                                                                                                                                          |                                                                                                                                                                                   |               24 |             72 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                   |                9 |             72 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rMainState_reg_n_0_[0]                                                                                                 |               19 |             75 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCountIsWr_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                   |               15 |             79 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                          |               36 |             79 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapIsWr_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                   |               18 |             80 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                   |               11 |             88 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/_rCapState                                                                                                                                                           |                                                                                                                                                                                   |               27 |             95 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/rAddr[63]_i_1__4_n_0                                                                                                                                                 |                                                                                                                                                                                   |               30 |             95 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                   |               12 |             96 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                   |               12 |             96 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                   |               12 |             96 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                                                       |                                                                                                                                                                                   |               26 |             96 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                   |               12 |             96 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                   |               12 |             96 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                   |               13 |            104 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                   |               13 |            104 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                   |               13 |            104 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                   |               13 |            104 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                   |               13 |            104 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                   |               14 |            112 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/wTxHdrReady                                                                                                                        |                                                                                                                                                                                   |               22 |            112 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                   |               14 |            112 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                   |               14 |            112 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                   |               14 |            112 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                   |               14 |            112 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                   |               14 |            112 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | channels[0].user_logic/rData[127]_i_1_n_0                                                                                                                                                                                             | dramcon/RST_DRAM_USER                                                                                                                                                             |               39 |            128 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/E[0]                                                                                                                                                                       |                                                                                                                                                                                   |               24 |            128 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/rData                                                                                                                                                                    |                                                                                                                                                                                   |               22 |            128 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                                                        |                                                                                                                                                                                   |               26 |            131 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]                                                                          |                                                                                                                                                                                   |               25 |            131 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][133][0]                                |                                                                                                                                                                                   |               31 |            132 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/wTxPktReady                                                                                                                                                |                                                                                                                                                                                   |               37 |            132 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/wTxPktReady_0                                                                                                                                              |                                                                                                                                                                                   |               35 |            132 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady                                                                                                                                              |                                                                                                                                                                                   |               41 |            132 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady__0                                                                                                                                           |                                                                                                                                                                                   |               44 |            132 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       |                                                                                                                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                                                                     |               40 |            144 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/__wTxHdrReady                                                                                     |                                                                                                                                                                                   |               27 |            157 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/E[0]                                                                                                         |                                                                                                                                                                                   |               32 |            157 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       |                                                                                                                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxcdrlock_reg2[0]                                                                                     |               44 |            167 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                        | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[65]  |              176 |            256 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/user_reset_out                                                                                                                                        |              101 |            317 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                           |              142 |            517 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       |                                                                                                                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/phy_rdy_n_int                                                                                                                                |              130 |            590 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/AR[0]                                                                                                                         |              295 |            698 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK       |                                                                                                                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                         |              275 |            722 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  | dramcon/u_dram/u_dram_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/wdf_rdy_ns                                                                                                                                                           |                                                                                                                                                                                   |               96 |            768 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK       |                                                                                                                                                                                                                                       | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                             |              443 |           1168 |
|  PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2   |                                                                                                                                                                                                                                       |                                                                                                                                                                                   |              860 |           3030 |
|  dramcon/u_dram/u_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_0                  |                                                                                                                                                                                                                                       |                                                                                                                                                                                   |             1071 |           3231 |
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


