
stella_urs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e40  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  08004010  08004010  00014010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800423c  0800423c  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800423c  0800423c  0001423c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004244  08004244  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004244  08004244  00014244  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004248  08004248  00014248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800424c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000650  20000088  080042d4  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006d8  080042d4  000206d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d0f6  00000000  00000000  000200fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000210c  00000000  00000000  0002d1f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cc0  00000000  00000000  0002f300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009e9  00000000  00000000  0002ffc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000224b8  00000000  00000000  000309a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010995  00000000  00000000  00052e61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0a98  00000000  00000000  000637f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003994  00000000  00000000  00134290  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  00137c24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003ff8 	.word	0x08003ff8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	08003ff8 	.word	0x08003ff8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	; 0x28
 80005b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b2:	f107 0314 	add.w	r3, r7, #20
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
 80005ba:	605a      	str	r2, [r3, #4]
 80005bc:	609a      	str	r2, [r3, #8]
 80005be:	60da      	str	r2, [r3, #12]
 80005c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005c2:	2300      	movs	r3, #0
 80005c4:	613b      	str	r3, [r7, #16]
 80005c6:	4b3c      	ldr	r3, [pc, #240]	; (80006b8 <MX_GPIO_Init+0x10c>)
 80005c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ca:	4a3b      	ldr	r2, [pc, #236]	; (80006b8 <MX_GPIO_Init+0x10c>)
 80005cc:	f043 0304 	orr.w	r3, r3, #4
 80005d0:	6313      	str	r3, [r2, #48]	; 0x30
 80005d2:	4b39      	ldr	r3, [pc, #228]	; (80006b8 <MX_GPIO_Init+0x10c>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d6:	f003 0304 	and.w	r3, r3, #4
 80005da:	613b      	str	r3, [r7, #16]
 80005dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005de:	2300      	movs	r3, #0
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	4b35      	ldr	r3, [pc, #212]	; (80006b8 <MX_GPIO_Init+0x10c>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e6:	4a34      	ldr	r2, [pc, #208]	; (80006b8 <MX_GPIO_Init+0x10c>)
 80005e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005ec:	6313      	str	r3, [r2, #48]	; 0x30
 80005ee:	4b32      	ldr	r3, [pc, #200]	; (80006b8 <MX_GPIO_Init+0x10c>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005f6:	60fb      	str	r3, [r7, #12]
 80005f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fa:	2300      	movs	r3, #0
 80005fc:	60bb      	str	r3, [r7, #8]
 80005fe:	4b2e      	ldr	r3, [pc, #184]	; (80006b8 <MX_GPIO_Init+0x10c>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	4a2d      	ldr	r2, [pc, #180]	; (80006b8 <MX_GPIO_Init+0x10c>)
 8000604:	f043 0301 	orr.w	r3, r3, #1
 8000608:	6313      	str	r3, [r2, #48]	; 0x30
 800060a:	4b2b      	ldr	r3, [pc, #172]	; (80006b8 <MX_GPIO_Init+0x10c>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060e:	f003 0301 	and.w	r3, r3, #1
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000616:	2300      	movs	r3, #0
 8000618:	607b      	str	r3, [r7, #4]
 800061a:	4b27      	ldr	r3, [pc, #156]	; (80006b8 <MX_GPIO_Init+0x10c>)
 800061c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061e:	4a26      	ldr	r2, [pc, #152]	; (80006b8 <MX_GPIO_Init+0x10c>)
 8000620:	f043 0302 	orr.w	r3, r3, #2
 8000624:	6313      	str	r3, [r2, #48]	; 0x30
 8000626:	4b24      	ldr	r3, [pc, #144]	; (80006b8 <MX_GPIO_Init+0x10c>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062a:	f003 0302 	and.w	r3, r3, #2
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000632:	2200      	movs	r2, #0
 8000634:	2120      	movs	r1, #32
 8000636:	4821      	ldr	r0, [pc, #132]	; (80006bc <MX_GPIO_Init+0x110>)
 8000638:	f001 f850 	bl	80016dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800063c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000642:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000648:	2300      	movs	r3, #0
 800064a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800064c:	f107 0314 	add.w	r3, r7, #20
 8000650:	4619      	mov	r1, r3
 8000652:	481b      	ldr	r0, [pc, #108]	; (80006c0 <MX_GPIO_Init+0x114>)
 8000654:	f000 feae 	bl	80013b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000658:	2320      	movs	r3, #32
 800065a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065c:	2301      	movs	r3, #1
 800065e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000660:	2300      	movs	r3, #0
 8000662:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000664:	2300      	movs	r3, #0
 8000666:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000668:	f107 0314 	add.w	r3, r7, #20
 800066c:	4619      	mov	r1, r3
 800066e:	4813      	ldr	r0, [pc, #76]	; (80006bc <MX_GPIO_Init+0x110>)
 8000670:	f000 fea0 	bl	80013b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000674:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000678:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800067a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800067e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000680:	2300      	movs	r3, #0
 8000682:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000684:	f107 0314 	add.w	r3, r7, #20
 8000688:	4619      	mov	r1, r3
 800068a:	480e      	ldr	r0, [pc, #56]	; (80006c4 <MX_GPIO_Init+0x118>)
 800068c:	f000 fe92 	bl	80013b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000690:	2200      	movs	r2, #0
 8000692:	2100      	movs	r1, #0
 8000694:	2017      	movs	r0, #23
 8000696:	f000 fe56 	bl	8001346 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800069a:	2017      	movs	r0, #23
 800069c:	f000 fe6f 	bl	800137e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2100      	movs	r1, #0
 80006a4:	2028      	movs	r0, #40	; 0x28
 80006a6:	f000 fe4e 	bl	8001346 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006aa:	2028      	movs	r0, #40	; 0x28
 80006ac:	f000 fe67 	bl	800137e <HAL_NVIC_EnableIRQ>

}
 80006b0:	bf00      	nop
 80006b2:	3728      	adds	r7, #40	; 0x28
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40023800 	.word	0x40023800
 80006bc:	40020000 	.word	0x40020000
 80006c0:	40020800 	.word	0x40020800
 80006c4:	40020400 	.word	0x40020400

080006c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ce:	f000 fcc9 	bl	8001064 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d2:	f000 f873 	bl	80007bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d6:	f7ff ff69 	bl	80005ac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006da:	f000 fb79 	bl	8000dd0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80006de:	f000 fa83 	bl	8000be8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80006e2:	f000 fb4b 	bl	8000d7c <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  sim900Init();
 80006e6:	f000 f915 	bl	8000914 <sim900Init>

  uint32_t blinkerStart = 0;
 80006ea:	2300      	movs	r3, #0
 80006ec:	607b      	str	r3, [r7, #4]
  bool ledState = false;
 80006ee:	2300      	movs	r3, #0
 80006f0:	70fb      	strb	r3, [r7, #3]

  bool alarmRunning = false;
 80006f2:	2300      	movs	r3, #0
 80006f4:	70bb      	strb	r3, [r7, #2]

  extern bool monoxAlarmFlag;
  extern bool buttonFlag;

  monoxAlarmFlag = false;
 80006f6:	4b2b      	ldr	r3, [pc, #172]	; (80007a4 <main+0xdc>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	701a      	strb	r2, [r3, #0]
  buttonFlag = false;
 80006fc:	4b2a      	ldr	r3, [pc, #168]	; (80007a8 <main+0xe0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	701a      	strb	r2, [r3, #0]

  while (1)
  {

	  if( monoxAlarmFlag )
 8000702:	4b28      	ldr	r3, [pc, #160]	; (80007a4 <main+0xdc>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d011      	beq.n	800072e <main+0x66>
	  {
		  monoxAlarmFlag = false;
 800070a:	4b26      	ldr	r3, [pc, #152]	; (80007a4 <main+0xdc>)
 800070c:	2200      	movs	r2, #0
 800070e:	701a      	strb	r2, [r3, #0]

		  if( !alarmRunning )
 8000710:	78bb      	ldrb	r3, [r7, #2]
 8000712:	f083 0301 	eor.w	r3, r3, #1
 8000716:	b2db      	uxtb	r3, r3
 8000718:	2b00      	cmp	r3, #0
 800071a:	d008      	beq.n	800072e <main+0x66>
		  {
			  alarmRunning = true;
 800071c:	2301      	movs	r3, #1
 800071e:	70bb      	strb	r3, [r7, #2]

			  uartPrintf("Got alert from CO sensor! Start buzzing and send SMS\r\n");
 8000720:	4822      	ldr	r0, [pc, #136]	; (80007ac <main+0xe4>)
 8000722:	f000 fc4f 	bl	8000fc4 <uartPrintf>
			  startBuzz();
 8000726:	f000 fb15 	bl	8000d54 <startBuzz>
			  sim900SendSMS();
 800072a:	f000 f957 	bl	80009dc <sim900SendSMS>
		  }
	  }
	  if( buttonFlag )
 800072e:	4b1e      	ldr	r3, [pc, #120]	; (80007a8 <main+0xe0>)
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d00c      	beq.n	8000750 <main+0x88>
	  {
		  buttonFlag = false;
 8000736:	4b1c      	ldr	r3, [pc, #112]	; (80007a8 <main+0xe0>)
 8000738:	2200      	movs	r2, #0
 800073a:	701a      	strb	r2, [r3, #0]

		  if( alarmRunning )
 800073c:	78bb      	ldrb	r3, [r7, #2]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d006      	beq.n	8000750 <main+0x88>
		  {
			  alarmRunning = false;
 8000742:	2300      	movs	r3, #0
 8000744:	70bb      	strb	r3, [r7, #2]

			  uartPrintf("Received button press, stop buzzing\r\n");
 8000746:	481a      	ldr	r0, [pc, #104]	; (80007b0 <main+0xe8>)
 8000748:	f000 fc3c 	bl	8000fc4 <uartPrintf>
			  stopBuzz();
 800074c:	f000 fb0c 	bl	8000d68 <stopBuzz>
		  }
	  }
	  if( HAL_GetTick()-blinkerStart > 1000 )
 8000750:	f000 fcee 	bl	8001130 <HAL_GetTick>
 8000754:	4602      	mov	r2, r0
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	1ad3      	subs	r3, r2, r3
 800075a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800075e:	d91d      	bls.n	800079c <main+0xd4>
	  {
		  uartPrintf("Toggling LED. Program running for %d ms already!\r\n", HAL_GetTick());
 8000760:	f000 fce6 	bl	8001130 <HAL_GetTick>
 8000764:	4603      	mov	r3, r0
 8000766:	4619      	mov	r1, r3
 8000768:	4812      	ldr	r0, [pc, #72]	; (80007b4 <main+0xec>)
 800076a:	f000 fc2b 	bl	8000fc4 <uartPrintf>

		  blinkerStart = HAL_GetTick();
 800076e:	f000 fcdf 	bl	8001130 <HAL_GetTick>
 8000772:	6078      	str	r0, [r7, #4]

		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, ledState ? GPIO_PIN_SET : GPIO_PIN_RESET );
 8000774:	78fb      	ldrb	r3, [r7, #3]
 8000776:	461a      	mov	r2, r3
 8000778:	2120      	movs	r1, #32
 800077a:	480f      	ldr	r0, [pc, #60]	; (80007b8 <main+0xf0>)
 800077c:	f000 ffae 	bl	80016dc <HAL_GPIO_WritePin>
		  ledState = !ledState;
 8000780:	78fb      	ldrb	r3, [r7, #3]
 8000782:	2b00      	cmp	r3, #0
 8000784:	bf14      	ite	ne
 8000786:	2301      	movne	r3, #1
 8000788:	2300      	moveq	r3, #0
 800078a:	b2db      	uxtb	r3, r3
 800078c:	f083 0301 	eor.w	r3, r3, #1
 8000790:	b2db      	uxtb	r3, r3
 8000792:	70fb      	strb	r3, [r7, #3]
 8000794:	78fb      	ldrb	r3, [r7, #3]
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	70fb      	strb	r3, [r7, #3]
	  }
	  HAL_Delay(100);
 800079c:	2064      	movs	r0, #100	; 0x64
 800079e:	f000 fcd3 	bl	8001148 <HAL_Delay>
	  if( monoxAlarmFlag )
 80007a2:	e7ae      	b.n	8000702 <main+0x3a>
 80007a4:	200000cc 	.word	0x200000cc
 80007a8:	200000cd 	.word	0x200000cd
 80007ac:	08004010 	.word	0x08004010
 80007b0:	08004048 	.word	0x08004048
 80007b4:	08004070 	.word	0x08004070
 80007b8:	40020000 	.word	0x40020000

080007bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b094      	sub	sp, #80	; 0x50
 80007c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c2:	f107 031c 	add.w	r3, r7, #28
 80007c6:	2234      	movs	r2, #52	; 0x34
 80007c8:	2100      	movs	r1, #0
 80007ca:	4618      	mov	r0, r3
 80007cc:	f002 ff7a 	bl	80036c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d0:	f107 0308 	add.w	r3, r7, #8
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
 80007dc:	60da      	str	r2, [r3, #12]
 80007de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e0:	2300      	movs	r3, #0
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	4b2a      	ldr	r3, [pc, #168]	; (8000890 <SystemClock_Config+0xd4>)
 80007e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e8:	4a29      	ldr	r2, [pc, #164]	; (8000890 <SystemClock_Config+0xd4>)
 80007ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007ee:	6413      	str	r3, [r2, #64]	; 0x40
 80007f0:	4b27      	ldr	r3, [pc, #156]	; (8000890 <SystemClock_Config+0xd4>)
 80007f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007f8:	607b      	str	r3, [r7, #4]
 80007fa:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007fc:	2300      	movs	r3, #0
 80007fe:	603b      	str	r3, [r7, #0]
 8000800:	4b24      	ldr	r3, [pc, #144]	; (8000894 <SystemClock_Config+0xd8>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000808:	4a22      	ldr	r2, [pc, #136]	; (8000894 <SystemClock_Config+0xd8>)
 800080a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800080e:	6013      	str	r3, [r2, #0]
 8000810:	4b20      	ldr	r3, [pc, #128]	; (8000894 <SystemClock_Config+0xd8>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000818:	603b      	str	r3, [r7, #0]
 800081a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800081c:	2302      	movs	r3, #2
 800081e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000820:	2301      	movs	r3, #1
 8000822:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000824:	2310      	movs	r3, #16
 8000826:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000828:	2302      	movs	r3, #2
 800082a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800082c:	2300      	movs	r3, #0
 800082e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000830:	2310      	movs	r3, #16
 8000832:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000834:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000838:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800083a:	2304      	movs	r3, #4
 800083c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800083e:	2302      	movs	r3, #2
 8000840:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000842:	2302      	movs	r3, #2
 8000844:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000846:	f107 031c 	add.w	r3, r7, #28
 800084a:	4618      	mov	r0, r3
 800084c:	f001 fac2 	bl	8001dd4 <HAL_RCC_OscConfig>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000856:	f000 f81f 	bl	8000898 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800085a:	230f      	movs	r3, #15
 800085c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800085e:	2302      	movs	r3, #2
 8000860:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000862:	2300      	movs	r3, #0
 8000864:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000866:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800086a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800086c:	2300      	movs	r3, #0
 800086e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000870:	f107 0308 	add.w	r3, r7, #8
 8000874:	2102      	movs	r1, #2
 8000876:	4618      	mov	r0, r3
 8000878:	f000 ff62 	bl	8001740 <HAL_RCC_ClockConfig>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000882:	f000 f809 	bl	8000898 <Error_Handler>
  }
}
 8000886:	bf00      	nop
 8000888:	3750      	adds	r7, #80	; 0x50
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40023800 	.word	0x40023800
 8000894:	40007000 	.word	0x40007000

08000898 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800089c:	b672      	cpsid	i
}
 800089e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a0:	e7fe      	b.n	80008a0 <Error_Handler+0x8>
	...

080008a4 <checkResp>:
#define readResp(respBuff, timeout) (simUartRead((respBuff), sizeof(respBuff), (timeout)))

// Provjerava je li ocekivani odgovor jednak primljenom

static bool checkResp(const char* expectedResp[], uint32_t timeout)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
	bool retval = true;
 80008ae:	2301      	movs	r3, #1
 80008b0:	73fb      	strb	r3, [r7, #15]

	readResp(commReadBuff, timeout);
 80008b2:	683a      	ldr	r2, [r7, #0]
 80008b4:	2128      	movs	r1, #40	; 0x28
 80008b6:	4815      	ldr	r0, [pc, #84]	; (800090c <checkResp+0x68>)
 80008b8:	f000 fb4a 	bl	8000f50 <simUartRead>

	for(uint32_t i = 0; expectedResp[i]; i++)
 80008bc:	2300      	movs	r3, #0
 80008be:	60bb      	str	r3, [r7, #8]
 80008c0:	e011      	b.n	80008e6 <checkResp+0x42>
	{
		if( !strstr(commReadBuff, expectedResp[i]) )
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	009b      	lsls	r3, r3, #2
 80008c6:	687a      	ldr	r2, [r7, #4]
 80008c8:	4413      	add	r3, r2
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4619      	mov	r1, r3
 80008ce:	480f      	ldr	r0, [pc, #60]	; (800090c <checkResp+0x68>)
 80008d0:	f002 ff00 	bl	80036d4 <strstr>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d102      	bne.n	80008e0 <checkResp+0x3c>
		{
			retval = false;
 80008da:	2300      	movs	r3, #0
 80008dc:	73fb      	strb	r3, [r7, #15]
			break;
 80008de:	e009      	b.n	80008f4 <checkResp+0x50>
	for(uint32_t i = 0; expectedResp[i]; i++)
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	3301      	adds	r3, #1
 80008e4:	60bb      	str	r3, [r7, #8]
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	009b      	lsls	r3, r3, #2
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	4413      	add	r3, r2
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d1e6      	bne.n	80008c2 <checkResp+0x1e>
		}
	}

	if( retval )
 80008f4:	7bfb      	ldrb	r3, [r7, #15]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d003      	beq.n	8000902 <checkResp+0x5e>
	{
		uartPrintf("Got from SIM: %s\n", commReadBuff);
 80008fa:	4904      	ldr	r1, [pc, #16]	; (800090c <checkResp+0x68>)
 80008fc:	4804      	ldr	r0, [pc, #16]	; (8000910 <checkResp+0x6c>)
 80008fe:	f000 fb61 	bl	8000fc4 <uartPrintf>
	}

	return retval;
 8000902:	7bfb      	ldrb	r3, [r7, #15]
}
 8000904:	4618      	mov	r0, r3
 8000906:	3710      	adds	r7, #16
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	200000a4 	.word	0x200000a4
 8000910:	080040b8 	.word	0x080040b8

08000914 <sim900Init>:

// ako vracena vrijednost ne odgovara ocekivanom onda salje ove poruke

void sim900Init()
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
	sendComm(ATcomm);
 8000918:	2104      	movs	r1, #4
 800091a:	4826      	ldr	r0, [pc, #152]	; (80009b4 <sim900Init+0xa0>)
 800091c:	f000 fafe 	bl	8000f1c <simUartWrite>
	while(!checkResp(ATcommResp, 1000))
 8000920:	e00a      	b.n	8000938 <sim900Init+0x24>
	{
		uartPrintf("Waiting for AT\r\n");
 8000922:	4825      	ldr	r0, [pc, #148]	; (80009b8 <sim900Init+0xa4>)
 8000924:	f000 fb4e 	bl	8000fc4 <uartPrintf>
		HAL_Delay(1000);
 8000928:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800092c:	f000 fc0c 	bl	8001148 <HAL_Delay>
		sendComm(ATcomm);
 8000930:	2104      	movs	r1, #4
 8000932:	4820      	ldr	r0, [pc, #128]	; (80009b4 <sim900Init+0xa0>)
 8000934:	f000 faf2 	bl	8000f1c <simUartWrite>
	while(!checkResp(ATcommResp, 1000))
 8000938:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800093c:	481f      	ldr	r0, [pc, #124]	; (80009bc <sim900Init+0xa8>)
 800093e:	f7ff ffb1 	bl	80008a4 <checkResp>
 8000942:	4603      	mov	r3, r0
 8000944:	f083 0301 	eor.w	r3, r3, #1
 8000948:	b2db      	uxtb	r3, r3
 800094a:	2b00      	cmp	r3, #0
 800094c:	d1e9      	bne.n	8000922 <sim900Init+0xe>
	}

	sendComm(ATCREGcomm);
 800094e:	210a      	movs	r1, #10
 8000950:	481b      	ldr	r0, [pc, #108]	; (80009c0 <sim900Init+0xac>)
 8000952:	f000 fae3 	bl	8000f1c <simUartWrite>
	while(!checkResp(ATCREGcommResp, 1000))
 8000956:	e00a      	b.n	800096e <sim900Init+0x5a>
	{
		uartPrintf("Waiting for AT+CREG\r\n");
 8000958:	481a      	ldr	r0, [pc, #104]	; (80009c4 <sim900Init+0xb0>)
 800095a:	f000 fb33 	bl	8000fc4 <uartPrintf>
		HAL_Delay(1000);
 800095e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000962:	f000 fbf1 	bl	8001148 <HAL_Delay>
		sendComm(ATCREGcomm);
 8000966:	210a      	movs	r1, #10
 8000968:	4815      	ldr	r0, [pc, #84]	; (80009c0 <sim900Init+0xac>)
 800096a:	f000 fad7 	bl	8000f1c <simUartWrite>
	while(!checkResp(ATCREGcommResp, 1000))
 800096e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000972:	4815      	ldr	r0, [pc, #84]	; (80009c8 <sim900Init+0xb4>)
 8000974:	f7ff ff96 	bl	80008a4 <checkResp>
 8000978:	4603      	mov	r3, r0
 800097a:	f083 0301 	eor.w	r3, r3, #1
 800097e:	b2db      	uxtb	r3, r3
 8000980:	2b00      	cmp	r3, #0
 8000982:	d1e9      	bne.n	8000958 <sim900Init+0x44>
	}

	sendComm(ATCMGFcomm);
 8000984:	210b      	movs	r1, #11
 8000986:	4811      	ldr	r0, [pc, #68]	; (80009cc <sim900Init+0xb8>)
 8000988:	f000 fac8 	bl	8000f1c <simUartWrite>
	while(!checkResp(ATCMGFcommResp, 1000))
 800098c:	e002      	b.n	8000994 <sim900Init+0x80>
	{
		uartPrintf("Waiting for AT+CMGF\r\n");
 800098e:	4810      	ldr	r0, [pc, #64]	; (80009d0 <sim900Init+0xbc>)
 8000990:	f000 fb18 	bl	8000fc4 <uartPrintf>
	while(!checkResp(ATCMGFcommResp, 1000))
 8000994:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000998:	480e      	ldr	r0, [pc, #56]	; (80009d4 <sim900Init+0xc0>)
 800099a:	f7ff ff83 	bl	80008a4 <checkResp>
 800099e:	4603      	mov	r3, r0
 80009a0:	f083 0301 	eor.w	r3, r3, #1
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d1f1      	bne.n	800098e <sim900Init+0x7a>
	}

	uartPrintf("SIM900 init passed!\r\n");
 80009aa:	480b      	ldr	r0, [pc, #44]	; (80009d8 <sim900Init+0xc4>)
 80009ac:	f000 fb0a 	bl	8000fc4 <uartPrintf>
}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	0800419c 	.word	0x0800419c
 80009b8:	080040cc 	.word	0x080040cc
 80009bc:	20000000 	.word	0x20000000
 80009c0:	080041a4 	.word	0x080041a4
 80009c4:	080040e0 	.word	0x080040e0
 80009c8:	20000008 	.word	0x20000008
 80009cc:	080041b0 	.word	0x080041b0
 80009d0:	080040f8 	.word	0x080040f8
 80009d4:	20000014 	.word	0x20000014
 80009d8:	08004110 	.word	0x08004110

080009dc <sim900SendSMS>:

bool sim900SendSMS()
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
	sendComm(ATCMGScomm);
 80009e0:	2119      	movs	r1, #25
 80009e2:	4816      	ldr	r0, [pc, #88]	; (8000a3c <sim900SendSMS+0x60>)
 80009e4:	f000 fa9a 	bl	8000f1c <simUartWrite>
	if( !checkResp(ATCMGScommResp, 5000) )
 80009e8:	f241 3188 	movw	r1, #5000	; 0x1388
 80009ec:	4814      	ldr	r0, [pc, #80]	; (8000a40 <sim900SendSMS+0x64>)
 80009ee:	f7ff ff59 	bl	80008a4 <checkResp>
 80009f2:	4603      	mov	r3, r0
 80009f4:	f083 0301 	eor.w	r3, r3, #1
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d004      	beq.n	8000a08 <sim900SendSMS+0x2c>
	{
		uartPrintf("Couldn't enter send mode, aborting send\r\n");
 80009fe:	4811      	ldr	r0, [pc, #68]	; (8000a44 <sim900SendSMS+0x68>)
 8000a00:	f000 fae0 	bl	8000fc4 <uartPrintf>
		return false;
 8000a04:	2300      	movs	r3, #0
 8000a06:	e017      	b.n	8000a38 <sim900SendSMS+0x5c>
	}

	sendComm(messageSMS);
 8000a08:	2114      	movs	r1, #20
 8000a0a:	480f      	ldr	r0, [pc, #60]	; (8000a48 <sim900SendSMS+0x6c>)
 8000a0c:	f000 fa86 	bl	8000f1c <simUartWrite>
	if (!checkResp(smsMessageResp, 10000))
 8000a10:	f242 7110 	movw	r1, #10000	; 0x2710
 8000a14:	480d      	ldr	r0, [pc, #52]	; (8000a4c <sim900SendSMS+0x70>)
 8000a16:	f7ff ff45 	bl	80008a4 <checkResp>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	f083 0301 	eor.w	r3, r3, #1
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d004      	beq.n	8000a30 <sim900SendSMS+0x54>
	{
		uartPrintf("Message took too long to send, reset SIM900\r\n");
 8000a26:	480a      	ldr	r0, [pc, #40]	; (8000a50 <sim900SendSMS+0x74>)
 8000a28:	f000 facc 	bl	8000fc4 <uartPrintf>
		return false;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	e003      	b.n	8000a38 <sim900SendSMS+0x5c>
	}

	uartPrintf("SIM900 message sent!\r\n");
 8000a30:	4808      	ldr	r0, [pc, #32]	; (8000a54 <sim900SendSMS+0x78>)
 8000a32:	f000 fac7 	bl	8000fc4 <uartPrintf>
	return true;
 8000a36:	2301      	movs	r3, #1
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	080041bc 	.word	0x080041bc
 8000a40:	2000001c 	.word	0x2000001c
 8000a44:	08004128 	.word	0x08004128
 8000a48:	080041d8 	.word	0x080041d8
 8000a4c:	20000024 	.word	0x20000024
 8000a50:	08004154 	.word	0x08004154
 8000a54:	08004184 	.word	0x08004184

08000a58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	607b      	str	r3, [r7, #4]
 8000a62:	4b10      	ldr	r3, [pc, #64]	; (8000aa4 <HAL_MspInit+0x4c>)
 8000a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a66:	4a0f      	ldr	r2, [pc, #60]	; (8000aa4 <HAL_MspInit+0x4c>)
 8000a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a6e:	4b0d      	ldr	r3, [pc, #52]	; (8000aa4 <HAL_MspInit+0x4c>)
 8000a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	603b      	str	r3, [r7, #0]
 8000a7e:	4b09      	ldr	r3, [pc, #36]	; (8000aa4 <HAL_MspInit+0x4c>)
 8000a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a82:	4a08      	ldr	r2, [pc, #32]	; (8000aa4 <HAL_MspInit+0x4c>)
 8000a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a88:	6413      	str	r3, [r2, #64]	; 0x40
 8000a8a:	4b06      	ldr	r3, [pc, #24]	; (8000aa4 <HAL_MspInit+0x4c>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a92:	603b      	str	r3, [r7, #0]
 8000a94:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a96:	2007      	movs	r0, #7
 8000a98:	f000 fc4a 	bl	8001330 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a9c:	bf00      	nop
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	40023800 	.word	0x40023800

08000aa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000aac:	e7fe      	b.n	8000aac <NMI_Handler+0x4>

08000aae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aae:	b480      	push	{r7}
 8000ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ab2:	e7fe      	b.n	8000ab2 <HardFault_Handler+0x4>

08000ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab8:	e7fe      	b.n	8000ab8 <MemManage_Handler+0x4>

08000aba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aba:	b480      	push	{r7}
 8000abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000abe:	e7fe      	b.n	8000abe <BusFault_Handler+0x4>

08000ac0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <UsageFault_Handler+0x4>

08000ac6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aca:	bf00      	nop
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr

08000ae2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ae2:	b480      	push	{r7}
 8000ae4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr

08000af0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af4:	f000 fb08 	bl	8001108 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af8:	bf00      	nop
 8000afa:	bd80      	pop	{r7, pc}

08000afc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000b00:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000b04:	f000 fe04 	bl	8001710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000b08:	bf00      	nop
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000b10:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000b14:	f000 fdfc 	bl	8001710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <HAL_GPIO_EXTI_Callback>:

bool monoxAlarmFlag = false;
bool buttonFlag = false;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	80fb      	strh	r3, [r7, #6]
	if( GPIO_Pin == GPIO_PIN_8 ) // senzor u logickoj 1 - detektiran CO
 8000b26:	88fb      	ldrh	r3, [r7, #6]
 8000b28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b2c:	d103      	bne.n	8000b36 <HAL_GPIO_EXTI_Callback+0x1a>
	{
		monoxAlarmFlag = true;
 8000b2e:	4b08      	ldr	r3, [pc, #32]	; (8000b50 <HAL_GPIO_EXTI_Callback+0x34>)
 8000b30:	2201      	movs	r2, #1
 8000b32:	701a      	strb	r2, [r3, #0]
	}
	else if( GPIO_Pin == B1_Pin )
	{
		buttonFlag = true;
	}
}
 8000b34:	e006      	b.n	8000b44 <HAL_GPIO_EXTI_Callback+0x28>
	else if( GPIO_Pin == B1_Pin )
 8000b36:	88fb      	ldrh	r3, [r7, #6]
 8000b38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000b3c:	d102      	bne.n	8000b44 <HAL_GPIO_EXTI_Callback+0x28>
		buttonFlag = true;
 8000b3e:	4b05      	ldr	r3, [pc, #20]	; (8000b54 <HAL_GPIO_EXTI_Callback+0x38>)
 8000b40:	2201      	movs	r2, #1
 8000b42:	701a      	strb	r2, [r3, #0]
}
 8000b44:	bf00      	nop
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	200000cc 	.word	0x200000cc
 8000b54:	200000cd 	.word	0x200000cd

08000b58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b60:	4a14      	ldr	r2, [pc, #80]	; (8000bb4 <_sbrk+0x5c>)
 8000b62:	4b15      	ldr	r3, [pc, #84]	; (8000bb8 <_sbrk+0x60>)
 8000b64:	1ad3      	subs	r3, r2, r3
 8000b66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b6c:	4b13      	ldr	r3, [pc, #76]	; (8000bbc <_sbrk+0x64>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d102      	bne.n	8000b7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b74:	4b11      	ldr	r3, [pc, #68]	; (8000bbc <_sbrk+0x64>)
 8000b76:	4a12      	ldr	r2, [pc, #72]	; (8000bc0 <_sbrk+0x68>)
 8000b78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b7a:	4b10      	ldr	r3, [pc, #64]	; (8000bbc <_sbrk+0x64>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4413      	add	r3, r2
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	429a      	cmp	r2, r3
 8000b86:	d207      	bcs.n	8000b98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b88:	f002 fdba 	bl	8003700 <__errno>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	220c      	movs	r2, #12
 8000b90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b92:	f04f 33ff 	mov.w	r3, #4294967295
 8000b96:	e009      	b.n	8000bac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b98:	4b08      	ldr	r3, [pc, #32]	; (8000bbc <_sbrk+0x64>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b9e:	4b07      	ldr	r3, [pc, #28]	; (8000bbc <_sbrk+0x64>)
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	4a05      	ldr	r2, [pc, #20]	; (8000bbc <_sbrk+0x64>)
 8000ba8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000baa:	68fb      	ldr	r3, [r7, #12]
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	3718      	adds	r7, #24
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	20020000 	.word	0x20020000
 8000bb8:	00000400 	.word	0x00000400
 8000bbc:	200000d0 	.word	0x200000d0
 8000bc0:	200006d8 	.word	0x200006d8

08000bc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bc8:	4b06      	ldr	r3, [pc, #24]	; (8000be4 <SystemInit+0x20>)
 8000bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bce:	4a05      	ldr	r2, [pc, #20]	; (8000be4 <SystemInit+0x20>)
 8000bd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bd8:	bf00      	nop
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b08a      	sub	sp, #40	; 0x28
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bee:	f107 0320 	add.w	r3, r7, #32
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
 8000bf6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bf8:	1d3b      	adds	r3, r7, #4
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	605a      	str	r2, [r3, #4]
 8000c00:	609a      	str	r2, [r3, #8]
 8000c02:	60da      	str	r2, [r3, #12]
 8000c04:	611a      	str	r2, [r3, #16]
 8000c06:	615a      	str	r2, [r3, #20]
 8000c08:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c0a:	4b22      	ldr	r3, [pc, #136]	; (8000c94 <MX_TIM3_Init+0xac>)
 8000c0c:	4a22      	ldr	r2, [pc, #136]	; (8000c98 <MX_TIM3_Init+0xb0>)
 8000c0e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000c10:	4b20      	ldr	r3, [pc, #128]	; (8000c94 <MX_TIM3_Init+0xac>)
 8000c12:	220f      	movs	r2, #15
 8000c14:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c16:	4b1f      	ldr	r3, [pc, #124]	; (8000c94 <MX_TIM3_Init+0xac>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10499;
 8000c1c:	4b1d      	ldr	r3, [pc, #116]	; (8000c94 <MX_TIM3_Init+0xac>)
 8000c1e:	f642 1203 	movw	r2, #10499	; 0x2903
 8000c22:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c24:	4b1b      	ldr	r3, [pc, #108]	; (8000c94 <MX_TIM3_Init+0xac>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c2a:	4b1a      	ldr	r3, [pc, #104]	; (8000c94 <MX_TIM3_Init+0xac>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000c30:	4818      	ldr	r0, [pc, #96]	; (8000c94 <MX_TIM3_Init+0xac>)
 8000c32:	f001 fb6d 	bl	8002310 <HAL_TIM_PWM_Init>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000c3c:	f7ff fe2c 	bl	8000898 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c40:	2300      	movs	r3, #0
 8000c42:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c44:	2300      	movs	r3, #0
 8000c46:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c48:	f107 0320 	add.w	r3, r7, #32
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	4811      	ldr	r0, [pc, #68]	; (8000c94 <MX_TIM3_Init+0xac>)
 8000c50:	f002 f81e 	bl	8002c90 <HAL_TIMEx_MasterConfigSynchronization>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000c5a:	f7ff fe1d 	bl	8000898 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c5e:	2360      	movs	r3, #96	; 0x60
 8000c60:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5250;
 8000c62:	f241 4382 	movw	r3, #5250	; 0x1482
 8000c66:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c70:	1d3b      	adds	r3, r7, #4
 8000c72:	2204      	movs	r2, #4
 8000c74:	4619      	mov	r1, r3
 8000c76:	4807      	ldr	r0, [pc, #28]	; (8000c94 <MX_TIM3_Init+0xac>)
 8000c78:	f001 fcd2 	bl	8002620 <HAL_TIM_PWM_ConfigChannel>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000c82:	f7ff fe09 	bl	8000898 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000c86:	4803      	ldr	r0, [pc, #12]	; (8000c94 <MX_TIM3_Init+0xac>)
 8000c88:	f000 f82a 	bl	8000ce0 <HAL_TIM_MspPostInit>

}
 8000c8c:	bf00      	nop
 8000c8e:	3728      	adds	r7, #40	; 0x28
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	200000d4 	.word	0x200000d4
 8000c98:	40000400 	.word	0x40000400

08000c9c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a0b      	ldr	r2, [pc, #44]	; (8000cd8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d10d      	bne.n	8000cca <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	4b0a      	ldr	r3, [pc, #40]	; (8000cdc <HAL_TIM_PWM_MspInit+0x40>)
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb6:	4a09      	ldr	r2, [pc, #36]	; (8000cdc <HAL_TIM_PWM_MspInit+0x40>)
 8000cb8:	f043 0302 	orr.w	r3, r3, #2
 8000cbc:	6413      	str	r3, [r2, #64]	; 0x40
 8000cbe:	4b07      	ldr	r3, [pc, #28]	; (8000cdc <HAL_TIM_PWM_MspInit+0x40>)
 8000cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc2:	f003 0302 	and.w	r3, r3, #2
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000cca:	bf00      	nop
 8000ccc:	3714      	adds	r7, #20
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	40000400 	.word	0x40000400
 8000cdc:	40023800 	.word	0x40023800

08000ce0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b088      	sub	sp, #32
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce8:	f107 030c 	add.w	r3, r7, #12
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	605a      	str	r2, [r3, #4]
 8000cf2:	609a      	str	r2, [r3, #8]
 8000cf4:	60da      	str	r2, [r3, #12]
 8000cf6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a12      	ldr	r2, [pc, #72]	; (8000d48 <HAL_TIM_MspPostInit+0x68>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d11d      	bne.n	8000d3e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	60bb      	str	r3, [r7, #8]
 8000d06:	4b11      	ldr	r3, [pc, #68]	; (8000d4c <HAL_TIM_MspPostInit+0x6c>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0a:	4a10      	ldr	r2, [pc, #64]	; (8000d4c <HAL_TIM_MspPostInit+0x6c>)
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	6313      	str	r3, [r2, #48]	; 0x30
 8000d12:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <HAL_TIM_MspPostInit+0x6c>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	60bb      	str	r3, [r7, #8]
 8000d1c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000d1e:	2380      	movs	r3, #128	; 0x80
 8000d20:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d22:	2302      	movs	r3, #2
 8000d24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d32:	f107 030c 	add.w	r3, r7, #12
 8000d36:	4619      	mov	r1, r3
 8000d38:	4805      	ldr	r0, [pc, #20]	; (8000d50 <HAL_TIM_MspPostInit+0x70>)
 8000d3a:	f000 fb3b 	bl	80013b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000d3e:	bf00      	nop
 8000d40:	3720      	adds	r7, #32
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	40000400 	.word	0x40000400
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	40020000 	.word	0x40020000

08000d54 <startBuzz>:
}

/* USER CODE BEGIN 1 */

void startBuzz()
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000d58:	2104      	movs	r1, #4
 8000d5a:	4802      	ldr	r0, [pc, #8]	; (8000d64 <startBuzz+0x10>)
 8000d5c:	f001 fb28 	bl	80023b0 <HAL_TIM_PWM_Start>
}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	200000d4 	.word	0x200000d4

08000d68 <stopBuzz>:

void stopBuzz()
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8000d6c:	2104      	movs	r1, #4
 8000d6e:	4802      	ldr	r0, [pc, #8]	; (8000d78 <stopBuzz+0x10>)
 8000d70:	f001 fbe6 	bl	8002540 <HAL_TIM_PWM_Stop>
}
 8000d74:	bf00      	nop
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	200000d4 	.word	0x200000d4

08000d7c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d80:	4b11      	ldr	r3, [pc, #68]	; (8000dc8 <MX_USART1_UART_Init+0x4c>)
 8000d82:	4a12      	ldr	r2, [pc, #72]	; (8000dcc <MX_USART1_UART_Init+0x50>)
 8000d84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d86:	4b10      	ldr	r3, [pc, #64]	; (8000dc8 <MX_USART1_UART_Init+0x4c>)
 8000d88:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000d8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	; (8000dc8 <MX_USART1_UART_Init+0x4c>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d94:	4b0c      	ldr	r3, [pc, #48]	; (8000dc8 <MX_USART1_UART_Init+0x4c>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d9a:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <MX_USART1_UART_Init+0x4c>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000da0:	4b09      	ldr	r3, [pc, #36]	; (8000dc8 <MX_USART1_UART_Init+0x4c>)
 8000da2:	220c      	movs	r2, #12
 8000da4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000da6:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <MX_USART1_UART_Init+0x4c>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dac:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <MX_USART1_UART_Init+0x4c>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000db2:	4805      	ldr	r0, [pc, #20]	; (8000dc8 <MX_USART1_UART_Init+0x4c>)
 8000db4:	f001 ffe8 	bl	8002d88 <HAL_UART_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000dbe:	f7ff fd6b 	bl	8000898 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000504 	.word	0x20000504
 8000dcc:	40011000 	.word	0x40011000

08000dd0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dd4:	4b11      	ldr	r3, [pc, #68]	; (8000e1c <MX_USART2_UART_Init+0x4c>)
 8000dd6:	4a12      	ldr	r2, [pc, #72]	; (8000e20 <MX_USART2_UART_Init+0x50>)
 8000dd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dda:	4b10      	ldr	r3, [pc, #64]	; (8000e1c <MX_USART2_UART_Init+0x4c>)
 8000ddc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000de0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000de2:	4b0e      	ldr	r3, [pc, #56]	; (8000e1c <MX_USART2_UART_Init+0x4c>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000de8:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <MX_USART2_UART_Init+0x4c>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dee:	4b0b      	ldr	r3, [pc, #44]	; (8000e1c <MX_USART2_UART_Init+0x4c>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000df4:	4b09      	ldr	r3, [pc, #36]	; (8000e1c <MX_USART2_UART_Init+0x4c>)
 8000df6:	220c      	movs	r2, #12
 8000df8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dfa:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <MX_USART2_UART_Init+0x4c>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e00:	4b06      	ldr	r3, [pc, #24]	; (8000e1c <MX_USART2_UART_Init+0x4c>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e06:	4805      	ldr	r0, [pc, #20]	; (8000e1c <MX_USART2_UART_Init+0x4c>)
 8000e08:	f001 ffbe 	bl	8002d88 <HAL_UART_Init>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e12:	f7ff fd41 	bl	8000898 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20000548 	.word	0x20000548
 8000e20:	40004400 	.word	0x40004400

08000e24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b08c      	sub	sp, #48	; 0x30
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2c:	f107 031c 	add.w	r3, r7, #28
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]
 8000e38:	60da      	str	r2, [r3, #12]
 8000e3a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a32      	ldr	r2, [pc, #200]	; (8000f0c <HAL_UART_MspInit+0xe8>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d12d      	bne.n	8000ea2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	61bb      	str	r3, [r7, #24]
 8000e4a:	4b31      	ldr	r3, [pc, #196]	; (8000f10 <HAL_UART_MspInit+0xec>)
 8000e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4e:	4a30      	ldr	r2, [pc, #192]	; (8000f10 <HAL_UART_MspInit+0xec>)
 8000e50:	f043 0310 	orr.w	r3, r3, #16
 8000e54:	6453      	str	r3, [r2, #68]	; 0x44
 8000e56:	4b2e      	ldr	r3, [pc, #184]	; (8000f10 <HAL_UART_MspInit+0xec>)
 8000e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e5a:	f003 0310 	and.w	r3, r3, #16
 8000e5e:	61bb      	str	r3, [r7, #24]
 8000e60:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	617b      	str	r3, [r7, #20]
 8000e66:	4b2a      	ldr	r3, [pc, #168]	; (8000f10 <HAL_UART_MspInit+0xec>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6a:	4a29      	ldr	r2, [pc, #164]	; (8000f10 <HAL_UART_MspInit+0xec>)
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	6313      	str	r3, [r2, #48]	; 0x30
 8000e72:	4b27      	ldr	r3, [pc, #156]	; (8000f10 <HAL_UART_MspInit+0xec>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e76:	f003 0301 	and.w	r3, r3, #1
 8000e7a:	617b      	str	r3, [r7, #20]
 8000e7c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000e7e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000e82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e84:	2302      	movs	r3, #2
 8000e86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e90:	2307      	movs	r3, #7
 8000e92:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e94:	f107 031c 	add.w	r3, r7, #28
 8000e98:	4619      	mov	r1, r3
 8000e9a:	481e      	ldr	r0, [pc, #120]	; (8000f14 <HAL_UART_MspInit+0xf0>)
 8000e9c:	f000 fa8a 	bl	80013b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000ea0:	e030      	b.n	8000f04 <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a1c      	ldr	r2, [pc, #112]	; (8000f18 <HAL_UART_MspInit+0xf4>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d12b      	bne.n	8000f04 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eac:	2300      	movs	r3, #0
 8000eae:	613b      	str	r3, [r7, #16]
 8000eb0:	4b17      	ldr	r3, [pc, #92]	; (8000f10 <HAL_UART_MspInit+0xec>)
 8000eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb4:	4a16      	ldr	r2, [pc, #88]	; (8000f10 <HAL_UART_MspInit+0xec>)
 8000eb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eba:	6413      	str	r3, [r2, #64]	; 0x40
 8000ebc:	4b14      	ldr	r3, [pc, #80]	; (8000f10 <HAL_UART_MspInit+0xec>)
 8000ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ec4:	613b      	str	r3, [r7, #16]
 8000ec6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	4b10      	ldr	r3, [pc, #64]	; (8000f10 <HAL_UART_MspInit+0xec>)
 8000ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed0:	4a0f      	ldr	r2, [pc, #60]	; (8000f10 <HAL_UART_MspInit+0xec>)
 8000ed2:	f043 0301 	orr.w	r3, r3, #1
 8000ed6:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed8:	4b0d      	ldr	r3, [pc, #52]	; (8000f10 <HAL_UART_MspInit+0xec>)
 8000eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000edc:	f003 0301 	and.w	r3, r3, #1
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ee4:	230c      	movs	r3, #12
 8000ee6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef0:	2303      	movs	r3, #3
 8000ef2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ef4:	2307      	movs	r3, #7
 8000ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef8:	f107 031c 	add.w	r3, r7, #28
 8000efc:	4619      	mov	r1, r3
 8000efe:	4805      	ldr	r0, [pc, #20]	; (8000f14 <HAL_UART_MspInit+0xf0>)
 8000f00:	f000 fa58 	bl	80013b4 <HAL_GPIO_Init>
}
 8000f04:	bf00      	nop
 8000f06:	3730      	adds	r7, #48	; 0x30
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40011000 	.word	0x40011000
 8000f10:	40023800 	.word	0x40023800
 8000f14:	40020000 	.word	0x40020000
 8000f18:	40004400 	.word	0x40004400

08000f1c <simUartWrite>:
}

/* USER CODE BEGIN 1 */

bool simUartWrite(const char* outBuff, uint32_t outLen) //funkcija vraca boolean vrijednost ovisno o uspjehu
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
	return HAL_UART_Transmit(&huart1, (const uint8_t*)outBuff, outLen, 1000) == HAL_OK ? true : false ;
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f2e:	6879      	ldr	r1, [r7, #4]
 8000f30:	4806      	ldr	r0, [pc, #24]	; (8000f4c <simUartWrite+0x30>)
 8000f32:	f001 ff76 	bl	8002e22 <HAL_UART_Transmit>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	bf0c      	ite	eq
 8000f3c:	2301      	moveq	r3, #1
 8000f3e:	2300      	movne	r3, #0
 8000f40:	b2db      	uxtb	r3, r3
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000504 	.word	0x20000504

08000f50 <simUartRead>:
bool simUartRead(char* inBuff, uint32_t inSize, uint32_t timeout)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	60b9      	str	r1, [r7, #8]
 8000f5a:	607a      	str	r2, [r7, #4]
	memset(inBuff, '\0', inSize); // ocistimo buffer
 8000f5c:	68ba      	ldr	r2, [r7, #8]
 8000f5e:	2100      	movs	r1, #0
 8000f60:	68f8      	ldr	r0, [r7, #12]
 8000f62:	f002 fbaf 	bl	80036c4 <memset>
	return HAL_UART_Receive(&huart1, (uint8_t*)inBuff, inSize-1, timeout) == HAL_OK ? true : false ;
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	3b01      	subs	r3, #1
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	68f9      	ldr	r1, [r7, #12]
 8000f72:	4806      	ldr	r0, [pc, #24]	; (8000f8c <simUartRead+0x3c>)
 8000f74:	f001 ffe7 	bl	8002f46 <HAL_UART_Receive>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	bf0c      	ite	eq
 8000f7e:	2301      	moveq	r3, #1
 8000f80:	2300      	movne	r3, #0
 8000f82:	b2db      	uxtb	r3, r3
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20000504 	.word	0x20000504

08000f90 <pcUartWrite>:


bool pcUartWrite(const uint8_t* outBuff, uint32_t outLen)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
	return HAL_UART_Transmit(&huart2, outBuff, outLen, 1000) == HAL_OK ? true : false ;
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa2:	6879      	ldr	r1, [r7, #4]
 8000fa4:	4806      	ldr	r0, [pc, #24]	; (8000fc0 <pcUartWrite+0x30>)
 8000fa6:	f001 ff3c 	bl	8002e22 <HAL_UART_Transmit>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	bf0c      	ite	eq
 8000fb0:	2301      	moveq	r3, #1
 8000fb2:	2300      	movne	r3, #0
 8000fb4:	b2db      	uxtb	r3, r3
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000548 	.word	0x20000548

08000fc4 <uartPrintf>:

// Function definition
bool uartPrintf(const char *format, ...)
{
 8000fc4:	b40f      	push	{r0, r1, r2, r3}
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	b084      	sub	sp, #16
 8000fca:	af00      	add	r7, sp, #0
    va_list args;
    int formatedLen;

    va_start(args, format);
 8000fcc:	f107 031c 	add.w	r3, r7, #28
 8000fd0:	607b      	str	r3, [r7, #4]

    formatedLen = vsnprintf(pcUartOutBuff, sizeof(pcUartOutBuff), format, args);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000fda:	480c      	ldr	r0, [pc, #48]	; (800100c <uartPrintf+0x48>)
 8000fdc:	f002 fb64 	bl	80036a8 <vsniprintf>
 8000fe0:	60f8      	str	r0, [r7, #12]

    va_end(args);

    bool retval = pcUartWrite(
 8000fe2:	68fb      	ldr	r3, [r7, #12]
    	(uint8_t*)pcUartOutBuff,
		formatedLen > sizeof(pcUartOutBuff) ? sizeof(pcUartOutBuff) : formatedLen
 8000fe4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fe8:	bf28      	it	cs
 8000fea:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
    bool retval = pcUartWrite(
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4806      	ldr	r0, [pc, #24]	; (800100c <uartPrintf+0x48>)
 8000ff2:	f7ff ffcd 	bl	8000f90 <pcUartWrite>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	72fb      	strb	r3, [r7, #11]
	);

    return retval;
 8000ffa:	7afb      	ldrb	r3, [r7, #11]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001006:	b004      	add	sp, #16
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	2000011c 	.word	0x2000011c

08001010 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001010:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001048 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001014:	480d      	ldr	r0, [pc, #52]	; (800104c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001016:	490e      	ldr	r1, [pc, #56]	; (8001050 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001018:	4a0e      	ldr	r2, [pc, #56]	; (8001054 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800101a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800101c:	e002      	b.n	8001024 <LoopCopyDataInit>

0800101e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001022:	3304      	adds	r3, #4

08001024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001028:	d3f9      	bcc.n	800101e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800102a:	4a0b      	ldr	r2, [pc, #44]	; (8001058 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800102c:	4c0b      	ldr	r4, [pc, #44]	; (800105c <LoopFillZerobss+0x26>)
  movs r3, #0
 800102e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001030:	e001      	b.n	8001036 <LoopFillZerobss>

08001032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001034:	3204      	adds	r2, #4

08001036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001038:	d3fb      	bcc.n	8001032 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800103a:	f7ff fdc3 	bl	8000bc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800103e:	f002 fb65 	bl	800370c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001042:	f7ff fb41 	bl	80006c8 <main>
  bx  lr    
 8001046:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001048:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800104c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001050:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001054:	0800424c 	.word	0x0800424c
  ldr r2, =_sbss
 8001058:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800105c:	200006d8 	.word	0x200006d8

08001060 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001060:	e7fe      	b.n	8001060 <ADC_IRQHandler>
	...

08001064 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001068:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <HAL_Init+0x40>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a0d      	ldr	r2, [pc, #52]	; (80010a4 <HAL_Init+0x40>)
 800106e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001072:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001074:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <HAL_Init+0x40>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a0a      	ldr	r2, [pc, #40]	; (80010a4 <HAL_Init+0x40>)
 800107a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800107e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001080:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <HAL_Init+0x40>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a07      	ldr	r2, [pc, #28]	; (80010a4 <HAL_Init+0x40>)
 8001086:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800108a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800108c:	2003      	movs	r0, #3
 800108e:	f000 f94f 	bl	8001330 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001092:	2000      	movs	r0, #0
 8001094:	f000 f808 	bl	80010a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001098:	f7ff fcde 	bl	8000a58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800109c:	2300      	movs	r3, #0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40023c00 	.word	0x40023c00

080010a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010b0:	4b12      	ldr	r3, [pc, #72]	; (80010fc <HAL_InitTick+0x54>)
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	4b12      	ldr	r3, [pc, #72]	; (8001100 <HAL_InitTick+0x58>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	4619      	mov	r1, r3
 80010ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010be:	fbb3 f3f1 	udiv	r3, r3, r1
 80010c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 f967 	bl	800139a <HAL_SYSTICK_Config>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e00e      	b.n	80010f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2b0f      	cmp	r3, #15
 80010da:	d80a      	bhi.n	80010f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010dc:	2200      	movs	r2, #0
 80010de:	6879      	ldr	r1, [r7, #4]
 80010e0:	f04f 30ff 	mov.w	r0, #4294967295
 80010e4:	f000 f92f 	bl	8001346 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010e8:	4a06      	ldr	r2, [pc, #24]	; (8001104 <HAL_InitTick+0x5c>)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ee:	2300      	movs	r3, #0
 80010f0:	e000      	b.n	80010f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	2000002c 	.word	0x2000002c
 8001100:	20000034 	.word	0x20000034
 8001104:	20000030 	.word	0x20000030

08001108 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800110c:	4b06      	ldr	r3, [pc, #24]	; (8001128 <HAL_IncTick+0x20>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	461a      	mov	r2, r3
 8001112:	4b06      	ldr	r3, [pc, #24]	; (800112c <HAL_IncTick+0x24>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4413      	add	r3, r2
 8001118:	4a04      	ldr	r2, [pc, #16]	; (800112c <HAL_IncTick+0x24>)
 800111a:	6013      	str	r3, [r2, #0]
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	20000034 	.word	0x20000034
 800112c:	2000058c 	.word	0x2000058c

08001130 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  return uwTick;
 8001134:	4b03      	ldr	r3, [pc, #12]	; (8001144 <HAL_GetTick+0x14>)
 8001136:	681b      	ldr	r3, [r3, #0]
}
 8001138:	4618      	mov	r0, r3
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	2000058c 	.word	0x2000058c

08001148 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001150:	f7ff ffee 	bl	8001130 <HAL_GetTick>
 8001154:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001160:	d005      	beq.n	800116e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001162:	4b0a      	ldr	r3, [pc, #40]	; (800118c <HAL_Delay+0x44>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	461a      	mov	r2, r3
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	4413      	add	r3, r2
 800116c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800116e:	bf00      	nop
 8001170:	f7ff ffde 	bl	8001130 <HAL_GetTick>
 8001174:	4602      	mov	r2, r0
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	68fa      	ldr	r2, [r7, #12]
 800117c:	429a      	cmp	r2, r3
 800117e:	d8f7      	bhi.n	8001170 <HAL_Delay+0x28>
  {
  }
}
 8001180:	bf00      	nop
 8001182:	bf00      	nop
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000034 	.word	0x20000034

08001190 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <__NVIC_SetPriorityGrouping+0x44>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011ac:	4013      	ands	r3, r2
 80011ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011c2:	4a04      	ldr	r2, [pc, #16]	; (80011d4 <__NVIC_SetPriorityGrouping+0x44>)
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	60d3      	str	r3, [r2, #12]
}
 80011c8:	bf00      	nop
 80011ca:	3714      	adds	r7, #20
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	e000ed00 	.word	0xe000ed00

080011d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011dc:	4b04      	ldr	r3, [pc, #16]	; (80011f0 <__NVIC_GetPriorityGrouping+0x18>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	0a1b      	lsrs	r3, r3, #8
 80011e2:	f003 0307 	and.w	r3, r3, #7
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	e000ed00 	.word	0xe000ed00

080011f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001202:	2b00      	cmp	r3, #0
 8001204:	db0b      	blt.n	800121e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	f003 021f 	and.w	r2, r3, #31
 800120c:	4907      	ldr	r1, [pc, #28]	; (800122c <__NVIC_EnableIRQ+0x38>)
 800120e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001212:	095b      	lsrs	r3, r3, #5
 8001214:	2001      	movs	r0, #1
 8001216:	fa00 f202 	lsl.w	r2, r0, r2
 800121a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	e000e100 	.word	0xe000e100

08001230 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	6039      	str	r1, [r7, #0]
 800123a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800123c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001240:	2b00      	cmp	r3, #0
 8001242:	db0a      	blt.n	800125a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	b2da      	uxtb	r2, r3
 8001248:	490c      	ldr	r1, [pc, #48]	; (800127c <__NVIC_SetPriority+0x4c>)
 800124a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124e:	0112      	lsls	r2, r2, #4
 8001250:	b2d2      	uxtb	r2, r2
 8001252:	440b      	add	r3, r1
 8001254:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001258:	e00a      	b.n	8001270 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	b2da      	uxtb	r2, r3
 800125e:	4908      	ldr	r1, [pc, #32]	; (8001280 <__NVIC_SetPriority+0x50>)
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f003 030f 	and.w	r3, r3, #15
 8001266:	3b04      	subs	r3, #4
 8001268:	0112      	lsls	r2, r2, #4
 800126a:	b2d2      	uxtb	r2, r2
 800126c:	440b      	add	r3, r1
 800126e:	761a      	strb	r2, [r3, #24]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	e000e100 	.word	0xe000e100
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001284:	b480      	push	{r7}
 8001286:	b089      	sub	sp, #36	; 0x24
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	f003 0307 	and.w	r3, r3, #7
 8001296:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	f1c3 0307 	rsb	r3, r3, #7
 800129e:	2b04      	cmp	r3, #4
 80012a0:	bf28      	it	cs
 80012a2:	2304      	movcs	r3, #4
 80012a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	3304      	adds	r3, #4
 80012aa:	2b06      	cmp	r3, #6
 80012ac:	d902      	bls.n	80012b4 <NVIC_EncodePriority+0x30>
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	3b03      	subs	r3, #3
 80012b2:	e000      	b.n	80012b6 <NVIC_EncodePriority+0x32>
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b8:	f04f 32ff 	mov.w	r2, #4294967295
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	43da      	mvns	r2, r3
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	401a      	ands	r2, r3
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012cc:	f04f 31ff 	mov.w	r1, #4294967295
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	fa01 f303 	lsl.w	r3, r1, r3
 80012d6:	43d9      	mvns	r1, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012dc:	4313      	orrs	r3, r2
         );
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3724      	adds	r7, #36	; 0x24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
	...

080012ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012fc:	d301      	bcc.n	8001302 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012fe:	2301      	movs	r3, #1
 8001300:	e00f      	b.n	8001322 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001302:	4a0a      	ldr	r2, [pc, #40]	; (800132c <SysTick_Config+0x40>)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	3b01      	subs	r3, #1
 8001308:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800130a:	210f      	movs	r1, #15
 800130c:	f04f 30ff 	mov.w	r0, #4294967295
 8001310:	f7ff ff8e 	bl	8001230 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001314:	4b05      	ldr	r3, [pc, #20]	; (800132c <SysTick_Config+0x40>)
 8001316:	2200      	movs	r2, #0
 8001318:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800131a:	4b04      	ldr	r3, [pc, #16]	; (800132c <SysTick_Config+0x40>)
 800131c:	2207      	movs	r2, #7
 800131e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001320:	2300      	movs	r3, #0
}
 8001322:	4618      	mov	r0, r3
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	e000e010 	.word	0xe000e010

08001330 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff ff29 	bl	8001190 <__NVIC_SetPriorityGrouping>
}
 800133e:	bf00      	nop
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001346:	b580      	push	{r7, lr}
 8001348:	b086      	sub	sp, #24
 800134a:	af00      	add	r7, sp, #0
 800134c:	4603      	mov	r3, r0
 800134e:	60b9      	str	r1, [r7, #8]
 8001350:	607a      	str	r2, [r7, #4]
 8001352:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001358:	f7ff ff3e 	bl	80011d8 <__NVIC_GetPriorityGrouping>
 800135c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	68b9      	ldr	r1, [r7, #8]
 8001362:	6978      	ldr	r0, [r7, #20]
 8001364:	f7ff ff8e 	bl	8001284 <NVIC_EncodePriority>
 8001368:	4602      	mov	r2, r0
 800136a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800136e:	4611      	mov	r1, r2
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff ff5d 	bl	8001230 <__NVIC_SetPriority>
}
 8001376:	bf00      	nop
 8001378:	3718      	adds	r7, #24
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	b082      	sub	sp, #8
 8001382:	af00      	add	r7, sp, #0
 8001384:	4603      	mov	r3, r0
 8001386:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff ff31 	bl	80011f4 <__NVIC_EnableIRQ>
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b082      	sub	sp, #8
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff ffa2 	bl	80012ec <SysTick_Config>
 80013a8:	4603      	mov	r3, r0
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
	...

080013b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b089      	sub	sp, #36	; 0x24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80013be:	2300      	movs	r3, #0
 80013c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013ca:	2300      	movs	r3, #0
 80013cc:	61fb      	str	r3, [r7, #28]
 80013ce:	e165      	b.n	800169c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013d0:	2201      	movs	r2, #1
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	697a      	ldr	r2, [r7, #20]
 80013e0:	4013      	ands	r3, r2
 80013e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80013e4:	693a      	ldr	r2, [r7, #16]
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	f040 8154 	bne.w	8001696 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f003 0303 	and.w	r3, r3, #3
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d005      	beq.n	8001406 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001402:	2b02      	cmp	r3, #2
 8001404:	d130      	bne.n	8001468 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	2203      	movs	r2, #3
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
 8001416:	43db      	mvns	r3, r3
 8001418:	69ba      	ldr	r2, [r7, #24]
 800141a:	4013      	ands	r3, r2
 800141c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	68da      	ldr	r2, [r3, #12]
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	fa02 f303 	lsl.w	r3, r2, r3
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	4313      	orrs	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800143c:	2201      	movs	r2, #1
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4013      	ands	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	091b      	lsrs	r3, r3, #4
 8001452:	f003 0201 	and.w	r2, r3, #1
 8001456:	69fb      	ldr	r3, [r7, #28]
 8001458:	fa02 f303 	lsl.w	r3, r2, r3
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	4313      	orrs	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f003 0303 	and.w	r3, r3, #3
 8001470:	2b03      	cmp	r3, #3
 8001472:	d017      	beq.n	80014a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	2203      	movs	r2, #3
 8001480:	fa02 f303 	lsl.w	r3, r2, r3
 8001484:	43db      	mvns	r3, r3
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	4013      	ands	r3, r2
 800148a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	689a      	ldr	r2, [r3, #8]
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	4313      	orrs	r3, r2
 800149c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f003 0303 	and.w	r3, r3, #3
 80014ac:	2b02      	cmp	r3, #2
 80014ae:	d123      	bne.n	80014f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	08da      	lsrs	r2, r3, #3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	3208      	adds	r2, #8
 80014b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	f003 0307 	and.w	r3, r3, #7
 80014c4:	009b      	lsls	r3, r3, #2
 80014c6:	220f      	movs	r2, #15
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	43db      	mvns	r3, r3
 80014ce:	69ba      	ldr	r2, [r7, #24]
 80014d0:	4013      	ands	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	691a      	ldr	r2, [r3, #16]
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	f003 0307 	and.w	r3, r3, #7
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	08da      	lsrs	r2, r3, #3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	3208      	adds	r2, #8
 80014f2:	69b9      	ldr	r1, [r7, #24]
 80014f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	2203      	movs	r2, #3
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	43db      	mvns	r3, r3
 800150a:	69ba      	ldr	r2, [r7, #24]
 800150c:	4013      	ands	r3, r2
 800150e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f003 0203 	and.w	r2, r3, #3
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	4313      	orrs	r3, r2
 8001524:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	69ba      	ldr	r2, [r7, #24]
 800152a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001534:	2b00      	cmp	r3, #0
 8001536:	f000 80ae 	beq.w	8001696 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]
 800153e:	4b5d      	ldr	r3, [pc, #372]	; (80016b4 <HAL_GPIO_Init+0x300>)
 8001540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001542:	4a5c      	ldr	r2, [pc, #368]	; (80016b4 <HAL_GPIO_Init+0x300>)
 8001544:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001548:	6453      	str	r3, [r2, #68]	; 0x44
 800154a:	4b5a      	ldr	r3, [pc, #360]	; (80016b4 <HAL_GPIO_Init+0x300>)
 800154c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800154e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001552:	60fb      	str	r3, [r7, #12]
 8001554:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001556:	4a58      	ldr	r2, [pc, #352]	; (80016b8 <HAL_GPIO_Init+0x304>)
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	089b      	lsrs	r3, r3, #2
 800155c:	3302      	adds	r3, #2
 800155e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001562:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	f003 0303 	and.w	r3, r3, #3
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	220f      	movs	r2, #15
 800156e:	fa02 f303 	lsl.w	r3, r2, r3
 8001572:	43db      	mvns	r3, r3
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	4013      	ands	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4a4f      	ldr	r2, [pc, #316]	; (80016bc <HAL_GPIO_Init+0x308>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d025      	beq.n	80015ce <HAL_GPIO_Init+0x21a>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a4e      	ldr	r2, [pc, #312]	; (80016c0 <HAL_GPIO_Init+0x30c>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d01f      	beq.n	80015ca <HAL_GPIO_Init+0x216>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4a4d      	ldr	r2, [pc, #308]	; (80016c4 <HAL_GPIO_Init+0x310>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d019      	beq.n	80015c6 <HAL_GPIO_Init+0x212>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4a4c      	ldr	r2, [pc, #304]	; (80016c8 <HAL_GPIO_Init+0x314>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d013      	beq.n	80015c2 <HAL_GPIO_Init+0x20e>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a4b      	ldr	r2, [pc, #300]	; (80016cc <HAL_GPIO_Init+0x318>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d00d      	beq.n	80015be <HAL_GPIO_Init+0x20a>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a4a      	ldr	r2, [pc, #296]	; (80016d0 <HAL_GPIO_Init+0x31c>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d007      	beq.n	80015ba <HAL_GPIO_Init+0x206>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4a49      	ldr	r2, [pc, #292]	; (80016d4 <HAL_GPIO_Init+0x320>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d101      	bne.n	80015b6 <HAL_GPIO_Init+0x202>
 80015b2:	2306      	movs	r3, #6
 80015b4:	e00c      	b.n	80015d0 <HAL_GPIO_Init+0x21c>
 80015b6:	2307      	movs	r3, #7
 80015b8:	e00a      	b.n	80015d0 <HAL_GPIO_Init+0x21c>
 80015ba:	2305      	movs	r3, #5
 80015bc:	e008      	b.n	80015d0 <HAL_GPIO_Init+0x21c>
 80015be:	2304      	movs	r3, #4
 80015c0:	e006      	b.n	80015d0 <HAL_GPIO_Init+0x21c>
 80015c2:	2303      	movs	r3, #3
 80015c4:	e004      	b.n	80015d0 <HAL_GPIO_Init+0x21c>
 80015c6:	2302      	movs	r3, #2
 80015c8:	e002      	b.n	80015d0 <HAL_GPIO_Init+0x21c>
 80015ca:	2301      	movs	r3, #1
 80015cc:	e000      	b.n	80015d0 <HAL_GPIO_Init+0x21c>
 80015ce:	2300      	movs	r3, #0
 80015d0:	69fa      	ldr	r2, [r7, #28]
 80015d2:	f002 0203 	and.w	r2, r2, #3
 80015d6:	0092      	lsls	r2, r2, #2
 80015d8:	4093      	lsls	r3, r2
 80015da:	69ba      	ldr	r2, [r7, #24]
 80015dc:	4313      	orrs	r3, r2
 80015de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015e0:	4935      	ldr	r1, [pc, #212]	; (80016b8 <HAL_GPIO_Init+0x304>)
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	089b      	lsrs	r3, r3, #2
 80015e6:	3302      	adds	r3, #2
 80015e8:	69ba      	ldr	r2, [r7, #24]
 80015ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015ee:	4b3a      	ldr	r3, [pc, #232]	; (80016d8 <HAL_GPIO_Init+0x324>)
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	43db      	mvns	r3, r3
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	4013      	ands	r3, r2
 80015fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d003      	beq.n	8001612 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	4313      	orrs	r3, r2
 8001610:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001612:	4a31      	ldr	r2, [pc, #196]	; (80016d8 <HAL_GPIO_Init+0x324>)
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001618:	4b2f      	ldr	r3, [pc, #188]	; (80016d8 <HAL_GPIO_Init+0x324>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	43db      	mvns	r3, r3
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	4013      	ands	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d003      	beq.n	800163c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	4313      	orrs	r3, r2
 800163a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800163c:	4a26      	ldr	r2, [pc, #152]	; (80016d8 <HAL_GPIO_Init+0x324>)
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001642:	4b25      	ldr	r3, [pc, #148]	; (80016d8 <HAL_GPIO_Init+0x324>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	43db      	mvns	r3, r3
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	4013      	ands	r3, r2
 8001650:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d003      	beq.n	8001666 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	4313      	orrs	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001666:	4a1c      	ldr	r2, [pc, #112]	; (80016d8 <HAL_GPIO_Init+0x324>)
 8001668:	69bb      	ldr	r3, [r7, #24]
 800166a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800166c:	4b1a      	ldr	r3, [pc, #104]	; (80016d8 <HAL_GPIO_Init+0x324>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	43db      	mvns	r3, r3
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	4013      	ands	r3, r2
 800167a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d003      	beq.n	8001690 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	4313      	orrs	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001690:	4a11      	ldr	r2, [pc, #68]	; (80016d8 <HAL_GPIO_Init+0x324>)
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	3301      	adds	r3, #1
 800169a:	61fb      	str	r3, [r7, #28]
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	2b0f      	cmp	r3, #15
 80016a0:	f67f ae96 	bls.w	80013d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80016a4:	bf00      	nop
 80016a6:	bf00      	nop
 80016a8:	3724      	adds	r7, #36	; 0x24
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	40023800 	.word	0x40023800
 80016b8:	40013800 	.word	0x40013800
 80016bc:	40020000 	.word	0x40020000
 80016c0:	40020400 	.word	0x40020400
 80016c4:	40020800 	.word	0x40020800
 80016c8:	40020c00 	.word	0x40020c00
 80016cc:	40021000 	.word	0x40021000
 80016d0:	40021400 	.word	0x40021400
 80016d4:	40021800 	.word	0x40021800
 80016d8:	40013c00 	.word	0x40013c00

080016dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	460b      	mov	r3, r1
 80016e6:	807b      	strh	r3, [r7, #2]
 80016e8:	4613      	mov	r3, r2
 80016ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016ec:	787b      	ldrb	r3, [r7, #1]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016f2:	887a      	ldrh	r2, [r7, #2]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80016f8:	e003      	b.n	8001702 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80016fa:	887b      	ldrh	r3, [r7, #2]
 80016fc:	041a      	lsls	r2, r3, #16
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	619a      	str	r2, [r3, #24]
}
 8001702:	bf00      	nop
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
	...

08001710 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800171a:	4b08      	ldr	r3, [pc, #32]	; (800173c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800171c:	695a      	ldr	r2, [r3, #20]
 800171e:	88fb      	ldrh	r3, [r7, #6]
 8001720:	4013      	ands	r3, r2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d006      	beq.n	8001734 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001726:	4a05      	ldr	r2, [pc, #20]	; (800173c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001728:	88fb      	ldrh	r3, [r7, #6]
 800172a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800172c:	88fb      	ldrh	r3, [r7, #6]
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff f9f4 	bl	8000b1c <HAL_GPIO_EXTI_Callback>
  }
}
 8001734:	bf00      	nop
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40013c00 	.word	0x40013c00

08001740 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
 8001748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d101      	bne.n	8001754 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	e0cc      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001754:	4b68      	ldr	r3, [pc, #416]	; (80018f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f003 030f 	and.w	r3, r3, #15
 800175c:	683a      	ldr	r2, [r7, #0]
 800175e:	429a      	cmp	r2, r3
 8001760:	d90c      	bls.n	800177c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001762:	4b65      	ldr	r3, [pc, #404]	; (80018f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001764:	683a      	ldr	r2, [r7, #0]
 8001766:	b2d2      	uxtb	r2, r2
 8001768:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800176a:	4b63      	ldr	r3, [pc, #396]	; (80018f8 <HAL_RCC_ClockConfig+0x1b8>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 030f 	and.w	r3, r3, #15
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	429a      	cmp	r2, r3
 8001776:	d001      	beq.n	800177c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e0b8      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0302 	and.w	r3, r3, #2
 8001784:	2b00      	cmp	r3, #0
 8001786:	d020      	beq.n	80017ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0304 	and.w	r3, r3, #4
 8001790:	2b00      	cmp	r3, #0
 8001792:	d005      	beq.n	80017a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001794:	4b59      	ldr	r3, [pc, #356]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	4a58      	ldr	r2, [pc, #352]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 800179a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800179e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0308 	and.w	r3, r3, #8
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d005      	beq.n	80017b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017ac:	4b53      	ldr	r3, [pc, #332]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	4a52      	ldr	r2, [pc, #328]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80017b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017b8:	4b50      	ldr	r3, [pc, #320]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	494d      	ldr	r1, [pc, #308]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80017c6:	4313      	orrs	r3, r2
 80017c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d044      	beq.n	8001860 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d107      	bne.n	80017ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017de:	4b47      	ldr	r3, [pc, #284]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d119      	bne.n	800181e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e07f      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d003      	beq.n	80017fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017fa:	2b03      	cmp	r3, #3
 80017fc:	d107      	bne.n	800180e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017fe:	4b3f      	ldr	r3, [pc, #252]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d109      	bne.n	800181e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e06f      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800180e:	4b3b      	ldr	r3, [pc, #236]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f003 0302 	and.w	r3, r3, #2
 8001816:	2b00      	cmp	r3, #0
 8001818:	d101      	bne.n	800181e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e067      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800181e:	4b37      	ldr	r3, [pc, #220]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f023 0203 	bic.w	r2, r3, #3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	4934      	ldr	r1, [pc, #208]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 800182c:	4313      	orrs	r3, r2
 800182e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001830:	f7ff fc7e 	bl	8001130 <HAL_GetTick>
 8001834:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001836:	e00a      	b.n	800184e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001838:	f7ff fc7a 	bl	8001130 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	f241 3288 	movw	r2, #5000	; 0x1388
 8001846:	4293      	cmp	r3, r2
 8001848:	d901      	bls.n	800184e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e04f      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800184e:	4b2b      	ldr	r3, [pc, #172]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	f003 020c 	and.w	r2, r3, #12
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	429a      	cmp	r2, r3
 800185e:	d1eb      	bne.n	8001838 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001860:	4b25      	ldr	r3, [pc, #148]	; (80018f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 030f 	and.w	r3, r3, #15
 8001868:	683a      	ldr	r2, [r7, #0]
 800186a:	429a      	cmp	r2, r3
 800186c:	d20c      	bcs.n	8001888 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800186e:	4b22      	ldr	r3, [pc, #136]	; (80018f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001870:	683a      	ldr	r2, [r7, #0]
 8001872:	b2d2      	uxtb	r2, r2
 8001874:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001876:	4b20      	ldr	r3, [pc, #128]	; (80018f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 030f 	and.w	r3, r3, #15
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	429a      	cmp	r2, r3
 8001882:	d001      	beq.n	8001888 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e032      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0304 	and.w	r3, r3, #4
 8001890:	2b00      	cmp	r3, #0
 8001892:	d008      	beq.n	80018a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001894:	4b19      	ldr	r3, [pc, #100]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	4916      	ldr	r1, [pc, #88]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80018a2:	4313      	orrs	r3, r2
 80018a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0308 	and.w	r3, r3, #8
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d009      	beq.n	80018c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018b2:	4b12      	ldr	r3, [pc, #72]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	691b      	ldr	r3, [r3, #16]
 80018be:	00db      	lsls	r3, r3, #3
 80018c0:	490e      	ldr	r1, [pc, #56]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018c6:	f000 f855 	bl	8001974 <HAL_RCC_GetSysClockFreq>
 80018ca:	4602      	mov	r2, r0
 80018cc:	4b0b      	ldr	r3, [pc, #44]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	091b      	lsrs	r3, r3, #4
 80018d2:	f003 030f 	and.w	r3, r3, #15
 80018d6:	490a      	ldr	r1, [pc, #40]	; (8001900 <HAL_RCC_ClockConfig+0x1c0>)
 80018d8:	5ccb      	ldrb	r3, [r1, r3]
 80018da:	fa22 f303 	lsr.w	r3, r2, r3
 80018de:	4a09      	ldr	r2, [pc, #36]	; (8001904 <HAL_RCC_ClockConfig+0x1c4>)
 80018e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018e2:	4b09      	ldr	r3, [pc, #36]	; (8001908 <HAL_RCC_ClockConfig+0x1c8>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff fbde 	bl	80010a8 <HAL_InitTick>

  return HAL_OK;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40023c00 	.word	0x40023c00
 80018fc:	40023800 	.word	0x40023800
 8001900:	080041f0 	.word	0x080041f0
 8001904:	2000002c 	.word	0x2000002c
 8001908:	20000030 	.word	0x20000030

0800190c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001910:	4b03      	ldr	r3, [pc, #12]	; (8001920 <HAL_RCC_GetHCLKFreq+0x14>)
 8001912:	681b      	ldr	r3, [r3, #0]
}
 8001914:	4618      	mov	r0, r3
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	2000002c 	.word	0x2000002c

08001924 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001928:	f7ff fff0 	bl	800190c <HAL_RCC_GetHCLKFreq>
 800192c:	4602      	mov	r2, r0
 800192e:	4b05      	ldr	r3, [pc, #20]	; (8001944 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	0a9b      	lsrs	r3, r3, #10
 8001934:	f003 0307 	and.w	r3, r3, #7
 8001938:	4903      	ldr	r1, [pc, #12]	; (8001948 <HAL_RCC_GetPCLK1Freq+0x24>)
 800193a:	5ccb      	ldrb	r3, [r1, r3]
 800193c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001940:	4618      	mov	r0, r3
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40023800 	.word	0x40023800
 8001948:	08004200 	.word	0x08004200

0800194c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001950:	f7ff ffdc 	bl	800190c <HAL_RCC_GetHCLKFreq>
 8001954:	4602      	mov	r2, r0
 8001956:	4b05      	ldr	r3, [pc, #20]	; (800196c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	0b5b      	lsrs	r3, r3, #13
 800195c:	f003 0307 	and.w	r3, r3, #7
 8001960:	4903      	ldr	r1, [pc, #12]	; (8001970 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001962:	5ccb      	ldrb	r3, [r1, r3]
 8001964:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001968:	4618      	mov	r0, r3
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40023800 	.word	0x40023800
 8001970:	08004200 	.word	0x08004200

08001974 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001974:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001978:	b0ae      	sub	sp, #184	; 0xb8
 800197a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800197c:	2300      	movs	r3, #0
 800197e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001982:	2300      	movs	r3, #0
 8001984:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001988:	2300      	movs	r3, #0
 800198a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800198e:	2300      	movs	r3, #0
 8001990:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001994:	2300      	movs	r3, #0
 8001996:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800199a:	4bcb      	ldr	r3, [pc, #812]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x354>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f003 030c 	and.w	r3, r3, #12
 80019a2:	2b0c      	cmp	r3, #12
 80019a4:	f200 8206 	bhi.w	8001db4 <HAL_RCC_GetSysClockFreq+0x440>
 80019a8:	a201      	add	r2, pc, #4	; (adr r2, 80019b0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80019aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ae:	bf00      	nop
 80019b0:	080019e5 	.word	0x080019e5
 80019b4:	08001db5 	.word	0x08001db5
 80019b8:	08001db5 	.word	0x08001db5
 80019bc:	08001db5 	.word	0x08001db5
 80019c0:	080019ed 	.word	0x080019ed
 80019c4:	08001db5 	.word	0x08001db5
 80019c8:	08001db5 	.word	0x08001db5
 80019cc:	08001db5 	.word	0x08001db5
 80019d0:	080019f5 	.word	0x080019f5
 80019d4:	08001db5 	.word	0x08001db5
 80019d8:	08001db5 	.word	0x08001db5
 80019dc:	08001db5 	.word	0x08001db5
 80019e0:	08001be5 	.word	0x08001be5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019e4:	4bb9      	ldr	r3, [pc, #740]	; (8001ccc <HAL_RCC_GetSysClockFreq+0x358>)
 80019e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80019ea:	e1e7      	b.n	8001dbc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019ec:	4bb8      	ldr	r3, [pc, #736]	; (8001cd0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80019ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80019f2:	e1e3      	b.n	8001dbc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019f4:	4bb4      	ldr	r3, [pc, #720]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x354>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a00:	4bb1      	ldr	r3, [pc, #708]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d071      	beq.n	8001af0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a0c:	4bae      	ldr	r3, [pc, #696]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	099b      	lsrs	r3, r3, #6
 8001a12:	2200      	movs	r2, #0
 8001a14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001a18:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001a1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001a20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a24:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001a28:	2300      	movs	r3, #0
 8001a2a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001a2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001a32:	4622      	mov	r2, r4
 8001a34:	462b      	mov	r3, r5
 8001a36:	f04f 0000 	mov.w	r0, #0
 8001a3a:	f04f 0100 	mov.w	r1, #0
 8001a3e:	0159      	lsls	r1, r3, #5
 8001a40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a44:	0150      	lsls	r0, r2, #5
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4621      	mov	r1, r4
 8001a4c:	1a51      	subs	r1, r2, r1
 8001a4e:	6439      	str	r1, [r7, #64]	; 0x40
 8001a50:	4629      	mov	r1, r5
 8001a52:	eb63 0301 	sbc.w	r3, r3, r1
 8001a56:	647b      	str	r3, [r7, #68]	; 0x44
 8001a58:	f04f 0200 	mov.w	r2, #0
 8001a5c:	f04f 0300 	mov.w	r3, #0
 8001a60:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001a64:	4649      	mov	r1, r9
 8001a66:	018b      	lsls	r3, r1, #6
 8001a68:	4641      	mov	r1, r8
 8001a6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a6e:	4641      	mov	r1, r8
 8001a70:	018a      	lsls	r2, r1, #6
 8001a72:	4641      	mov	r1, r8
 8001a74:	1a51      	subs	r1, r2, r1
 8001a76:	63b9      	str	r1, [r7, #56]	; 0x38
 8001a78:	4649      	mov	r1, r9
 8001a7a:	eb63 0301 	sbc.w	r3, r3, r1
 8001a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a80:	f04f 0200 	mov.w	r2, #0
 8001a84:	f04f 0300 	mov.w	r3, #0
 8001a88:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001a8c:	4649      	mov	r1, r9
 8001a8e:	00cb      	lsls	r3, r1, #3
 8001a90:	4641      	mov	r1, r8
 8001a92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001a96:	4641      	mov	r1, r8
 8001a98:	00ca      	lsls	r2, r1, #3
 8001a9a:	4610      	mov	r0, r2
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	4622      	mov	r2, r4
 8001aa2:	189b      	adds	r3, r3, r2
 8001aa4:	633b      	str	r3, [r7, #48]	; 0x30
 8001aa6:	462b      	mov	r3, r5
 8001aa8:	460a      	mov	r2, r1
 8001aaa:	eb42 0303 	adc.w	r3, r2, r3
 8001aae:	637b      	str	r3, [r7, #52]	; 0x34
 8001ab0:	f04f 0200 	mov.w	r2, #0
 8001ab4:	f04f 0300 	mov.w	r3, #0
 8001ab8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001abc:	4629      	mov	r1, r5
 8001abe:	024b      	lsls	r3, r1, #9
 8001ac0:	4621      	mov	r1, r4
 8001ac2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001ac6:	4621      	mov	r1, r4
 8001ac8:	024a      	lsls	r2, r1, #9
 8001aca:	4610      	mov	r0, r2
 8001acc:	4619      	mov	r1, r3
 8001ace:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001ad8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001adc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001ae0:	f7fe fbe6 	bl	80002b0 <__aeabi_uldivmod>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4613      	mov	r3, r2
 8001aea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001aee:	e067      	b.n	8001bc0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001af0:	4b75      	ldr	r3, [pc, #468]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	099b      	lsrs	r3, r3, #6
 8001af6:	2200      	movs	r2, #0
 8001af8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001afc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001b00:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001b04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b08:	67bb      	str	r3, [r7, #120]	; 0x78
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001b0e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001b12:	4622      	mov	r2, r4
 8001b14:	462b      	mov	r3, r5
 8001b16:	f04f 0000 	mov.w	r0, #0
 8001b1a:	f04f 0100 	mov.w	r1, #0
 8001b1e:	0159      	lsls	r1, r3, #5
 8001b20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b24:	0150      	lsls	r0, r2, #5
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	4621      	mov	r1, r4
 8001b2c:	1a51      	subs	r1, r2, r1
 8001b2e:	62b9      	str	r1, [r7, #40]	; 0x28
 8001b30:	4629      	mov	r1, r5
 8001b32:	eb63 0301 	sbc.w	r3, r3, r1
 8001b36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	f04f 0300 	mov.w	r3, #0
 8001b40:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001b44:	4649      	mov	r1, r9
 8001b46:	018b      	lsls	r3, r1, #6
 8001b48:	4641      	mov	r1, r8
 8001b4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b4e:	4641      	mov	r1, r8
 8001b50:	018a      	lsls	r2, r1, #6
 8001b52:	4641      	mov	r1, r8
 8001b54:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b58:	4649      	mov	r1, r9
 8001b5a:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b5e:	f04f 0200 	mov.w	r2, #0
 8001b62:	f04f 0300 	mov.w	r3, #0
 8001b66:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001b6a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001b6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001b72:	4692      	mov	sl, r2
 8001b74:	469b      	mov	fp, r3
 8001b76:	4623      	mov	r3, r4
 8001b78:	eb1a 0303 	adds.w	r3, sl, r3
 8001b7c:	623b      	str	r3, [r7, #32]
 8001b7e:	462b      	mov	r3, r5
 8001b80:	eb4b 0303 	adc.w	r3, fp, r3
 8001b84:	627b      	str	r3, [r7, #36]	; 0x24
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	f04f 0300 	mov.w	r3, #0
 8001b8e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001b92:	4629      	mov	r1, r5
 8001b94:	028b      	lsls	r3, r1, #10
 8001b96:	4621      	mov	r1, r4
 8001b98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b9c:	4621      	mov	r1, r4
 8001b9e:	028a      	lsls	r2, r1, #10
 8001ba0:	4610      	mov	r0, r2
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001ba8:	2200      	movs	r2, #0
 8001baa:	673b      	str	r3, [r7, #112]	; 0x70
 8001bac:	677a      	str	r2, [r7, #116]	; 0x74
 8001bae:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001bb2:	f7fe fb7d 	bl	80002b0 <__aeabi_uldivmod>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4613      	mov	r3, r2
 8001bbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001bc0:	4b41      	ldr	r3, [pc, #260]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	0c1b      	lsrs	r3, r3, #16
 8001bc6:	f003 0303 	and.w	r3, r3, #3
 8001bca:	3301      	adds	r3, #1
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001bd2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001bd6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bde:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001be2:	e0eb      	b.n	8001dbc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001be4:	4b38      	ldr	r3, [pc, #224]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bf0:	4b35      	ldr	r3, [pc, #212]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d06b      	beq.n	8001cd4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bfc:	4b32      	ldr	r3, [pc, #200]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	099b      	lsrs	r3, r3, #6
 8001c02:	2200      	movs	r2, #0
 8001c04:	66bb      	str	r3, [r7, #104]	; 0x68
 8001c06:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001c08:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c0e:	663b      	str	r3, [r7, #96]	; 0x60
 8001c10:	2300      	movs	r3, #0
 8001c12:	667b      	str	r3, [r7, #100]	; 0x64
 8001c14:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001c18:	4622      	mov	r2, r4
 8001c1a:	462b      	mov	r3, r5
 8001c1c:	f04f 0000 	mov.w	r0, #0
 8001c20:	f04f 0100 	mov.w	r1, #0
 8001c24:	0159      	lsls	r1, r3, #5
 8001c26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c2a:	0150      	lsls	r0, r2, #5
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	4621      	mov	r1, r4
 8001c32:	1a51      	subs	r1, r2, r1
 8001c34:	61b9      	str	r1, [r7, #24]
 8001c36:	4629      	mov	r1, r5
 8001c38:	eb63 0301 	sbc.w	r3, r3, r1
 8001c3c:	61fb      	str	r3, [r7, #28]
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	f04f 0300 	mov.w	r3, #0
 8001c46:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001c4a:	4659      	mov	r1, fp
 8001c4c:	018b      	lsls	r3, r1, #6
 8001c4e:	4651      	mov	r1, sl
 8001c50:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c54:	4651      	mov	r1, sl
 8001c56:	018a      	lsls	r2, r1, #6
 8001c58:	4651      	mov	r1, sl
 8001c5a:	ebb2 0801 	subs.w	r8, r2, r1
 8001c5e:	4659      	mov	r1, fp
 8001c60:	eb63 0901 	sbc.w	r9, r3, r1
 8001c64:	f04f 0200 	mov.w	r2, #0
 8001c68:	f04f 0300 	mov.w	r3, #0
 8001c6c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c70:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c74:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c78:	4690      	mov	r8, r2
 8001c7a:	4699      	mov	r9, r3
 8001c7c:	4623      	mov	r3, r4
 8001c7e:	eb18 0303 	adds.w	r3, r8, r3
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	462b      	mov	r3, r5
 8001c86:	eb49 0303 	adc.w	r3, r9, r3
 8001c8a:	617b      	str	r3, [r7, #20]
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	f04f 0300 	mov.w	r3, #0
 8001c94:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001c98:	4629      	mov	r1, r5
 8001c9a:	024b      	lsls	r3, r1, #9
 8001c9c:	4621      	mov	r1, r4
 8001c9e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001ca2:	4621      	mov	r1, r4
 8001ca4:	024a      	lsls	r2, r1, #9
 8001ca6:	4610      	mov	r0, r2
 8001ca8:	4619      	mov	r1, r3
 8001caa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001cae:	2200      	movs	r2, #0
 8001cb0:	65bb      	str	r3, [r7, #88]	; 0x58
 8001cb2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001cb4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001cb8:	f7fe fafa 	bl	80002b0 <__aeabi_uldivmod>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001cc6:	e065      	b.n	8001d94 <HAL_RCC_GetSysClockFreq+0x420>
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	00f42400 	.word	0x00f42400
 8001cd0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cd4:	4b3d      	ldr	r3, [pc, #244]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x458>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	099b      	lsrs	r3, r3, #6
 8001cda:	2200      	movs	r2, #0
 8001cdc:	4618      	mov	r0, r3
 8001cde:	4611      	mov	r1, r2
 8001ce0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ce4:	653b      	str	r3, [r7, #80]	; 0x50
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	657b      	str	r3, [r7, #84]	; 0x54
 8001cea:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001cee:	4642      	mov	r2, r8
 8001cf0:	464b      	mov	r3, r9
 8001cf2:	f04f 0000 	mov.w	r0, #0
 8001cf6:	f04f 0100 	mov.w	r1, #0
 8001cfa:	0159      	lsls	r1, r3, #5
 8001cfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d00:	0150      	lsls	r0, r2, #5
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	4641      	mov	r1, r8
 8001d08:	1a51      	subs	r1, r2, r1
 8001d0a:	60b9      	str	r1, [r7, #8]
 8001d0c:	4649      	mov	r1, r9
 8001d0e:	eb63 0301 	sbc.w	r3, r3, r1
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	f04f 0200 	mov.w	r2, #0
 8001d18:	f04f 0300 	mov.w	r3, #0
 8001d1c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001d20:	4659      	mov	r1, fp
 8001d22:	018b      	lsls	r3, r1, #6
 8001d24:	4651      	mov	r1, sl
 8001d26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d2a:	4651      	mov	r1, sl
 8001d2c:	018a      	lsls	r2, r1, #6
 8001d2e:	4651      	mov	r1, sl
 8001d30:	1a54      	subs	r4, r2, r1
 8001d32:	4659      	mov	r1, fp
 8001d34:	eb63 0501 	sbc.w	r5, r3, r1
 8001d38:	f04f 0200 	mov.w	r2, #0
 8001d3c:	f04f 0300 	mov.w	r3, #0
 8001d40:	00eb      	lsls	r3, r5, #3
 8001d42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d46:	00e2      	lsls	r2, r4, #3
 8001d48:	4614      	mov	r4, r2
 8001d4a:	461d      	mov	r5, r3
 8001d4c:	4643      	mov	r3, r8
 8001d4e:	18e3      	adds	r3, r4, r3
 8001d50:	603b      	str	r3, [r7, #0]
 8001d52:	464b      	mov	r3, r9
 8001d54:	eb45 0303 	adc.w	r3, r5, r3
 8001d58:	607b      	str	r3, [r7, #4]
 8001d5a:	f04f 0200 	mov.w	r2, #0
 8001d5e:	f04f 0300 	mov.w	r3, #0
 8001d62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d66:	4629      	mov	r1, r5
 8001d68:	028b      	lsls	r3, r1, #10
 8001d6a:	4621      	mov	r1, r4
 8001d6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d70:	4621      	mov	r1, r4
 8001d72:	028a      	lsls	r2, r1, #10
 8001d74:	4610      	mov	r0, r2
 8001d76:	4619      	mov	r1, r3
 8001d78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001d80:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001d82:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001d86:	f7fe fa93 	bl	80002b0 <__aeabi_uldivmod>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	4613      	mov	r3, r2
 8001d90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001d94:	4b0d      	ldr	r3, [pc, #52]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x458>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	0f1b      	lsrs	r3, r3, #28
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001da2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001da6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001db2:	e003      	b.n	8001dbc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001db4:	4b06      	ldr	r3, [pc, #24]	; (8001dd0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001db6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001dba:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dbc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	37b8      	adds	r7, #184	; 0xb8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001dca:	bf00      	nop
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	00f42400 	.word	0x00f42400

08001dd4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d101      	bne.n	8001de6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e28d      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f000 8083 	beq.w	8001efa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001df4:	4b94      	ldr	r3, [pc, #592]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f003 030c 	and.w	r3, r3, #12
 8001dfc:	2b04      	cmp	r3, #4
 8001dfe:	d019      	beq.n	8001e34 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e00:	4b91      	ldr	r3, [pc, #580]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001e08:	2b08      	cmp	r3, #8
 8001e0a:	d106      	bne.n	8001e1a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e0c:	4b8e      	ldr	r3, [pc, #568]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e18:	d00c      	beq.n	8001e34 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e1a:	4b8b      	ldr	r3, [pc, #556]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e22:	2b0c      	cmp	r3, #12
 8001e24:	d112      	bne.n	8001e4c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e26:	4b88      	ldr	r3, [pc, #544]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e32:	d10b      	bne.n	8001e4c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e34:	4b84      	ldr	r3, [pc, #528]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d05b      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x124>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d157      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e25a      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e54:	d106      	bne.n	8001e64 <HAL_RCC_OscConfig+0x90>
 8001e56:	4b7c      	ldr	r3, [pc, #496]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a7b      	ldr	r2, [pc, #492]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e60:	6013      	str	r3, [r2, #0]
 8001e62:	e01d      	b.n	8001ea0 <HAL_RCC_OscConfig+0xcc>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e6c:	d10c      	bne.n	8001e88 <HAL_RCC_OscConfig+0xb4>
 8001e6e:	4b76      	ldr	r3, [pc, #472]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a75      	ldr	r2, [pc, #468]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	4b73      	ldr	r3, [pc, #460]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a72      	ldr	r2, [pc, #456]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e84:	6013      	str	r3, [r2, #0]
 8001e86:	e00b      	b.n	8001ea0 <HAL_RCC_OscConfig+0xcc>
 8001e88:	4b6f      	ldr	r3, [pc, #444]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a6e      	ldr	r2, [pc, #440]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e92:	6013      	str	r3, [r2, #0]
 8001e94:	4b6c      	ldr	r3, [pc, #432]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a6b      	ldr	r2, [pc, #428]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001e9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d013      	beq.n	8001ed0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea8:	f7ff f942 	bl	8001130 <HAL_GetTick>
 8001eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eae:	e008      	b.n	8001ec2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001eb0:	f7ff f93e 	bl	8001130 <HAL_GetTick>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	2b64      	cmp	r3, #100	; 0x64
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e21f      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ec2:	4b61      	ldr	r3, [pc, #388]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d0f0      	beq.n	8001eb0 <HAL_RCC_OscConfig+0xdc>
 8001ece:	e014      	b.n	8001efa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed0:	f7ff f92e 	bl	8001130 <HAL_GetTick>
 8001ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ed8:	f7ff f92a 	bl	8001130 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b64      	cmp	r3, #100	; 0x64
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e20b      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eea:	4b57      	ldr	r3, [pc, #348]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1f0      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x104>
 8001ef6:	e000      	b.n	8001efa <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d06f      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f06:	4b50      	ldr	r3, [pc, #320]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 030c 	and.w	r3, r3, #12
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d017      	beq.n	8001f42 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f12:	4b4d      	ldr	r3, [pc, #308]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f1a:	2b08      	cmp	r3, #8
 8001f1c:	d105      	bne.n	8001f2a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f1e:	4b4a      	ldr	r3, [pc, #296]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d00b      	beq.n	8001f42 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f2a:	4b47      	ldr	r3, [pc, #284]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f32:	2b0c      	cmp	r3, #12
 8001f34:	d11c      	bne.n	8001f70 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f36:	4b44      	ldr	r3, [pc, #272]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d116      	bne.n	8001f70 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f42:	4b41      	ldr	r3, [pc, #260]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d005      	beq.n	8001f5a <HAL_RCC_OscConfig+0x186>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d001      	beq.n	8001f5a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e1d3      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f5a:	4b3b      	ldr	r3, [pc, #236]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	4937      	ldr	r1, [pc, #220]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f6e:	e03a      	b.n	8001fe6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d020      	beq.n	8001fba <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f78:	4b34      	ldr	r3, [pc, #208]	; (800204c <HAL_RCC_OscConfig+0x278>)
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f7e:	f7ff f8d7 	bl	8001130 <HAL_GetTick>
 8001f82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f84:	e008      	b.n	8001f98 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f86:	f7ff f8d3 	bl	8001130 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d901      	bls.n	8001f98 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e1b4      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f98:	4b2b      	ldr	r3, [pc, #172]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d0f0      	beq.n	8001f86 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fa4:	4b28      	ldr	r3, [pc, #160]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	691b      	ldr	r3, [r3, #16]
 8001fb0:	00db      	lsls	r3, r3, #3
 8001fb2:	4925      	ldr	r1, [pc, #148]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	600b      	str	r3, [r1, #0]
 8001fb8:	e015      	b.n	8001fe6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fba:	4b24      	ldr	r3, [pc, #144]	; (800204c <HAL_RCC_OscConfig+0x278>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc0:	f7ff f8b6 	bl	8001130 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fc8:	f7ff f8b2 	bl	8001130 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e193      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fda:	4b1b      	ldr	r3, [pc, #108]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1f0      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0308 	and.w	r3, r3, #8
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d036      	beq.n	8002060 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d016      	beq.n	8002028 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ffa:	4b15      	ldr	r3, [pc, #84]	; (8002050 <HAL_RCC_OscConfig+0x27c>)
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002000:	f7ff f896 	bl	8001130 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002006:	e008      	b.n	800201a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002008:	f7ff f892 	bl	8001130 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	2b02      	cmp	r3, #2
 8002014:	d901      	bls.n	800201a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e173      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800201a:	4b0b      	ldr	r3, [pc, #44]	; (8002048 <HAL_RCC_OscConfig+0x274>)
 800201c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d0f0      	beq.n	8002008 <HAL_RCC_OscConfig+0x234>
 8002026:	e01b      	b.n	8002060 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002028:	4b09      	ldr	r3, [pc, #36]	; (8002050 <HAL_RCC_OscConfig+0x27c>)
 800202a:	2200      	movs	r2, #0
 800202c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800202e:	f7ff f87f 	bl	8001130 <HAL_GetTick>
 8002032:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002034:	e00e      	b.n	8002054 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002036:	f7ff f87b 	bl	8001130 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b02      	cmp	r3, #2
 8002042:	d907      	bls.n	8002054 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e15c      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
 8002048:	40023800 	.word	0x40023800
 800204c:	42470000 	.word	0x42470000
 8002050:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002054:	4b8a      	ldr	r3, [pc, #552]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002056:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d1ea      	bne.n	8002036 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	2b00      	cmp	r3, #0
 800206a:	f000 8097 	beq.w	800219c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800206e:	2300      	movs	r3, #0
 8002070:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002072:	4b83      	ldr	r3, [pc, #524]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d10f      	bne.n	800209e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	60bb      	str	r3, [r7, #8]
 8002082:	4b7f      	ldr	r3, [pc, #508]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002086:	4a7e      	ldr	r2, [pc, #504]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002088:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800208c:	6413      	str	r3, [r2, #64]	; 0x40
 800208e:	4b7c      	ldr	r3, [pc, #496]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002096:	60bb      	str	r3, [r7, #8]
 8002098:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800209a:	2301      	movs	r3, #1
 800209c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800209e:	4b79      	ldr	r3, [pc, #484]	; (8002284 <HAL_RCC_OscConfig+0x4b0>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d118      	bne.n	80020dc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020aa:	4b76      	ldr	r3, [pc, #472]	; (8002284 <HAL_RCC_OscConfig+0x4b0>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a75      	ldr	r2, [pc, #468]	; (8002284 <HAL_RCC_OscConfig+0x4b0>)
 80020b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020b6:	f7ff f83b 	bl	8001130 <HAL_GetTick>
 80020ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020bc:	e008      	b.n	80020d0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020be:	f7ff f837 	bl	8001130 <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e118      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d0:	4b6c      	ldr	r3, [pc, #432]	; (8002284 <HAL_RCC_OscConfig+0x4b0>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d0f0      	beq.n	80020be <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d106      	bne.n	80020f2 <HAL_RCC_OscConfig+0x31e>
 80020e4:	4b66      	ldr	r3, [pc, #408]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 80020e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020e8:	4a65      	ldr	r2, [pc, #404]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 80020ea:	f043 0301 	orr.w	r3, r3, #1
 80020ee:	6713      	str	r3, [r2, #112]	; 0x70
 80020f0:	e01c      	b.n	800212c <HAL_RCC_OscConfig+0x358>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	2b05      	cmp	r3, #5
 80020f8:	d10c      	bne.n	8002114 <HAL_RCC_OscConfig+0x340>
 80020fa:	4b61      	ldr	r3, [pc, #388]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 80020fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020fe:	4a60      	ldr	r2, [pc, #384]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002100:	f043 0304 	orr.w	r3, r3, #4
 8002104:	6713      	str	r3, [r2, #112]	; 0x70
 8002106:	4b5e      	ldr	r3, [pc, #376]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800210a:	4a5d      	ldr	r2, [pc, #372]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6713      	str	r3, [r2, #112]	; 0x70
 8002112:	e00b      	b.n	800212c <HAL_RCC_OscConfig+0x358>
 8002114:	4b5a      	ldr	r3, [pc, #360]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002118:	4a59      	ldr	r2, [pc, #356]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 800211a:	f023 0301 	bic.w	r3, r3, #1
 800211e:	6713      	str	r3, [r2, #112]	; 0x70
 8002120:	4b57      	ldr	r3, [pc, #348]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002122:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002124:	4a56      	ldr	r2, [pc, #344]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002126:	f023 0304 	bic.w	r3, r3, #4
 800212a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d015      	beq.n	8002160 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002134:	f7fe fffc 	bl	8001130 <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800213a:	e00a      	b.n	8002152 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800213c:	f7fe fff8 	bl	8001130 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	f241 3288 	movw	r2, #5000	; 0x1388
 800214a:	4293      	cmp	r3, r2
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e0d7      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002152:	4b4b      	ldr	r3, [pc, #300]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d0ee      	beq.n	800213c <HAL_RCC_OscConfig+0x368>
 800215e:	e014      	b.n	800218a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002160:	f7fe ffe6 	bl	8001130 <HAL_GetTick>
 8002164:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002166:	e00a      	b.n	800217e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002168:	f7fe ffe2 	bl	8001130 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	f241 3288 	movw	r2, #5000	; 0x1388
 8002176:	4293      	cmp	r3, r2
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e0c1      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800217e:	4b40      	ldr	r3, [pc, #256]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002180:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1ee      	bne.n	8002168 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800218a:	7dfb      	ldrb	r3, [r7, #23]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d105      	bne.n	800219c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002190:	4b3b      	ldr	r3, [pc, #236]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002194:	4a3a      	ldr	r2, [pc, #232]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002196:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800219a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	f000 80ad 	beq.w	8002300 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021a6:	4b36      	ldr	r3, [pc, #216]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 030c 	and.w	r3, r3, #12
 80021ae:	2b08      	cmp	r3, #8
 80021b0:	d060      	beq.n	8002274 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d145      	bne.n	8002246 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ba:	4b33      	ldr	r3, [pc, #204]	; (8002288 <HAL_RCC_OscConfig+0x4b4>)
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c0:	f7fe ffb6 	bl	8001130 <HAL_GetTick>
 80021c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021c6:	e008      	b.n	80021da <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021c8:	f7fe ffb2 	bl	8001130 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e093      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021da:	4b29      	ldr	r3, [pc, #164]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1f0      	bne.n	80021c8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	69da      	ldr	r2, [r3, #28]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	431a      	orrs	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f4:	019b      	lsls	r3, r3, #6
 80021f6:	431a      	orrs	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fc:	085b      	lsrs	r3, r3, #1
 80021fe:	3b01      	subs	r3, #1
 8002200:	041b      	lsls	r3, r3, #16
 8002202:	431a      	orrs	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002208:	061b      	lsls	r3, r3, #24
 800220a:	431a      	orrs	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002210:	071b      	lsls	r3, r3, #28
 8002212:	491b      	ldr	r1, [pc, #108]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002214:	4313      	orrs	r3, r2
 8002216:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002218:	4b1b      	ldr	r3, [pc, #108]	; (8002288 <HAL_RCC_OscConfig+0x4b4>)
 800221a:	2201      	movs	r2, #1
 800221c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221e:	f7fe ff87 	bl	8001130 <HAL_GetTick>
 8002222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002224:	e008      	b.n	8002238 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002226:	f7fe ff83 	bl	8001130 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e064      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002238:	4b11      	ldr	r3, [pc, #68]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d0f0      	beq.n	8002226 <HAL_RCC_OscConfig+0x452>
 8002244:	e05c      	b.n	8002300 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002246:	4b10      	ldr	r3, [pc, #64]	; (8002288 <HAL_RCC_OscConfig+0x4b4>)
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800224c:	f7fe ff70 	bl	8001130 <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002254:	f7fe ff6c 	bl	8001130 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e04d      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002266:	4b06      	ldr	r3, [pc, #24]	; (8002280 <HAL_RCC_OscConfig+0x4ac>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1f0      	bne.n	8002254 <HAL_RCC_OscConfig+0x480>
 8002272:	e045      	b.n	8002300 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	2b01      	cmp	r3, #1
 800227a:	d107      	bne.n	800228c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e040      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
 8002280:	40023800 	.word	0x40023800
 8002284:	40007000 	.word	0x40007000
 8002288:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800228c:	4b1f      	ldr	r3, [pc, #124]	; (800230c <HAL_RCC_OscConfig+0x538>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	699b      	ldr	r3, [r3, #24]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d030      	beq.n	80022fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d129      	bne.n	80022fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d122      	bne.n	80022fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022b6:	68fa      	ldr	r2, [r7, #12]
 80022b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80022bc:	4013      	ands	r3, r2
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80022c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d119      	bne.n	80022fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d2:	085b      	lsrs	r3, r3, #1
 80022d4:	3b01      	subs	r3, #1
 80022d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022d8:	429a      	cmp	r2, r3
 80022da:	d10f      	bne.n	80022fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d107      	bne.n	80022fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d001      	beq.n	8002300 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e000      	b.n	8002302 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	3718      	adds	r7, #24
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40023800 	.word	0x40023800

08002310 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e041      	b.n	80023a6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2b00      	cmp	r3, #0
 800232c:	d106      	bne.n	800233c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7fe fcb0 	bl	8000c9c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2202      	movs	r2, #2
 8002340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	3304      	adds	r3, #4
 800234c:	4619      	mov	r1, r3
 800234e:	4610      	mov	r0, r2
 8002350:	f000 fa28 	bl	80027a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d109      	bne.n	80023d4 <HAL_TIM_PWM_Start+0x24>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	bf14      	ite	ne
 80023cc:	2301      	movne	r3, #1
 80023ce:	2300      	moveq	r3, #0
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	e022      	b.n	800241a <HAL_TIM_PWM_Start+0x6a>
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	2b04      	cmp	r3, #4
 80023d8:	d109      	bne.n	80023ee <HAL_TIM_PWM_Start+0x3e>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	bf14      	ite	ne
 80023e6:	2301      	movne	r3, #1
 80023e8:	2300      	moveq	r3, #0
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	e015      	b.n	800241a <HAL_TIM_PWM_Start+0x6a>
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	2b08      	cmp	r3, #8
 80023f2:	d109      	bne.n	8002408 <HAL_TIM_PWM_Start+0x58>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	bf14      	ite	ne
 8002400:	2301      	movne	r3, #1
 8002402:	2300      	moveq	r3, #0
 8002404:	b2db      	uxtb	r3, r3
 8002406:	e008      	b.n	800241a <HAL_TIM_PWM_Start+0x6a>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800240e:	b2db      	uxtb	r3, r3
 8002410:	2b01      	cmp	r3, #1
 8002412:	bf14      	ite	ne
 8002414:	2301      	movne	r3, #1
 8002416:	2300      	moveq	r3, #0
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e07c      	b.n	800251c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d104      	bne.n	8002432 <HAL_TIM_PWM_Start+0x82>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2202      	movs	r2, #2
 800242c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002430:	e013      	b.n	800245a <HAL_TIM_PWM_Start+0xaa>
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	2b04      	cmp	r3, #4
 8002436:	d104      	bne.n	8002442 <HAL_TIM_PWM_Start+0x92>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2202      	movs	r2, #2
 800243c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002440:	e00b      	b.n	800245a <HAL_TIM_PWM_Start+0xaa>
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	2b08      	cmp	r3, #8
 8002446:	d104      	bne.n	8002452 <HAL_TIM_PWM_Start+0xa2>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2202      	movs	r2, #2
 800244c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002450:	e003      	b.n	800245a <HAL_TIM_PWM_Start+0xaa>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2202      	movs	r2, #2
 8002456:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2201      	movs	r2, #1
 8002460:	6839      	ldr	r1, [r7, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f000 fbee 	bl	8002c44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a2d      	ldr	r2, [pc, #180]	; (8002524 <HAL_TIM_PWM_Start+0x174>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d004      	beq.n	800247c <HAL_TIM_PWM_Start+0xcc>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a2c      	ldr	r2, [pc, #176]	; (8002528 <HAL_TIM_PWM_Start+0x178>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d101      	bne.n	8002480 <HAL_TIM_PWM_Start+0xd0>
 800247c:	2301      	movs	r3, #1
 800247e:	e000      	b.n	8002482 <HAL_TIM_PWM_Start+0xd2>
 8002480:	2300      	movs	r3, #0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d007      	beq.n	8002496 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002494:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a22      	ldr	r2, [pc, #136]	; (8002524 <HAL_TIM_PWM_Start+0x174>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d022      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x136>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024a8:	d01d      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x136>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a1f      	ldr	r2, [pc, #124]	; (800252c <HAL_TIM_PWM_Start+0x17c>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d018      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x136>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a1d      	ldr	r2, [pc, #116]	; (8002530 <HAL_TIM_PWM_Start+0x180>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d013      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x136>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a1c      	ldr	r2, [pc, #112]	; (8002534 <HAL_TIM_PWM_Start+0x184>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d00e      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x136>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a16      	ldr	r2, [pc, #88]	; (8002528 <HAL_TIM_PWM_Start+0x178>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d009      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x136>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a18      	ldr	r2, [pc, #96]	; (8002538 <HAL_TIM_PWM_Start+0x188>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d004      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x136>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a16      	ldr	r2, [pc, #88]	; (800253c <HAL_TIM_PWM_Start+0x18c>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d111      	bne.n	800250a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 0307 	and.w	r3, r3, #7
 80024f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2b06      	cmp	r3, #6
 80024f6:	d010      	beq.n	800251a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f042 0201 	orr.w	r2, r2, #1
 8002506:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002508:	e007      	b.n	800251a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f042 0201 	orr.w	r2, r2, #1
 8002518:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40010000 	.word	0x40010000
 8002528:	40010400 	.word	0x40010400
 800252c:	40000400 	.word	0x40000400
 8002530:	40000800 	.word	0x40000800
 8002534:	40000c00 	.word	0x40000c00
 8002538:	40014000 	.word	0x40014000
 800253c:	40001800 	.word	0x40001800

08002540 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2200      	movs	r2, #0
 8002550:	6839      	ldr	r1, [r7, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f000 fb76 	bl	8002c44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a2e      	ldr	r2, [pc, #184]	; (8002618 <HAL_TIM_PWM_Stop+0xd8>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d004      	beq.n	800256c <HAL_TIM_PWM_Stop+0x2c>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a2d      	ldr	r2, [pc, #180]	; (800261c <HAL_TIM_PWM_Stop+0xdc>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d101      	bne.n	8002570 <HAL_TIM_PWM_Stop+0x30>
 800256c:	2301      	movs	r3, #1
 800256e:	e000      	b.n	8002572 <HAL_TIM_PWM_Stop+0x32>
 8002570:	2300      	movs	r3, #0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d017      	beq.n	80025a6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6a1a      	ldr	r2, [r3, #32]
 800257c:	f241 1311 	movw	r3, #4369	; 0x1111
 8002580:	4013      	ands	r3, r2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d10f      	bne.n	80025a6 <HAL_TIM_PWM_Stop+0x66>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	6a1a      	ldr	r2, [r3, #32]
 800258c:	f240 4344 	movw	r3, #1092	; 0x444
 8002590:	4013      	ands	r3, r2
 8002592:	2b00      	cmp	r3, #0
 8002594:	d107      	bne.n	80025a6 <HAL_TIM_PWM_Stop+0x66>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025a4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	6a1a      	ldr	r2, [r3, #32]
 80025ac:	f241 1311 	movw	r3, #4369	; 0x1111
 80025b0:	4013      	ands	r3, r2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d10f      	bne.n	80025d6 <HAL_TIM_PWM_Stop+0x96>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6a1a      	ldr	r2, [r3, #32]
 80025bc:	f240 4344 	movw	r3, #1092	; 0x444
 80025c0:	4013      	ands	r3, r2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d107      	bne.n	80025d6 <HAL_TIM_PWM_Stop+0x96>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f022 0201 	bic.w	r2, r2, #1
 80025d4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d104      	bne.n	80025e6 <HAL_TIM_PWM_Stop+0xa6>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025e4:	e013      	b.n	800260e <HAL_TIM_PWM_Stop+0xce>
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	2b04      	cmp	r3, #4
 80025ea:	d104      	bne.n	80025f6 <HAL_TIM_PWM_Stop+0xb6>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025f4:	e00b      	b.n	800260e <HAL_TIM_PWM_Stop+0xce>
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	2b08      	cmp	r3, #8
 80025fa:	d104      	bne.n	8002606 <HAL_TIM_PWM_Stop+0xc6>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002604:	e003      	b.n	800260e <HAL_TIM_PWM_Stop+0xce>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2201      	movs	r2, #1
 800260a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	40010000 	.word	0x40010000
 800261c:	40010400 	.word	0x40010400

08002620 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800262c:	2300      	movs	r3, #0
 800262e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002636:	2b01      	cmp	r3, #1
 8002638:	d101      	bne.n	800263e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800263a:	2302      	movs	r3, #2
 800263c:	e0ae      	b.n	800279c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b0c      	cmp	r3, #12
 800264a:	f200 809f 	bhi.w	800278c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800264e:	a201      	add	r2, pc, #4	; (adr r2, 8002654 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002654:	08002689 	.word	0x08002689
 8002658:	0800278d 	.word	0x0800278d
 800265c:	0800278d 	.word	0x0800278d
 8002660:	0800278d 	.word	0x0800278d
 8002664:	080026c9 	.word	0x080026c9
 8002668:	0800278d 	.word	0x0800278d
 800266c:	0800278d 	.word	0x0800278d
 8002670:	0800278d 	.word	0x0800278d
 8002674:	0800270b 	.word	0x0800270b
 8002678:	0800278d 	.word	0x0800278d
 800267c:	0800278d 	.word	0x0800278d
 8002680:	0800278d 	.word	0x0800278d
 8002684:	0800274b 	.word	0x0800274b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	68b9      	ldr	r1, [r7, #8]
 800268e:	4618      	mov	r0, r3
 8002690:	f000 f928 	bl	80028e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	699a      	ldr	r2, [r3, #24]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f042 0208 	orr.w	r2, r2, #8
 80026a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	699a      	ldr	r2, [r3, #24]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 0204 	bic.w	r2, r2, #4
 80026b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6999      	ldr	r1, [r3, #24]
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	691a      	ldr	r2, [r3, #16]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	430a      	orrs	r2, r1
 80026c4:	619a      	str	r2, [r3, #24]
      break;
 80026c6:	e064      	b.n	8002792 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68b9      	ldr	r1, [r7, #8]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f000 f978 	bl	80029c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	699a      	ldr	r2, [r3, #24]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	699a      	ldr	r2, [r3, #24]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6999      	ldr	r1, [r3, #24]
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	021a      	lsls	r2, r3, #8
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	430a      	orrs	r2, r1
 8002706:	619a      	str	r2, [r3, #24]
      break;
 8002708:	e043      	b.n	8002792 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68b9      	ldr	r1, [r7, #8]
 8002710:	4618      	mov	r0, r3
 8002712:	f000 f9cd 	bl	8002ab0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	69da      	ldr	r2, [r3, #28]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f042 0208 	orr.w	r2, r2, #8
 8002724:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	69da      	ldr	r2, [r3, #28]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 0204 	bic.w	r2, r2, #4
 8002734:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	69d9      	ldr	r1, [r3, #28]
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	691a      	ldr	r2, [r3, #16]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	430a      	orrs	r2, r1
 8002746:	61da      	str	r2, [r3, #28]
      break;
 8002748:	e023      	b.n	8002792 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68b9      	ldr	r1, [r7, #8]
 8002750:	4618      	mov	r0, r3
 8002752:	f000 fa21 	bl	8002b98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	69da      	ldr	r2, [r3, #28]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002764:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	69da      	ldr	r2, [r3, #28]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002774:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	69d9      	ldr	r1, [r3, #28]
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	691b      	ldr	r3, [r3, #16]
 8002780:	021a      	lsls	r2, r3, #8
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	61da      	str	r2, [r3, #28]
      break;
 800278a:	e002      	b.n	8002792 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	75fb      	strb	r3, [r7, #23]
      break;
 8002790:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800279a:	7dfb      	ldrb	r3, [r7, #23]
}
 800279c:	4618      	mov	r0, r3
 800279e:	3718      	adds	r7, #24
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4a40      	ldr	r2, [pc, #256]	; (80028b8 <TIM_Base_SetConfig+0x114>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d013      	beq.n	80027e4 <TIM_Base_SetConfig+0x40>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027c2:	d00f      	beq.n	80027e4 <TIM_Base_SetConfig+0x40>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a3d      	ldr	r2, [pc, #244]	; (80028bc <TIM_Base_SetConfig+0x118>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d00b      	beq.n	80027e4 <TIM_Base_SetConfig+0x40>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	4a3c      	ldr	r2, [pc, #240]	; (80028c0 <TIM_Base_SetConfig+0x11c>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d007      	beq.n	80027e4 <TIM_Base_SetConfig+0x40>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	4a3b      	ldr	r2, [pc, #236]	; (80028c4 <TIM_Base_SetConfig+0x120>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d003      	beq.n	80027e4 <TIM_Base_SetConfig+0x40>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4a3a      	ldr	r2, [pc, #232]	; (80028c8 <TIM_Base_SetConfig+0x124>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d108      	bne.n	80027f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	68fa      	ldr	r2, [r7, #12]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a2f      	ldr	r2, [pc, #188]	; (80028b8 <TIM_Base_SetConfig+0x114>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d02b      	beq.n	8002856 <TIM_Base_SetConfig+0xb2>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002804:	d027      	beq.n	8002856 <TIM_Base_SetConfig+0xb2>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a2c      	ldr	r2, [pc, #176]	; (80028bc <TIM_Base_SetConfig+0x118>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d023      	beq.n	8002856 <TIM_Base_SetConfig+0xb2>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a2b      	ldr	r2, [pc, #172]	; (80028c0 <TIM_Base_SetConfig+0x11c>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d01f      	beq.n	8002856 <TIM_Base_SetConfig+0xb2>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a2a      	ldr	r2, [pc, #168]	; (80028c4 <TIM_Base_SetConfig+0x120>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d01b      	beq.n	8002856 <TIM_Base_SetConfig+0xb2>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a29      	ldr	r2, [pc, #164]	; (80028c8 <TIM_Base_SetConfig+0x124>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d017      	beq.n	8002856 <TIM_Base_SetConfig+0xb2>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a28      	ldr	r2, [pc, #160]	; (80028cc <TIM_Base_SetConfig+0x128>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d013      	beq.n	8002856 <TIM_Base_SetConfig+0xb2>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a27      	ldr	r2, [pc, #156]	; (80028d0 <TIM_Base_SetConfig+0x12c>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d00f      	beq.n	8002856 <TIM_Base_SetConfig+0xb2>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a26      	ldr	r2, [pc, #152]	; (80028d4 <TIM_Base_SetConfig+0x130>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d00b      	beq.n	8002856 <TIM_Base_SetConfig+0xb2>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a25      	ldr	r2, [pc, #148]	; (80028d8 <TIM_Base_SetConfig+0x134>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d007      	beq.n	8002856 <TIM_Base_SetConfig+0xb2>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a24      	ldr	r2, [pc, #144]	; (80028dc <TIM_Base_SetConfig+0x138>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d003      	beq.n	8002856 <TIM_Base_SetConfig+0xb2>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a23      	ldr	r2, [pc, #140]	; (80028e0 <TIM_Base_SetConfig+0x13c>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d108      	bne.n	8002868 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800285c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	68fa      	ldr	r2, [r7, #12]
 8002864:	4313      	orrs	r3, r2
 8002866:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	4313      	orrs	r3, r2
 8002874:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	68fa      	ldr	r2, [r7, #12]
 800287a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	689a      	ldr	r2, [r3, #8]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a0a      	ldr	r2, [pc, #40]	; (80028b8 <TIM_Base_SetConfig+0x114>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d003      	beq.n	800289c <TIM_Base_SetConfig+0xf8>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a0c      	ldr	r2, [pc, #48]	; (80028c8 <TIM_Base_SetConfig+0x124>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d103      	bne.n	80028a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	691a      	ldr	r2, [r3, #16]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	615a      	str	r2, [r3, #20]
}
 80028aa:	bf00      	nop
 80028ac:	3714      	adds	r7, #20
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	40010000 	.word	0x40010000
 80028bc:	40000400 	.word	0x40000400
 80028c0:	40000800 	.word	0x40000800
 80028c4:	40000c00 	.word	0x40000c00
 80028c8:	40010400 	.word	0x40010400
 80028cc:	40014000 	.word	0x40014000
 80028d0:	40014400 	.word	0x40014400
 80028d4:	40014800 	.word	0x40014800
 80028d8:	40001800 	.word	0x40001800
 80028dc:	40001c00 	.word	0x40001c00
 80028e0:	40002000 	.word	0x40002000

080028e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b087      	sub	sp, #28
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	f023 0201 	bic.w	r2, r3, #1
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f023 0303 	bic.w	r3, r3, #3
 800291a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68fa      	ldr	r2, [r7, #12]
 8002922:	4313      	orrs	r3, r2
 8002924:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	f023 0302 	bic.w	r3, r3, #2
 800292c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	697a      	ldr	r2, [r7, #20]
 8002934:	4313      	orrs	r3, r2
 8002936:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4a20      	ldr	r2, [pc, #128]	; (80029bc <TIM_OC1_SetConfig+0xd8>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d003      	beq.n	8002948 <TIM_OC1_SetConfig+0x64>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a1f      	ldr	r2, [pc, #124]	; (80029c0 <TIM_OC1_SetConfig+0xdc>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d10c      	bne.n	8002962 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	f023 0308 	bic.w	r3, r3, #8
 800294e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	697a      	ldr	r2, [r7, #20]
 8002956:	4313      	orrs	r3, r2
 8002958:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	f023 0304 	bic.w	r3, r3, #4
 8002960:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a15      	ldr	r2, [pc, #84]	; (80029bc <TIM_OC1_SetConfig+0xd8>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d003      	beq.n	8002972 <TIM_OC1_SetConfig+0x8e>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a14      	ldr	r2, [pc, #80]	; (80029c0 <TIM_OC1_SetConfig+0xdc>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d111      	bne.n	8002996 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002978:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002980:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	695b      	ldr	r3, [r3, #20]
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	4313      	orrs	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	4313      	orrs	r3, r2
 8002994:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	693a      	ldr	r2, [r7, #16]
 800299a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685a      	ldr	r2, [r3, #4]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	697a      	ldr	r2, [r7, #20]
 80029ae:	621a      	str	r2, [r3, #32]
}
 80029b0:	bf00      	nop
 80029b2:	371c      	adds	r7, #28
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr
 80029bc:	40010000 	.word	0x40010000
 80029c0:	40010400 	.word	0x40010400

080029c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b087      	sub	sp, #28
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a1b      	ldr	r3, [r3, #32]
 80029d2:	f023 0210 	bic.w	r2, r3, #16
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80029f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	021b      	lsls	r3, r3, #8
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	f023 0320 	bic.w	r3, r3, #32
 8002a0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a22      	ldr	r2, [pc, #136]	; (8002aa8 <TIM_OC2_SetConfig+0xe4>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d003      	beq.n	8002a2c <TIM_OC2_SetConfig+0x68>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4a21      	ldr	r2, [pc, #132]	; (8002aac <TIM_OC2_SetConfig+0xe8>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d10d      	bne.n	8002a48 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	011b      	lsls	r3, r3, #4
 8002a3a:	697a      	ldr	r2, [r7, #20]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a46:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4a17      	ldr	r2, [pc, #92]	; (8002aa8 <TIM_OC2_SetConfig+0xe4>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d003      	beq.n	8002a58 <TIM_OC2_SetConfig+0x94>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	4a16      	ldr	r2, [pc, #88]	; (8002aac <TIM_OC2_SetConfig+0xe8>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d113      	bne.n	8002a80 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002a5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002a66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	695b      	ldr	r3, [r3, #20]
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	693a      	ldr	r2, [r7, #16]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	68fa      	ldr	r2, [r7, #12]
 8002a8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685a      	ldr	r2, [r3, #4]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	697a      	ldr	r2, [r7, #20]
 8002a98:	621a      	str	r2, [r3, #32]
}
 8002a9a:	bf00      	nop
 8002a9c:	371c      	adds	r7, #28
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	40010000 	.word	0x40010000
 8002aac:	40010400 	.word	0x40010400

08002ab0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b087      	sub	sp, #28
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a1b      	ldr	r3, [r3, #32]
 8002abe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a1b      	ldr	r3, [r3, #32]
 8002aca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f023 0303 	bic.w	r3, r3, #3
 8002ae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002af8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	021b      	lsls	r3, r3, #8
 8002b00:	697a      	ldr	r2, [r7, #20]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a21      	ldr	r2, [pc, #132]	; (8002b90 <TIM_OC3_SetConfig+0xe0>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d003      	beq.n	8002b16 <TIM_OC3_SetConfig+0x66>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a20      	ldr	r2, [pc, #128]	; (8002b94 <TIM_OC3_SetConfig+0xe4>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d10d      	bne.n	8002b32 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	021b      	lsls	r3, r3, #8
 8002b24:	697a      	ldr	r2, [r7, #20]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a16      	ldr	r2, [pc, #88]	; (8002b90 <TIM_OC3_SetConfig+0xe0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d003      	beq.n	8002b42 <TIM_OC3_SetConfig+0x92>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a15      	ldr	r2, [pc, #84]	; (8002b94 <TIM_OC3_SetConfig+0xe4>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d113      	bne.n	8002b6a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	011b      	lsls	r3, r3, #4
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	011b      	lsls	r3, r3, #4
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	693a      	ldr	r2, [r7, #16]
 8002b6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	621a      	str	r2, [r3, #32]
}
 8002b84:	bf00      	nop
 8002b86:	371c      	adds	r7, #28
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr
 8002b90:	40010000 	.word	0x40010000
 8002b94:	40010400 	.word	0x40010400

08002b98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b087      	sub	sp, #28
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a1b      	ldr	r3, [r3, #32]
 8002ba6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a1b      	ldr	r3, [r3, #32]
 8002bb2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	021b      	lsls	r3, r3, #8
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002be2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	031b      	lsls	r3, r3, #12
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a12      	ldr	r2, [pc, #72]	; (8002c3c <TIM_OC4_SetConfig+0xa4>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d003      	beq.n	8002c00 <TIM_OC4_SetConfig+0x68>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a11      	ldr	r2, [pc, #68]	; (8002c40 <TIM_OC4_SetConfig+0xa8>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d109      	bne.n	8002c14 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	695b      	ldr	r3, [r3, #20]
 8002c0c:	019b      	lsls	r3, r3, #6
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	697a      	ldr	r2, [r7, #20]
 8002c18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685a      	ldr	r2, [r3, #4]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	621a      	str	r2, [r3, #32]
}
 8002c2e:	bf00      	nop
 8002c30:	371c      	adds	r7, #28
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	40010000 	.word	0x40010000
 8002c40:	40010400 	.word	0x40010400

08002c44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b087      	sub	sp, #28
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	f003 031f 	and.w	r3, r3, #31
 8002c56:	2201      	movs	r2, #1
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6a1a      	ldr	r2, [r3, #32]
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	43db      	mvns	r3, r3
 8002c66:	401a      	ands	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6a1a      	ldr	r2, [r3, #32]
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	f003 031f 	and.w	r3, r3, #31
 8002c76:	6879      	ldr	r1, [r7, #4]
 8002c78:	fa01 f303 	lsl.w	r3, r1, r3
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	621a      	str	r2, [r3, #32]
}
 8002c82:	bf00      	nop
 8002c84:	371c      	adds	r7, #28
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
	...

08002c90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d101      	bne.n	8002ca8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	e05a      	b.n	8002d5e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2202      	movs	r2, #2
 8002cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a21      	ldr	r2, [pc, #132]	; (8002d6c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d022      	beq.n	8002d32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cf4:	d01d      	beq.n	8002d32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a1d      	ldr	r2, [pc, #116]	; (8002d70 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d018      	beq.n	8002d32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a1b      	ldr	r2, [pc, #108]	; (8002d74 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d013      	beq.n	8002d32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a1a      	ldr	r2, [pc, #104]	; (8002d78 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d00e      	beq.n	8002d32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a18      	ldr	r2, [pc, #96]	; (8002d7c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d009      	beq.n	8002d32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a17      	ldr	r2, [pc, #92]	; (8002d80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d004      	beq.n	8002d32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a15      	ldr	r2, [pc, #84]	; (8002d84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d10c      	bne.n	8002d4c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	68ba      	ldr	r2, [r7, #8]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68ba      	ldr	r2, [r7, #8]
 8002d4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	40010000 	.word	0x40010000
 8002d70:	40000400 	.word	0x40000400
 8002d74:	40000800 	.word	0x40000800
 8002d78:	40000c00 	.word	0x40000c00
 8002d7c:	40010400 	.word	0x40010400
 8002d80:	40014000 	.word	0x40014000
 8002d84:	40001800 	.word	0x40001800

08002d88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e03f      	b.n	8002e1a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d106      	bne.n	8002db4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7fe f838 	bl	8000e24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2224      	movs	r2, #36	; 0x24
 8002db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68da      	ldr	r2, [r3, #12]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002dca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f000 f9cb 	bl	8003168 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	691a      	ldr	r2, [r3, #16]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002de0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	695a      	ldr	r2, [r3, #20]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002df0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	68da      	ldr	r2, [r3, #12]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2220      	movs	r2, #32
 8002e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2220      	movs	r2, #32
 8002e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b08a      	sub	sp, #40	; 0x28
 8002e26:	af02      	add	r7, sp, #8
 8002e28:	60f8      	str	r0, [r7, #12]
 8002e2a:	60b9      	str	r1, [r7, #8]
 8002e2c:	603b      	str	r3, [r7, #0]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e32:	2300      	movs	r3, #0
 8002e34:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b20      	cmp	r3, #32
 8002e40:	d17c      	bne.n	8002f3c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d002      	beq.n	8002e4e <HAL_UART_Transmit+0x2c>
 8002e48:	88fb      	ldrh	r3, [r7, #6]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e075      	b.n	8002f3e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d101      	bne.n	8002e60 <HAL_UART_Transmit+0x3e>
 8002e5c:	2302      	movs	r3, #2
 8002e5e:	e06e      	b.n	8002f3e <HAL_UART_Transmit+0x11c>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2221      	movs	r2, #33	; 0x21
 8002e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e76:	f7fe f95b 	bl	8001130 <HAL_GetTick>
 8002e7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	88fa      	ldrh	r2, [r7, #6]
 8002e80:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	88fa      	ldrh	r2, [r7, #6]
 8002e86:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e90:	d108      	bne.n	8002ea4 <HAL_UART_Transmit+0x82>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d104      	bne.n	8002ea4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	61bb      	str	r3, [r7, #24]
 8002ea2:	e003      	b.n	8002eac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002eb4:	e02a      	b.n	8002f0c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	2180      	movs	r1, #128	; 0x80
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f000 f8e2 	bl	800308a <UART_WaitOnFlagUntilTimeout>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d001      	beq.n	8002ed0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e036      	b.n	8002f3e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10b      	bne.n	8002eee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	881b      	ldrh	r3, [r3, #0]
 8002eda:	461a      	mov	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ee4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	3302      	adds	r3, #2
 8002eea:	61bb      	str	r3, [r7, #24]
 8002eec:	e007      	b.n	8002efe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	781a      	ldrb	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	3301      	adds	r3, #1
 8002efc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	3b01      	subs	r3, #1
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1cf      	bne.n	8002eb6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	2140      	movs	r1, #64	; 0x40
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f000 f8b2 	bl	800308a <UART_WaitOnFlagUntilTimeout>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e006      	b.n	8002f3e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2220      	movs	r2, #32
 8002f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	e000      	b.n	8002f3e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002f3c:	2302      	movs	r3, #2
  }
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3720      	adds	r7, #32
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b08a      	sub	sp, #40	; 0x28
 8002f4a:	af02      	add	r7, sp, #8
 8002f4c:	60f8      	str	r0, [r7, #12]
 8002f4e:	60b9      	str	r1, [r7, #8]
 8002f50:	603b      	str	r3, [r7, #0]
 8002f52:	4613      	mov	r3, r2
 8002f54:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f56:	2300      	movs	r3, #0
 8002f58:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b20      	cmp	r3, #32
 8002f64:	f040 808c 	bne.w	8003080 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d002      	beq.n	8002f74 <HAL_UART_Receive+0x2e>
 8002f6e:	88fb      	ldrh	r3, [r7, #6]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d101      	bne.n	8002f78 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e084      	b.n	8003082 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d101      	bne.n	8002f86 <HAL_UART_Receive+0x40>
 8002f82:	2302      	movs	r3, #2
 8002f84:	e07d      	b.n	8003082 <HAL_UART_Receive+0x13c>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2222      	movs	r2, #34	; 0x22
 8002f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fa2:	f7fe f8c5 	bl	8001130 <HAL_GetTick>
 8002fa6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	88fa      	ldrh	r2, [r7, #6]
 8002fac:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	88fa      	ldrh	r2, [r7, #6]
 8002fb2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fbc:	d108      	bne.n	8002fd0 <HAL_UART_Receive+0x8a>
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d104      	bne.n	8002fd0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	61bb      	str	r3, [r7, #24]
 8002fce:	e003      	b.n	8002fd8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002fe0:	e043      	b.n	800306a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	9300      	str	r3, [sp, #0]
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	2120      	movs	r1, #32
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	f000 f84c 	bl	800308a <UART_WaitOnFlagUntilTimeout>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e042      	b.n	8003082 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10c      	bne.n	800301c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	b29b      	uxth	r3, r3
 800300a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800300e:	b29a      	uxth	r2, r3
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	3302      	adds	r3, #2
 8003018:	61bb      	str	r3, [r7, #24]
 800301a:	e01f      	b.n	800305c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003024:	d007      	beq.n	8003036 <HAL_UART_Receive+0xf0>
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10a      	bne.n	8003044 <HAL_UART_Receive+0xfe>
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	691b      	ldr	r3, [r3, #16]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d106      	bne.n	8003044 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	b2da      	uxtb	r2, r3
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	701a      	strb	r2, [r3, #0]
 8003042:	e008      	b.n	8003056 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	b2db      	uxtb	r3, r3
 800304c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003050:	b2da      	uxtb	r2, r3
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	3301      	adds	r3, #1
 800305a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003060:	b29b      	uxth	r3, r3
 8003062:	3b01      	subs	r3, #1
 8003064:	b29a      	uxth	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800306e:	b29b      	uxth	r3, r3
 8003070:	2b00      	cmp	r3, #0
 8003072:	d1b6      	bne.n	8002fe2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2220      	movs	r2, #32
 8003078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800307c:	2300      	movs	r3, #0
 800307e:	e000      	b.n	8003082 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8003080:	2302      	movs	r3, #2
  }
}
 8003082:	4618      	mov	r0, r3
 8003084:	3720      	adds	r7, #32
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b090      	sub	sp, #64	; 0x40
 800308e:	af00      	add	r7, sp, #0
 8003090:	60f8      	str	r0, [r7, #12]
 8003092:	60b9      	str	r1, [r7, #8]
 8003094:	603b      	str	r3, [r7, #0]
 8003096:	4613      	mov	r3, r2
 8003098:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800309a:	e050      	b.n	800313e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800309c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800309e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a2:	d04c      	beq.n	800313e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80030a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d007      	beq.n	80030ba <UART_WaitOnFlagUntilTimeout+0x30>
 80030aa:	f7fe f841 	bl	8001130 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d241      	bcs.n	800313e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	330c      	adds	r3, #12
 80030c0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c4:	e853 3f00 	ldrex	r3, [r3]
 80030c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80030ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030cc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80030d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	330c      	adds	r3, #12
 80030d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80030da:	637a      	str	r2, [r7, #52]	; 0x34
 80030dc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80030e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80030e2:	e841 2300 	strex	r3, r2, [r1]
 80030e6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80030e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d1e5      	bne.n	80030ba <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	3314      	adds	r3, #20
 80030f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	e853 3f00 	ldrex	r3, [r3]
 80030fc:	613b      	str	r3, [r7, #16]
   return(result);
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	f023 0301 	bic.w	r3, r3, #1
 8003104:	63bb      	str	r3, [r7, #56]	; 0x38
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	3314      	adds	r3, #20
 800310c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800310e:	623a      	str	r2, [r7, #32]
 8003110:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003112:	69f9      	ldr	r1, [r7, #28]
 8003114:	6a3a      	ldr	r2, [r7, #32]
 8003116:	e841 2300 	strex	r3, r2, [r1]
 800311a:	61bb      	str	r3, [r7, #24]
   return(result);
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1e5      	bne.n	80030ee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2220      	movs	r2, #32
 8003126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2220      	movs	r2, #32
 800312e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e00f      	b.n	800315e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	4013      	ands	r3, r2
 8003148:	68ba      	ldr	r2, [r7, #8]
 800314a:	429a      	cmp	r2, r3
 800314c:	bf0c      	ite	eq
 800314e:	2301      	moveq	r3, #1
 8003150:	2300      	movne	r3, #0
 8003152:	b2db      	uxtb	r3, r3
 8003154:	461a      	mov	r2, r3
 8003156:	79fb      	ldrb	r3, [r7, #7]
 8003158:	429a      	cmp	r2, r3
 800315a:	d09f      	beq.n	800309c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3740      	adds	r7, #64	; 0x40
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
	...

08003168 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003168:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800316c:	b0c0      	sub	sp, #256	; 0x100
 800316e:	af00      	add	r7, sp, #0
 8003170:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003184:	68d9      	ldr	r1, [r3, #12]
 8003186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	ea40 0301 	orr.w	r3, r0, r1
 8003190:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	431a      	orrs	r2, r3
 80031a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	431a      	orrs	r2, r3
 80031a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80031b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80031c0:	f021 010c 	bic.w	r1, r1, #12
 80031c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80031ce:	430b      	orrs	r3, r1
 80031d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80031de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031e2:	6999      	ldr	r1, [r3, #24]
 80031e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	ea40 0301 	orr.w	r3, r0, r1
 80031ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	4b8f      	ldr	r3, [pc, #572]	; (8003434 <UART_SetConfig+0x2cc>)
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d005      	beq.n	8003208 <UART_SetConfig+0xa0>
 80031fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	4b8d      	ldr	r3, [pc, #564]	; (8003438 <UART_SetConfig+0x2d0>)
 8003204:	429a      	cmp	r2, r3
 8003206:	d104      	bne.n	8003212 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003208:	f7fe fba0 	bl	800194c <HAL_RCC_GetPCLK2Freq>
 800320c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003210:	e003      	b.n	800321a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003212:	f7fe fb87 	bl	8001924 <HAL_RCC_GetPCLK1Freq>
 8003216:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800321a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800321e:	69db      	ldr	r3, [r3, #28]
 8003220:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003224:	f040 810c 	bne.w	8003440 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003228:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800322c:	2200      	movs	r2, #0
 800322e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003232:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003236:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800323a:	4622      	mov	r2, r4
 800323c:	462b      	mov	r3, r5
 800323e:	1891      	adds	r1, r2, r2
 8003240:	65b9      	str	r1, [r7, #88]	; 0x58
 8003242:	415b      	adcs	r3, r3
 8003244:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003246:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800324a:	4621      	mov	r1, r4
 800324c:	eb12 0801 	adds.w	r8, r2, r1
 8003250:	4629      	mov	r1, r5
 8003252:	eb43 0901 	adc.w	r9, r3, r1
 8003256:	f04f 0200 	mov.w	r2, #0
 800325a:	f04f 0300 	mov.w	r3, #0
 800325e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003262:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003266:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800326a:	4690      	mov	r8, r2
 800326c:	4699      	mov	r9, r3
 800326e:	4623      	mov	r3, r4
 8003270:	eb18 0303 	adds.w	r3, r8, r3
 8003274:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003278:	462b      	mov	r3, r5
 800327a:	eb49 0303 	adc.w	r3, r9, r3
 800327e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800328e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003292:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003296:	460b      	mov	r3, r1
 8003298:	18db      	adds	r3, r3, r3
 800329a:	653b      	str	r3, [r7, #80]	; 0x50
 800329c:	4613      	mov	r3, r2
 800329e:	eb42 0303 	adc.w	r3, r2, r3
 80032a2:	657b      	str	r3, [r7, #84]	; 0x54
 80032a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80032a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80032ac:	f7fd f800 	bl	80002b0 <__aeabi_uldivmod>
 80032b0:	4602      	mov	r2, r0
 80032b2:	460b      	mov	r3, r1
 80032b4:	4b61      	ldr	r3, [pc, #388]	; (800343c <UART_SetConfig+0x2d4>)
 80032b6:	fba3 2302 	umull	r2, r3, r3, r2
 80032ba:	095b      	lsrs	r3, r3, #5
 80032bc:	011c      	lsls	r4, r3, #4
 80032be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032c2:	2200      	movs	r2, #0
 80032c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80032c8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80032cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80032d0:	4642      	mov	r2, r8
 80032d2:	464b      	mov	r3, r9
 80032d4:	1891      	adds	r1, r2, r2
 80032d6:	64b9      	str	r1, [r7, #72]	; 0x48
 80032d8:	415b      	adcs	r3, r3
 80032da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80032dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80032e0:	4641      	mov	r1, r8
 80032e2:	eb12 0a01 	adds.w	sl, r2, r1
 80032e6:	4649      	mov	r1, r9
 80032e8:	eb43 0b01 	adc.w	fp, r3, r1
 80032ec:	f04f 0200 	mov.w	r2, #0
 80032f0:	f04f 0300 	mov.w	r3, #0
 80032f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80032fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003300:	4692      	mov	sl, r2
 8003302:	469b      	mov	fp, r3
 8003304:	4643      	mov	r3, r8
 8003306:	eb1a 0303 	adds.w	r3, sl, r3
 800330a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800330e:	464b      	mov	r3, r9
 8003310:	eb4b 0303 	adc.w	r3, fp, r3
 8003314:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003324:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003328:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800332c:	460b      	mov	r3, r1
 800332e:	18db      	adds	r3, r3, r3
 8003330:	643b      	str	r3, [r7, #64]	; 0x40
 8003332:	4613      	mov	r3, r2
 8003334:	eb42 0303 	adc.w	r3, r2, r3
 8003338:	647b      	str	r3, [r7, #68]	; 0x44
 800333a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800333e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003342:	f7fc ffb5 	bl	80002b0 <__aeabi_uldivmod>
 8003346:	4602      	mov	r2, r0
 8003348:	460b      	mov	r3, r1
 800334a:	4611      	mov	r1, r2
 800334c:	4b3b      	ldr	r3, [pc, #236]	; (800343c <UART_SetConfig+0x2d4>)
 800334e:	fba3 2301 	umull	r2, r3, r3, r1
 8003352:	095b      	lsrs	r3, r3, #5
 8003354:	2264      	movs	r2, #100	; 0x64
 8003356:	fb02 f303 	mul.w	r3, r2, r3
 800335a:	1acb      	subs	r3, r1, r3
 800335c:	00db      	lsls	r3, r3, #3
 800335e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003362:	4b36      	ldr	r3, [pc, #216]	; (800343c <UART_SetConfig+0x2d4>)
 8003364:	fba3 2302 	umull	r2, r3, r3, r2
 8003368:	095b      	lsrs	r3, r3, #5
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003370:	441c      	add	r4, r3
 8003372:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003376:	2200      	movs	r2, #0
 8003378:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800337c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003380:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003384:	4642      	mov	r2, r8
 8003386:	464b      	mov	r3, r9
 8003388:	1891      	adds	r1, r2, r2
 800338a:	63b9      	str	r1, [r7, #56]	; 0x38
 800338c:	415b      	adcs	r3, r3
 800338e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003390:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003394:	4641      	mov	r1, r8
 8003396:	1851      	adds	r1, r2, r1
 8003398:	6339      	str	r1, [r7, #48]	; 0x30
 800339a:	4649      	mov	r1, r9
 800339c:	414b      	adcs	r3, r1
 800339e:	637b      	str	r3, [r7, #52]	; 0x34
 80033a0:	f04f 0200 	mov.w	r2, #0
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80033ac:	4659      	mov	r1, fp
 80033ae:	00cb      	lsls	r3, r1, #3
 80033b0:	4651      	mov	r1, sl
 80033b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033b6:	4651      	mov	r1, sl
 80033b8:	00ca      	lsls	r2, r1, #3
 80033ba:	4610      	mov	r0, r2
 80033bc:	4619      	mov	r1, r3
 80033be:	4603      	mov	r3, r0
 80033c0:	4642      	mov	r2, r8
 80033c2:	189b      	adds	r3, r3, r2
 80033c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80033c8:	464b      	mov	r3, r9
 80033ca:	460a      	mov	r2, r1
 80033cc:	eb42 0303 	adc.w	r3, r2, r3
 80033d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80033d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80033e0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80033e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80033e8:	460b      	mov	r3, r1
 80033ea:	18db      	adds	r3, r3, r3
 80033ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80033ee:	4613      	mov	r3, r2
 80033f0:	eb42 0303 	adc.w	r3, r2, r3
 80033f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80033fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80033fe:	f7fc ff57 	bl	80002b0 <__aeabi_uldivmod>
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	4b0d      	ldr	r3, [pc, #52]	; (800343c <UART_SetConfig+0x2d4>)
 8003408:	fba3 1302 	umull	r1, r3, r3, r2
 800340c:	095b      	lsrs	r3, r3, #5
 800340e:	2164      	movs	r1, #100	; 0x64
 8003410:	fb01 f303 	mul.w	r3, r1, r3
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	3332      	adds	r3, #50	; 0x32
 800341a:	4a08      	ldr	r2, [pc, #32]	; (800343c <UART_SetConfig+0x2d4>)
 800341c:	fba2 2303 	umull	r2, r3, r2, r3
 8003420:	095b      	lsrs	r3, r3, #5
 8003422:	f003 0207 	and.w	r2, r3, #7
 8003426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4422      	add	r2, r4
 800342e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003430:	e106      	b.n	8003640 <UART_SetConfig+0x4d8>
 8003432:	bf00      	nop
 8003434:	40011000 	.word	0x40011000
 8003438:	40011400 	.word	0x40011400
 800343c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003440:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003444:	2200      	movs	r2, #0
 8003446:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800344a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800344e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003452:	4642      	mov	r2, r8
 8003454:	464b      	mov	r3, r9
 8003456:	1891      	adds	r1, r2, r2
 8003458:	6239      	str	r1, [r7, #32]
 800345a:	415b      	adcs	r3, r3
 800345c:	627b      	str	r3, [r7, #36]	; 0x24
 800345e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003462:	4641      	mov	r1, r8
 8003464:	1854      	adds	r4, r2, r1
 8003466:	4649      	mov	r1, r9
 8003468:	eb43 0501 	adc.w	r5, r3, r1
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	f04f 0300 	mov.w	r3, #0
 8003474:	00eb      	lsls	r3, r5, #3
 8003476:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800347a:	00e2      	lsls	r2, r4, #3
 800347c:	4614      	mov	r4, r2
 800347e:	461d      	mov	r5, r3
 8003480:	4643      	mov	r3, r8
 8003482:	18e3      	adds	r3, r4, r3
 8003484:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003488:	464b      	mov	r3, r9
 800348a:	eb45 0303 	adc.w	r3, r5, r3
 800348e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800349e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80034a2:	f04f 0200 	mov.w	r2, #0
 80034a6:	f04f 0300 	mov.w	r3, #0
 80034aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80034ae:	4629      	mov	r1, r5
 80034b0:	008b      	lsls	r3, r1, #2
 80034b2:	4621      	mov	r1, r4
 80034b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034b8:	4621      	mov	r1, r4
 80034ba:	008a      	lsls	r2, r1, #2
 80034bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80034c0:	f7fc fef6 	bl	80002b0 <__aeabi_uldivmod>
 80034c4:	4602      	mov	r2, r0
 80034c6:	460b      	mov	r3, r1
 80034c8:	4b60      	ldr	r3, [pc, #384]	; (800364c <UART_SetConfig+0x4e4>)
 80034ca:	fba3 2302 	umull	r2, r3, r3, r2
 80034ce:	095b      	lsrs	r3, r3, #5
 80034d0:	011c      	lsls	r4, r3, #4
 80034d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034d6:	2200      	movs	r2, #0
 80034d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80034dc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80034e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80034e4:	4642      	mov	r2, r8
 80034e6:	464b      	mov	r3, r9
 80034e8:	1891      	adds	r1, r2, r2
 80034ea:	61b9      	str	r1, [r7, #24]
 80034ec:	415b      	adcs	r3, r3
 80034ee:	61fb      	str	r3, [r7, #28]
 80034f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034f4:	4641      	mov	r1, r8
 80034f6:	1851      	adds	r1, r2, r1
 80034f8:	6139      	str	r1, [r7, #16]
 80034fa:	4649      	mov	r1, r9
 80034fc:	414b      	adcs	r3, r1
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800350c:	4659      	mov	r1, fp
 800350e:	00cb      	lsls	r3, r1, #3
 8003510:	4651      	mov	r1, sl
 8003512:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003516:	4651      	mov	r1, sl
 8003518:	00ca      	lsls	r2, r1, #3
 800351a:	4610      	mov	r0, r2
 800351c:	4619      	mov	r1, r3
 800351e:	4603      	mov	r3, r0
 8003520:	4642      	mov	r2, r8
 8003522:	189b      	adds	r3, r3, r2
 8003524:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003528:	464b      	mov	r3, r9
 800352a:	460a      	mov	r2, r1
 800352c:	eb42 0303 	adc.w	r3, r2, r3
 8003530:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	67bb      	str	r3, [r7, #120]	; 0x78
 800353e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800354c:	4649      	mov	r1, r9
 800354e:	008b      	lsls	r3, r1, #2
 8003550:	4641      	mov	r1, r8
 8003552:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003556:	4641      	mov	r1, r8
 8003558:	008a      	lsls	r2, r1, #2
 800355a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800355e:	f7fc fea7 	bl	80002b0 <__aeabi_uldivmod>
 8003562:	4602      	mov	r2, r0
 8003564:	460b      	mov	r3, r1
 8003566:	4611      	mov	r1, r2
 8003568:	4b38      	ldr	r3, [pc, #224]	; (800364c <UART_SetConfig+0x4e4>)
 800356a:	fba3 2301 	umull	r2, r3, r3, r1
 800356e:	095b      	lsrs	r3, r3, #5
 8003570:	2264      	movs	r2, #100	; 0x64
 8003572:	fb02 f303 	mul.w	r3, r2, r3
 8003576:	1acb      	subs	r3, r1, r3
 8003578:	011b      	lsls	r3, r3, #4
 800357a:	3332      	adds	r3, #50	; 0x32
 800357c:	4a33      	ldr	r2, [pc, #204]	; (800364c <UART_SetConfig+0x4e4>)
 800357e:	fba2 2303 	umull	r2, r3, r2, r3
 8003582:	095b      	lsrs	r3, r3, #5
 8003584:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003588:	441c      	add	r4, r3
 800358a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800358e:	2200      	movs	r2, #0
 8003590:	673b      	str	r3, [r7, #112]	; 0x70
 8003592:	677a      	str	r2, [r7, #116]	; 0x74
 8003594:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003598:	4642      	mov	r2, r8
 800359a:	464b      	mov	r3, r9
 800359c:	1891      	adds	r1, r2, r2
 800359e:	60b9      	str	r1, [r7, #8]
 80035a0:	415b      	adcs	r3, r3
 80035a2:	60fb      	str	r3, [r7, #12]
 80035a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035a8:	4641      	mov	r1, r8
 80035aa:	1851      	adds	r1, r2, r1
 80035ac:	6039      	str	r1, [r7, #0]
 80035ae:	4649      	mov	r1, r9
 80035b0:	414b      	adcs	r3, r1
 80035b2:	607b      	str	r3, [r7, #4]
 80035b4:	f04f 0200 	mov.w	r2, #0
 80035b8:	f04f 0300 	mov.w	r3, #0
 80035bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80035c0:	4659      	mov	r1, fp
 80035c2:	00cb      	lsls	r3, r1, #3
 80035c4:	4651      	mov	r1, sl
 80035c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035ca:	4651      	mov	r1, sl
 80035cc:	00ca      	lsls	r2, r1, #3
 80035ce:	4610      	mov	r0, r2
 80035d0:	4619      	mov	r1, r3
 80035d2:	4603      	mov	r3, r0
 80035d4:	4642      	mov	r2, r8
 80035d6:	189b      	adds	r3, r3, r2
 80035d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80035da:	464b      	mov	r3, r9
 80035dc:	460a      	mov	r2, r1
 80035de:	eb42 0303 	adc.w	r3, r2, r3
 80035e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80035e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	663b      	str	r3, [r7, #96]	; 0x60
 80035ee:	667a      	str	r2, [r7, #100]	; 0x64
 80035f0:	f04f 0200 	mov.w	r2, #0
 80035f4:	f04f 0300 	mov.w	r3, #0
 80035f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80035fc:	4649      	mov	r1, r9
 80035fe:	008b      	lsls	r3, r1, #2
 8003600:	4641      	mov	r1, r8
 8003602:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003606:	4641      	mov	r1, r8
 8003608:	008a      	lsls	r2, r1, #2
 800360a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800360e:	f7fc fe4f 	bl	80002b0 <__aeabi_uldivmod>
 8003612:	4602      	mov	r2, r0
 8003614:	460b      	mov	r3, r1
 8003616:	4b0d      	ldr	r3, [pc, #52]	; (800364c <UART_SetConfig+0x4e4>)
 8003618:	fba3 1302 	umull	r1, r3, r3, r2
 800361c:	095b      	lsrs	r3, r3, #5
 800361e:	2164      	movs	r1, #100	; 0x64
 8003620:	fb01 f303 	mul.w	r3, r1, r3
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	3332      	adds	r3, #50	; 0x32
 800362a:	4a08      	ldr	r2, [pc, #32]	; (800364c <UART_SetConfig+0x4e4>)
 800362c:	fba2 2303 	umull	r2, r3, r2, r3
 8003630:	095b      	lsrs	r3, r3, #5
 8003632:	f003 020f 	and.w	r2, r3, #15
 8003636:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4422      	add	r2, r4
 800363e:	609a      	str	r2, [r3, #8]
}
 8003640:	bf00      	nop
 8003642:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003646:	46bd      	mov	sp, r7
 8003648:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800364c:	51eb851f 	.word	0x51eb851f

08003650 <_vsniprintf_r>:
 8003650:	b530      	push	{r4, r5, lr}
 8003652:	4614      	mov	r4, r2
 8003654:	2c00      	cmp	r4, #0
 8003656:	b09b      	sub	sp, #108	; 0x6c
 8003658:	4605      	mov	r5, r0
 800365a:	461a      	mov	r2, r3
 800365c:	da05      	bge.n	800366a <_vsniprintf_r+0x1a>
 800365e:	238b      	movs	r3, #139	; 0x8b
 8003660:	6003      	str	r3, [r0, #0]
 8003662:	f04f 30ff 	mov.w	r0, #4294967295
 8003666:	b01b      	add	sp, #108	; 0x6c
 8003668:	bd30      	pop	{r4, r5, pc}
 800366a:	f44f 7302 	mov.w	r3, #520	; 0x208
 800366e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8003672:	bf14      	ite	ne
 8003674:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003678:	4623      	moveq	r3, r4
 800367a:	9302      	str	r3, [sp, #8]
 800367c:	9305      	str	r3, [sp, #20]
 800367e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003682:	9100      	str	r1, [sp, #0]
 8003684:	9104      	str	r1, [sp, #16]
 8003686:	f8ad 300e 	strh.w	r3, [sp, #14]
 800368a:	4669      	mov	r1, sp
 800368c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800368e:	f000 f9b5 	bl	80039fc <_svfiprintf_r>
 8003692:	1c43      	adds	r3, r0, #1
 8003694:	bfbc      	itt	lt
 8003696:	238b      	movlt	r3, #139	; 0x8b
 8003698:	602b      	strlt	r3, [r5, #0]
 800369a:	2c00      	cmp	r4, #0
 800369c:	d0e3      	beq.n	8003666 <_vsniprintf_r+0x16>
 800369e:	9b00      	ldr	r3, [sp, #0]
 80036a0:	2200      	movs	r2, #0
 80036a2:	701a      	strb	r2, [r3, #0]
 80036a4:	e7df      	b.n	8003666 <_vsniprintf_r+0x16>
	...

080036a8 <vsniprintf>:
 80036a8:	b507      	push	{r0, r1, r2, lr}
 80036aa:	9300      	str	r3, [sp, #0]
 80036ac:	4613      	mov	r3, r2
 80036ae:	460a      	mov	r2, r1
 80036b0:	4601      	mov	r1, r0
 80036b2:	4803      	ldr	r0, [pc, #12]	; (80036c0 <vsniprintf+0x18>)
 80036b4:	6800      	ldr	r0, [r0, #0]
 80036b6:	f7ff ffcb 	bl	8003650 <_vsniprintf_r>
 80036ba:	b003      	add	sp, #12
 80036bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80036c0:	20000084 	.word	0x20000084

080036c4 <memset>:
 80036c4:	4402      	add	r2, r0
 80036c6:	4603      	mov	r3, r0
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d100      	bne.n	80036ce <memset+0xa>
 80036cc:	4770      	bx	lr
 80036ce:	f803 1b01 	strb.w	r1, [r3], #1
 80036d2:	e7f9      	b.n	80036c8 <memset+0x4>

080036d4 <strstr>:
 80036d4:	780a      	ldrb	r2, [r1, #0]
 80036d6:	b570      	push	{r4, r5, r6, lr}
 80036d8:	b96a      	cbnz	r2, 80036f6 <strstr+0x22>
 80036da:	bd70      	pop	{r4, r5, r6, pc}
 80036dc:	429a      	cmp	r2, r3
 80036de:	d109      	bne.n	80036f4 <strstr+0x20>
 80036e0:	460c      	mov	r4, r1
 80036e2:	4605      	mov	r5, r0
 80036e4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d0f6      	beq.n	80036da <strstr+0x6>
 80036ec:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80036f0:	429e      	cmp	r6, r3
 80036f2:	d0f7      	beq.n	80036e4 <strstr+0x10>
 80036f4:	3001      	adds	r0, #1
 80036f6:	7803      	ldrb	r3, [r0, #0]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1ef      	bne.n	80036dc <strstr+0x8>
 80036fc:	4618      	mov	r0, r3
 80036fe:	e7ec      	b.n	80036da <strstr+0x6>

08003700 <__errno>:
 8003700:	4b01      	ldr	r3, [pc, #4]	; (8003708 <__errno+0x8>)
 8003702:	6818      	ldr	r0, [r3, #0]
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	20000084 	.word	0x20000084

0800370c <__libc_init_array>:
 800370c:	b570      	push	{r4, r5, r6, lr}
 800370e:	4d0d      	ldr	r5, [pc, #52]	; (8003744 <__libc_init_array+0x38>)
 8003710:	4c0d      	ldr	r4, [pc, #52]	; (8003748 <__libc_init_array+0x3c>)
 8003712:	1b64      	subs	r4, r4, r5
 8003714:	10a4      	asrs	r4, r4, #2
 8003716:	2600      	movs	r6, #0
 8003718:	42a6      	cmp	r6, r4
 800371a:	d109      	bne.n	8003730 <__libc_init_array+0x24>
 800371c:	4d0b      	ldr	r5, [pc, #44]	; (800374c <__libc_init_array+0x40>)
 800371e:	4c0c      	ldr	r4, [pc, #48]	; (8003750 <__libc_init_array+0x44>)
 8003720:	f000 fc6a 	bl	8003ff8 <_init>
 8003724:	1b64      	subs	r4, r4, r5
 8003726:	10a4      	asrs	r4, r4, #2
 8003728:	2600      	movs	r6, #0
 800372a:	42a6      	cmp	r6, r4
 800372c:	d105      	bne.n	800373a <__libc_init_array+0x2e>
 800372e:	bd70      	pop	{r4, r5, r6, pc}
 8003730:	f855 3b04 	ldr.w	r3, [r5], #4
 8003734:	4798      	blx	r3
 8003736:	3601      	adds	r6, #1
 8003738:	e7ee      	b.n	8003718 <__libc_init_array+0xc>
 800373a:	f855 3b04 	ldr.w	r3, [r5], #4
 800373e:	4798      	blx	r3
 8003740:	3601      	adds	r6, #1
 8003742:	e7f2      	b.n	800372a <__libc_init_array+0x1e>
 8003744:	08004244 	.word	0x08004244
 8003748:	08004244 	.word	0x08004244
 800374c:	08004244 	.word	0x08004244
 8003750:	08004248 	.word	0x08004248

08003754 <__retarget_lock_acquire_recursive>:
 8003754:	4770      	bx	lr

08003756 <__retarget_lock_release_recursive>:
 8003756:	4770      	bx	lr

08003758 <_free_r>:
 8003758:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800375a:	2900      	cmp	r1, #0
 800375c:	d044      	beq.n	80037e8 <_free_r+0x90>
 800375e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003762:	9001      	str	r0, [sp, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	f1a1 0404 	sub.w	r4, r1, #4
 800376a:	bfb8      	it	lt
 800376c:	18e4      	addlt	r4, r4, r3
 800376e:	f000 f8df 	bl	8003930 <__malloc_lock>
 8003772:	4a1e      	ldr	r2, [pc, #120]	; (80037ec <_free_r+0x94>)
 8003774:	9801      	ldr	r0, [sp, #4]
 8003776:	6813      	ldr	r3, [r2, #0]
 8003778:	b933      	cbnz	r3, 8003788 <_free_r+0x30>
 800377a:	6063      	str	r3, [r4, #4]
 800377c:	6014      	str	r4, [r2, #0]
 800377e:	b003      	add	sp, #12
 8003780:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003784:	f000 b8da 	b.w	800393c <__malloc_unlock>
 8003788:	42a3      	cmp	r3, r4
 800378a:	d908      	bls.n	800379e <_free_r+0x46>
 800378c:	6825      	ldr	r5, [r4, #0]
 800378e:	1961      	adds	r1, r4, r5
 8003790:	428b      	cmp	r3, r1
 8003792:	bf01      	itttt	eq
 8003794:	6819      	ldreq	r1, [r3, #0]
 8003796:	685b      	ldreq	r3, [r3, #4]
 8003798:	1949      	addeq	r1, r1, r5
 800379a:	6021      	streq	r1, [r4, #0]
 800379c:	e7ed      	b.n	800377a <_free_r+0x22>
 800379e:	461a      	mov	r2, r3
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	b10b      	cbz	r3, 80037a8 <_free_r+0x50>
 80037a4:	42a3      	cmp	r3, r4
 80037a6:	d9fa      	bls.n	800379e <_free_r+0x46>
 80037a8:	6811      	ldr	r1, [r2, #0]
 80037aa:	1855      	adds	r5, r2, r1
 80037ac:	42a5      	cmp	r5, r4
 80037ae:	d10b      	bne.n	80037c8 <_free_r+0x70>
 80037b0:	6824      	ldr	r4, [r4, #0]
 80037b2:	4421      	add	r1, r4
 80037b4:	1854      	adds	r4, r2, r1
 80037b6:	42a3      	cmp	r3, r4
 80037b8:	6011      	str	r1, [r2, #0]
 80037ba:	d1e0      	bne.n	800377e <_free_r+0x26>
 80037bc:	681c      	ldr	r4, [r3, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	6053      	str	r3, [r2, #4]
 80037c2:	440c      	add	r4, r1
 80037c4:	6014      	str	r4, [r2, #0]
 80037c6:	e7da      	b.n	800377e <_free_r+0x26>
 80037c8:	d902      	bls.n	80037d0 <_free_r+0x78>
 80037ca:	230c      	movs	r3, #12
 80037cc:	6003      	str	r3, [r0, #0]
 80037ce:	e7d6      	b.n	800377e <_free_r+0x26>
 80037d0:	6825      	ldr	r5, [r4, #0]
 80037d2:	1961      	adds	r1, r4, r5
 80037d4:	428b      	cmp	r3, r1
 80037d6:	bf04      	itt	eq
 80037d8:	6819      	ldreq	r1, [r3, #0]
 80037da:	685b      	ldreq	r3, [r3, #4]
 80037dc:	6063      	str	r3, [r4, #4]
 80037de:	bf04      	itt	eq
 80037e0:	1949      	addeq	r1, r1, r5
 80037e2:	6021      	streq	r1, [r4, #0]
 80037e4:	6054      	str	r4, [r2, #4]
 80037e6:	e7ca      	b.n	800377e <_free_r+0x26>
 80037e8:	b003      	add	sp, #12
 80037ea:	bd30      	pop	{r4, r5, pc}
 80037ec:	200006d0 	.word	0x200006d0

080037f0 <sbrk_aligned>:
 80037f0:	b570      	push	{r4, r5, r6, lr}
 80037f2:	4e0e      	ldr	r6, [pc, #56]	; (800382c <sbrk_aligned+0x3c>)
 80037f4:	460c      	mov	r4, r1
 80037f6:	6831      	ldr	r1, [r6, #0]
 80037f8:	4605      	mov	r5, r0
 80037fa:	b911      	cbnz	r1, 8003802 <sbrk_aligned+0x12>
 80037fc:	f000 fba6 	bl	8003f4c <_sbrk_r>
 8003800:	6030      	str	r0, [r6, #0]
 8003802:	4621      	mov	r1, r4
 8003804:	4628      	mov	r0, r5
 8003806:	f000 fba1 	bl	8003f4c <_sbrk_r>
 800380a:	1c43      	adds	r3, r0, #1
 800380c:	d00a      	beq.n	8003824 <sbrk_aligned+0x34>
 800380e:	1cc4      	adds	r4, r0, #3
 8003810:	f024 0403 	bic.w	r4, r4, #3
 8003814:	42a0      	cmp	r0, r4
 8003816:	d007      	beq.n	8003828 <sbrk_aligned+0x38>
 8003818:	1a21      	subs	r1, r4, r0
 800381a:	4628      	mov	r0, r5
 800381c:	f000 fb96 	bl	8003f4c <_sbrk_r>
 8003820:	3001      	adds	r0, #1
 8003822:	d101      	bne.n	8003828 <sbrk_aligned+0x38>
 8003824:	f04f 34ff 	mov.w	r4, #4294967295
 8003828:	4620      	mov	r0, r4
 800382a:	bd70      	pop	{r4, r5, r6, pc}
 800382c:	200006d4 	.word	0x200006d4

08003830 <_malloc_r>:
 8003830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003834:	1ccd      	adds	r5, r1, #3
 8003836:	f025 0503 	bic.w	r5, r5, #3
 800383a:	3508      	adds	r5, #8
 800383c:	2d0c      	cmp	r5, #12
 800383e:	bf38      	it	cc
 8003840:	250c      	movcc	r5, #12
 8003842:	2d00      	cmp	r5, #0
 8003844:	4607      	mov	r7, r0
 8003846:	db01      	blt.n	800384c <_malloc_r+0x1c>
 8003848:	42a9      	cmp	r1, r5
 800384a:	d905      	bls.n	8003858 <_malloc_r+0x28>
 800384c:	230c      	movs	r3, #12
 800384e:	603b      	str	r3, [r7, #0]
 8003850:	2600      	movs	r6, #0
 8003852:	4630      	mov	r0, r6
 8003854:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003858:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800392c <_malloc_r+0xfc>
 800385c:	f000 f868 	bl	8003930 <__malloc_lock>
 8003860:	f8d8 3000 	ldr.w	r3, [r8]
 8003864:	461c      	mov	r4, r3
 8003866:	bb5c      	cbnz	r4, 80038c0 <_malloc_r+0x90>
 8003868:	4629      	mov	r1, r5
 800386a:	4638      	mov	r0, r7
 800386c:	f7ff ffc0 	bl	80037f0 <sbrk_aligned>
 8003870:	1c43      	adds	r3, r0, #1
 8003872:	4604      	mov	r4, r0
 8003874:	d155      	bne.n	8003922 <_malloc_r+0xf2>
 8003876:	f8d8 4000 	ldr.w	r4, [r8]
 800387a:	4626      	mov	r6, r4
 800387c:	2e00      	cmp	r6, #0
 800387e:	d145      	bne.n	800390c <_malloc_r+0xdc>
 8003880:	2c00      	cmp	r4, #0
 8003882:	d048      	beq.n	8003916 <_malloc_r+0xe6>
 8003884:	6823      	ldr	r3, [r4, #0]
 8003886:	4631      	mov	r1, r6
 8003888:	4638      	mov	r0, r7
 800388a:	eb04 0903 	add.w	r9, r4, r3
 800388e:	f000 fb5d 	bl	8003f4c <_sbrk_r>
 8003892:	4581      	cmp	r9, r0
 8003894:	d13f      	bne.n	8003916 <_malloc_r+0xe6>
 8003896:	6821      	ldr	r1, [r4, #0]
 8003898:	1a6d      	subs	r5, r5, r1
 800389a:	4629      	mov	r1, r5
 800389c:	4638      	mov	r0, r7
 800389e:	f7ff ffa7 	bl	80037f0 <sbrk_aligned>
 80038a2:	3001      	adds	r0, #1
 80038a4:	d037      	beq.n	8003916 <_malloc_r+0xe6>
 80038a6:	6823      	ldr	r3, [r4, #0]
 80038a8:	442b      	add	r3, r5
 80038aa:	6023      	str	r3, [r4, #0]
 80038ac:	f8d8 3000 	ldr.w	r3, [r8]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d038      	beq.n	8003926 <_malloc_r+0xf6>
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	42a2      	cmp	r2, r4
 80038b8:	d12b      	bne.n	8003912 <_malloc_r+0xe2>
 80038ba:	2200      	movs	r2, #0
 80038bc:	605a      	str	r2, [r3, #4]
 80038be:	e00f      	b.n	80038e0 <_malloc_r+0xb0>
 80038c0:	6822      	ldr	r2, [r4, #0]
 80038c2:	1b52      	subs	r2, r2, r5
 80038c4:	d41f      	bmi.n	8003906 <_malloc_r+0xd6>
 80038c6:	2a0b      	cmp	r2, #11
 80038c8:	d917      	bls.n	80038fa <_malloc_r+0xca>
 80038ca:	1961      	adds	r1, r4, r5
 80038cc:	42a3      	cmp	r3, r4
 80038ce:	6025      	str	r5, [r4, #0]
 80038d0:	bf18      	it	ne
 80038d2:	6059      	strne	r1, [r3, #4]
 80038d4:	6863      	ldr	r3, [r4, #4]
 80038d6:	bf08      	it	eq
 80038d8:	f8c8 1000 	streq.w	r1, [r8]
 80038dc:	5162      	str	r2, [r4, r5]
 80038de:	604b      	str	r3, [r1, #4]
 80038e0:	4638      	mov	r0, r7
 80038e2:	f104 060b 	add.w	r6, r4, #11
 80038e6:	f000 f829 	bl	800393c <__malloc_unlock>
 80038ea:	f026 0607 	bic.w	r6, r6, #7
 80038ee:	1d23      	adds	r3, r4, #4
 80038f0:	1af2      	subs	r2, r6, r3
 80038f2:	d0ae      	beq.n	8003852 <_malloc_r+0x22>
 80038f4:	1b9b      	subs	r3, r3, r6
 80038f6:	50a3      	str	r3, [r4, r2]
 80038f8:	e7ab      	b.n	8003852 <_malloc_r+0x22>
 80038fa:	42a3      	cmp	r3, r4
 80038fc:	6862      	ldr	r2, [r4, #4]
 80038fe:	d1dd      	bne.n	80038bc <_malloc_r+0x8c>
 8003900:	f8c8 2000 	str.w	r2, [r8]
 8003904:	e7ec      	b.n	80038e0 <_malloc_r+0xb0>
 8003906:	4623      	mov	r3, r4
 8003908:	6864      	ldr	r4, [r4, #4]
 800390a:	e7ac      	b.n	8003866 <_malloc_r+0x36>
 800390c:	4634      	mov	r4, r6
 800390e:	6876      	ldr	r6, [r6, #4]
 8003910:	e7b4      	b.n	800387c <_malloc_r+0x4c>
 8003912:	4613      	mov	r3, r2
 8003914:	e7cc      	b.n	80038b0 <_malloc_r+0x80>
 8003916:	230c      	movs	r3, #12
 8003918:	603b      	str	r3, [r7, #0]
 800391a:	4638      	mov	r0, r7
 800391c:	f000 f80e 	bl	800393c <__malloc_unlock>
 8003920:	e797      	b.n	8003852 <_malloc_r+0x22>
 8003922:	6025      	str	r5, [r4, #0]
 8003924:	e7dc      	b.n	80038e0 <_malloc_r+0xb0>
 8003926:	605b      	str	r3, [r3, #4]
 8003928:	deff      	udf	#255	; 0xff
 800392a:	bf00      	nop
 800392c:	200006d0 	.word	0x200006d0

08003930 <__malloc_lock>:
 8003930:	4801      	ldr	r0, [pc, #4]	; (8003938 <__malloc_lock+0x8>)
 8003932:	f7ff bf0f 	b.w	8003754 <__retarget_lock_acquire_recursive>
 8003936:	bf00      	nop
 8003938:	200006cc 	.word	0x200006cc

0800393c <__malloc_unlock>:
 800393c:	4801      	ldr	r0, [pc, #4]	; (8003944 <__malloc_unlock+0x8>)
 800393e:	f7ff bf0a 	b.w	8003756 <__retarget_lock_release_recursive>
 8003942:	bf00      	nop
 8003944:	200006cc 	.word	0x200006cc

08003948 <__ssputs_r>:
 8003948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800394c:	688e      	ldr	r6, [r1, #8]
 800394e:	461f      	mov	r7, r3
 8003950:	42be      	cmp	r6, r7
 8003952:	680b      	ldr	r3, [r1, #0]
 8003954:	4682      	mov	sl, r0
 8003956:	460c      	mov	r4, r1
 8003958:	4690      	mov	r8, r2
 800395a:	d82c      	bhi.n	80039b6 <__ssputs_r+0x6e>
 800395c:	898a      	ldrh	r2, [r1, #12]
 800395e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003962:	d026      	beq.n	80039b2 <__ssputs_r+0x6a>
 8003964:	6965      	ldr	r5, [r4, #20]
 8003966:	6909      	ldr	r1, [r1, #16]
 8003968:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800396c:	eba3 0901 	sub.w	r9, r3, r1
 8003970:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003974:	1c7b      	adds	r3, r7, #1
 8003976:	444b      	add	r3, r9
 8003978:	106d      	asrs	r5, r5, #1
 800397a:	429d      	cmp	r5, r3
 800397c:	bf38      	it	cc
 800397e:	461d      	movcc	r5, r3
 8003980:	0553      	lsls	r3, r2, #21
 8003982:	d527      	bpl.n	80039d4 <__ssputs_r+0x8c>
 8003984:	4629      	mov	r1, r5
 8003986:	f7ff ff53 	bl	8003830 <_malloc_r>
 800398a:	4606      	mov	r6, r0
 800398c:	b360      	cbz	r0, 80039e8 <__ssputs_r+0xa0>
 800398e:	6921      	ldr	r1, [r4, #16]
 8003990:	464a      	mov	r2, r9
 8003992:	f000 faeb 	bl	8003f6c <memcpy>
 8003996:	89a3      	ldrh	r3, [r4, #12]
 8003998:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800399c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039a0:	81a3      	strh	r3, [r4, #12]
 80039a2:	6126      	str	r6, [r4, #16]
 80039a4:	6165      	str	r5, [r4, #20]
 80039a6:	444e      	add	r6, r9
 80039a8:	eba5 0509 	sub.w	r5, r5, r9
 80039ac:	6026      	str	r6, [r4, #0]
 80039ae:	60a5      	str	r5, [r4, #8]
 80039b0:	463e      	mov	r6, r7
 80039b2:	42be      	cmp	r6, r7
 80039b4:	d900      	bls.n	80039b8 <__ssputs_r+0x70>
 80039b6:	463e      	mov	r6, r7
 80039b8:	6820      	ldr	r0, [r4, #0]
 80039ba:	4632      	mov	r2, r6
 80039bc:	4641      	mov	r1, r8
 80039be:	f000 faab 	bl	8003f18 <memmove>
 80039c2:	68a3      	ldr	r3, [r4, #8]
 80039c4:	1b9b      	subs	r3, r3, r6
 80039c6:	60a3      	str	r3, [r4, #8]
 80039c8:	6823      	ldr	r3, [r4, #0]
 80039ca:	4433      	add	r3, r6
 80039cc:	6023      	str	r3, [r4, #0]
 80039ce:	2000      	movs	r0, #0
 80039d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039d4:	462a      	mov	r2, r5
 80039d6:	f000 fad7 	bl	8003f88 <_realloc_r>
 80039da:	4606      	mov	r6, r0
 80039dc:	2800      	cmp	r0, #0
 80039de:	d1e0      	bne.n	80039a2 <__ssputs_r+0x5a>
 80039e0:	6921      	ldr	r1, [r4, #16]
 80039e2:	4650      	mov	r0, sl
 80039e4:	f7ff feb8 	bl	8003758 <_free_r>
 80039e8:	230c      	movs	r3, #12
 80039ea:	f8ca 3000 	str.w	r3, [sl]
 80039ee:	89a3      	ldrh	r3, [r4, #12]
 80039f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039f4:	81a3      	strh	r3, [r4, #12]
 80039f6:	f04f 30ff 	mov.w	r0, #4294967295
 80039fa:	e7e9      	b.n	80039d0 <__ssputs_r+0x88>

080039fc <_svfiprintf_r>:
 80039fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a00:	4698      	mov	r8, r3
 8003a02:	898b      	ldrh	r3, [r1, #12]
 8003a04:	061b      	lsls	r3, r3, #24
 8003a06:	b09d      	sub	sp, #116	; 0x74
 8003a08:	4607      	mov	r7, r0
 8003a0a:	460d      	mov	r5, r1
 8003a0c:	4614      	mov	r4, r2
 8003a0e:	d50e      	bpl.n	8003a2e <_svfiprintf_r+0x32>
 8003a10:	690b      	ldr	r3, [r1, #16]
 8003a12:	b963      	cbnz	r3, 8003a2e <_svfiprintf_r+0x32>
 8003a14:	2140      	movs	r1, #64	; 0x40
 8003a16:	f7ff ff0b 	bl	8003830 <_malloc_r>
 8003a1a:	6028      	str	r0, [r5, #0]
 8003a1c:	6128      	str	r0, [r5, #16]
 8003a1e:	b920      	cbnz	r0, 8003a2a <_svfiprintf_r+0x2e>
 8003a20:	230c      	movs	r3, #12
 8003a22:	603b      	str	r3, [r7, #0]
 8003a24:	f04f 30ff 	mov.w	r0, #4294967295
 8003a28:	e0d0      	b.n	8003bcc <_svfiprintf_r+0x1d0>
 8003a2a:	2340      	movs	r3, #64	; 0x40
 8003a2c:	616b      	str	r3, [r5, #20]
 8003a2e:	2300      	movs	r3, #0
 8003a30:	9309      	str	r3, [sp, #36]	; 0x24
 8003a32:	2320      	movs	r3, #32
 8003a34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003a38:	f8cd 800c 	str.w	r8, [sp, #12]
 8003a3c:	2330      	movs	r3, #48	; 0x30
 8003a3e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003be4 <_svfiprintf_r+0x1e8>
 8003a42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003a46:	f04f 0901 	mov.w	r9, #1
 8003a4a:	4623      	mov	r3, r4
 8003a4c:	469a      	mov	sl, r3
 8003a4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a52:	b10a      	cbz	r2, 8003a58 <_svfiprintf_r+0x5c>
 8003a54:	2a25      	cmp	r2, #37	; 0x25
 8003a56:	d1f9      	bne.n	8003a4c <_svfiprintf_r+0x50>
 8003a58:	ebba 0b04 	subs.w	fp, sl, r4
 8003a5c:	d00b      	beq.n	8003a76 <_svfiprintf_r+0x7a>
 8003a5e:	465b      	mov	r3, fp
 8003a60:	4622      	mov	r2, r4
 8003a62:	4629      	mov	r1, r5
 8003a64:	4638      	mov	r0, r7
 8003a66:	f7ff ff6f 	bl	8003948 <__ssputs_r>
 8003a6a:	3001      	adds	r0, #1
 8003a6c:	f000 80a9 	beq.w	8003bc2 <_svfiprintf_r+0x1c6>
 8003a70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a72:	445a      	add	r2, fp
 8003a74:	9209      	str	r2, [sp, #36]	; 0x24
 8003a76:	f89a 3000 	ldrb.w	r3, [sl]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f000 80a1 	beq.w	8003bc2 <_svfiprintf_r+0x1c6>
 8003a80:	2300      	movs	r3, #0
 8003a82:	f04f 32ff 	mov.w	r2, #4294967295
 8003a86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a8a:	f10a 0a01 	add.w	sl, sl, #1
 8003a8e:	9304      	str	r3, [sp, #16]
 8003a90:	9307      	str	r3, [sp, #28]
 8003a92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003a96:	931a      	str	r3, [sp, #104]	; 0x68
 8003a98:	4654      	mov	r4, sl
 8003a9a:	2205      	movs	r2, #5
 8003a9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003aa0:	4850      	ldr	r0, [pc, #320]	; (8003be4 <_svfiprintf_r+0x1e8>)
 8003aa2:	f7fc fbb5 	bl	8000210 <memchr>
 8003aa6:	9a04      	ldr	r2, [sp, #16]
 8003aa8:	b9d8      	cbnz	r0, 8003ae2 <_svfiprintf_r+0xe6>
 8003aaa:	06d0      	lsls	r0, r2, #27
 8003aac:	bf44      	itt	mi
 8003aae:	2320      	movmi	r3, #32
 8003ab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ab4:	0711      	lsls	r1, r2, #28
 8003ab6:	bf44      	itt	mi
 8003ab8:	232b      	movmi	r3, #43	; 0x2b
 8003aba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003abe:	f89a 3000 	ldrb.w	r3, [sl]
 8003ac2:	2b2a      	cmp	r3, #42	; 0x2a
 8003ac4:	d015      	beq.n	8003af2 <_svfiprintf_r+0xf6>
 8003ac6:	9a07      	ldr	r2, [sp, #28]
 8003ac8:	4654      	mov	r4, sl
 8003aca:	2000      	movs	r0, #0
 8003acc:	f04f 0c0a 	mov.w	ip, #10
 8003ad0:	4621      	mov	r1, r4
 8003ad2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ad6:	3b30      	subs	r3, #48	; 0x30
 8003ad8:	2b09      	cmp	r3, #9
 8003ada:	d94d      	bls.n	8003b78 <_svfiprintf_r+0x17c>
 8003adc:	b1b0      	cbz	r0, 8003b0c <_svfiprintf_r+0x110>
 8003ade:	9207      	str	r2, [sp, #28]
 8003ae0:	e014      	b.n	8003b0c <_svfiprintf_r+0x110>
 8003ae2:	eba0 0308 	sub.w	r3, r0, r8
 8003ae6:	fa09 f303 	lsl.w	r3, r9, r3
 8003aea:	4313      	orrs	r3, r2
 8003aec:	9304      	str	r3, [sp, #16]
 8003aee:	46a2      	mov	sl, r4
 8003af0:	e7d2      	b.n	8003a98 <_svfiprintf_r+0x9c>
 8003af2:	9b03      	ldr	r3, [sp, #12]
 8003af4:	1d19      	adds	r1, r3, #4
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	9103      	str	r1, [sp, #12]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	bfbb      	ittet	lt
 8003afe:	425b      	neglt	r3, r3
 8003b00:	f042 0202 	orrlt.w	r2, r2, #2
 8003b04:	9307      	strge	r3, [sp, #28]
 8003b06:	9307      	strlt	r3, [sp, #28]
 8003b08:	bfb8      	it	lt
 8003b0a:	9204      	strlt	r2, [sp, #16]
 8003b0c:	7823      	ldrb	r3, [r4, #0]
 8003b0e:	2b2e      	cmp	r3, #46	; 0x2e
 8003b10:	d10c      	bne.n	8003b2c <_svfiprintf_r+0x130>
 8003b12:	7863      	ldrb	r3, [r4, #1]
 8003b14:	2b2a      	cmp	r3, #42	; 0x2a
 8003b16:	d134      	bne.n	8003b82 <_svfiprintf_r+0x186>
 8003b18:	9b03      	ldr	r3, [sp, #12]
 8003b1a:	1d1a      	adds	r2, r3, #4
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	9203      	str	r2, [sp, #12]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	bfb8      	it	lt
 8003b24:	f04f 33ff 	movlt.w	r3, #4294967295
 8003b28:	3402      	adds	r4, #2
 8003b2a:	9305      	str	r3, [sp, #20]
 8003b2c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003bf4 <_svfiprintf_r+0x1f8>
 8003b30:	7821      	ldrb	r1, [r4, #0]
 8003b32:	2203      	movs	r2, #3
 8003b34:	4650      	mov	r0, sl
 8003b36:	f7fc fb6b 	bl	8000210 <memchr>
 8003b3a:	b138      	cbz	r0, 8003b4c <_svfiprintf_r+0x150>
 8003b3c:	9b04      	ldr	r3, [sp, #16]
 8003b3e:	eba0 000a 	sub.w	r0, r0, sl
 8003b42:	2240      	movs	r2, #64	; 0x40
 8003b44:	4082      	lsls	r2, r0
 8003b46:	4313      	orrs	r3, r2
 8003b48:	3401      	adds	r4, #1
 8003b4a:	9304      	str	r3, [sp, #16]
 8003b4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b50:	4825      	ldr	r0, [pc, #148]	; (8003be8 <_svfiprintf_r+0x1ec>)
 8003b52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003b56:	2206      	movs	r2, #6
 8003b58:	f7fc fb5a 	bl	8000210 <memchr>
 8003b5c:	2800      	cmp	r0, #0
 8003b5e:	d038      	beq.n	8003bd2 <_svfiprintf_r+0x1d6>
 8003b60:	4b22      	ldr	r3, [pc, #136]	; (8003bec <_svfiprintf_r+0x1f0>)
 8003b62:	bb1b      	cbnz	r3, 8003bac <_svfiprintf_r+0x1b0>
 8003b64:	9b03      	ldr	r3, [sp, #12]
 8003b66:	3307      	adds	r3, #7
 8003b68:	f023 0307 	bic.w	r3, r3, #7
 8003b6c:	3308      	adds	r3, #8
 8003b6e:	9303      	str	r3, [sp, #12]
 8003b70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b72:	4433      	add	r3, r6
 8003b74:	9309      	str	r3, [sp, #36]	; 0x24
 8003b76:	e768      	b.n	8003a4a <_svfiprintf_r+0x4e>
 8003b78:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b7c:	460c      	mov	r4, r1
 8003b7e:	2001      	movs	r0, #1
 8003b80:	e7a6      	b.n	8003ad0 <_svfiprintf_r+0xd4>
 8003b82:	2300      	movs	r3, #0
 8003b84:	3401      	adds	r4, #1
 8003b86:	9305      	str	r3, [sp, #20]
 8003b88:	4619      	mov	r1, r3
 8003b8a:	f04f 0c0a 	mov.w	ip, #10
 8003b8e:	4620      	mov	r0, r4
 8003b90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b94:	3a30      	subs	r2, #48	; 0x30
 8003b96:	2a09      	cmp	r2, #9
 8003b98:	d903      	bls.n	8003ba2 <_svfiprintf_r+0x1a6>
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d0c6      	beq.n	8003b2c <_svfiprintf_r+0x130>
 8003b9e:	9105      	str	r1, [sp, #20]
 8003ba0:	e7c4      	b.n	8003b2c <_svfiprintf_r+0x130>
 8003ba2:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ba6:	4604      	mov	r4, r0
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e7f0      	b.n	8003b8e <_svfiprintf_r+0x192>
 8003bac:	ab03      	add	r3, sp, #12
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	462a      	mov	r2, r5
 8003bb2:	4b0f      	ldr	r3, [pc, #60]	; (8003bf0 <_svfiprintf_r+0x1f4>)
 8003bb4:	a904      	add	r1, sp, #16
 8003bb6:	4638      	mov	r0, r7
 8003bb8:	f3af 8000 	nop.w
 8003bbc:	1c42      	adds	r2, r0, #1
 8003bbe:	4606      	mov	r6, r0
 8003bc0:	d1d6      	bne.n	8003b70 <_svfiprintf_r+0x174>
 8003bc2:	89ab      	ldrh	r3, [r5, #12]
 8003bc4:	065b      	lsls	r3, r3, #25
 8003bc6:	f53f af2d 	bmi.w	8003a24 <_svfiprintf_r+0x28>
 8003bca:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003bcc:	b01d      	add	sp, #116	; 0x74
 8003bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bd2:	ab03      	add	r3, sp, #12
 8003bd4:	9300      	str	r3, [sp, #0]
 8003bd6:	462a      	mov	r2, r5
 8003bd8:	4b05      	ldr	r3, [pc, #20]	; (8003bf0 <_svfiprintf_r+0x1f4>)
 8003bda:	a904      	add	r1, sp, #16
 8003bdc:	4638      	mov	r0, r7
 8003bde:	f000 f879 	bl	8003cd4 <_printf_i>
 8003be2:	e7eb      	b.n	8003bbc <_svfiprintf_r+0x1c0>
 8003be4:	08004208 	.word	0x08004208
 8003be8:	08004212 	.word	0x08004212
 8003bec:	00000000 	.word	0x00000000
 8003bf0:	08003949 	.word	0x08003949
 8003bf4:	0800420e 	.word	0x0800420e

08003bf8 <_printf_common>:
 8003bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bfc:	4616      	mov	r6, r2
 8003bfe:	4699      	mov	r9, r3
 8003c00:	688a      	ldr	r2, [r1, #8]
 8003c02:	690b      	ldr	r3, [r1, #16]
 8003c04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	bfb8      	it	lt
 8003c0c:	4613      	movlt	r3, r2
 8003c0e:	6033      	str	r3, [r6, #0]
 8003c10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003c14:	4607      	mov	r7, r0
 8003c16:	460c      	mov	r4, r1
 8003c18:	b10a      	cbz	r2, 8003c1e <_printf_common+0x26>
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	6033      	str	r3, [r6, #0]
 8003c1e:	6823      	ldr	r3, [r4, #0]
 8003c20:	0699      	lsls	r1, r3, #26
 8003c22:	bf42      	ittt	mi
 8003c24:	6833      	ldrmi	r3, [r6, #0]
 8003c26:	3302      	addmi	r3, #2
 8003c28:	6033      	strmi	r3, [r6, #0]
 8003c2a:	6825      	ldr	r5, [r4, #0]
 8003c2c:	f015 0506 	ands.w	r5, r5, #6
 8003c30:	d106      	bne.n	8003c40 <_printf_common+0x48>
 8003c32:	f104 0a19 	add.w	sl, r4, #25
 8003c36:	68e3      	ldr	r3, [r4, #12]
 8003c38:	6832      	ldr	r2, [r6, #0]
 8003c3a:	1a9b      	subs	r3, r3, r2
 8003c3c:	42ab      	cmp	r3, r5
 8003c3e:	dc26      	bgt.n	8003c8e <_printf_common+0x96>
 8003c40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003c44:	1e13      	subs	r3, r2, #0
 8003c46:	6822      	ldr	r2, [r4, #0]
 8003c48:	bf18      	it	ne
 8003c4a:	2301      	movne	r3, #1
 8003c4c:	0692      	lsls	r2, r2, #26
 8003c4e:	d42b      	bmi.n	8003ca8 <_printf_common+0xb0>
 8003c50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c54:	4649      	mov	r1, r9
 8003c56:	4638      	mov	r0, r7
 8003c58:	47c0      	blx	r8
 8003c5a:	3001      	adds	r0, #1
 8003c5c:	d01e      	beq.n	8003c9c <_printf_common+0xa4>
 8003c5e:	6823      	ldr	r3, [r4, #0]
 8003c60:	6922      	ldr	r2, [r4, #16]
 8003c62:	f003 0306 	and.w	r3, r3, #6
 8003c66:	2b04      	cmp	r3, #4
 8003c68:	bf02      	ittt	eq
 8003c6a:	68e5      	ldreq	r5, [r4, #12]
 8003c6c:	6833      	ldreq	r3, [r6, #0]
 8003c6e:	1aed      	subeq	r5, r5, r3
 8003c70:	68a3      	ldr	r3, [r4, #8]
 8003c72:	bf0c      	ite	eq
 8003c74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c78:	2500      	movne	r5, #0
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	bfc4      	itt	gt
 8003c7e:	1a9b      	subgt	r3, r3, r2
 8003c80:	18ed      	addgt	r5, r5, r3
 8003c82:	2600      	movs	r6, #0
 8003c84:	341a      	adds	r4, #26
 8003c86:	42b5      	cmp	r5, r6
 8003c88:	d11a      	bne.n	8003cc0 <_printf_common+0xc8>
 8003c8a:	2000      	movs	r0, #0
 8003c8c:	e008      	b.n	8003ca0 <_printf_common+0xa8>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	4652      	mov	r2, sl
 8003c92:	4649      	mov	r1, r9
 8003c94:	4638      	mov	r0, r7
 8003c96:	47c0      	blx	r8
 8003c98:	3001      	adds	r0, #1
 8003c9a:	d103      	bne.n	8003ca4 <_printf_common+0xac>
 8003c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ca4:	3501      	adds	r5, #1
 8003ca6:	e7c6      	b.n	8003c36 <_printf_common+0x3e>
 8003ca8:	18e1      	adds	r1, r4, r3
 8003caa:	1c5a      	adds	r2, r3, #1
 8003cac:	2030      	movs	r0, #48	; 0x30
 8003cae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003cb2:	4422      	add	r2, r4
 8003cb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003cb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003cbc:	3302      	adds	r3, #2
 8003cbe:	e7c7      	b.n	8003c50 <_printf_common+0x58>
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	4622      	mov	r2, r4
 8003cc4:	4649      	mov	r1, r9
 8003cc6:	4638      	mov	r0, r7
 8003cc8:	47c0      	blx	r8
 8003cca:	3001      	adds	r0, #1
 8003ccc:	d0e6      	beq.n	8003c9c <_printf_common+0xa4>
 8003cce:	3601      	adds	r6, #1
 8003cd0:	e7d9      	b.n	8003c86 <_printf_common+0x8e>
	...

08003cd4 <_printf_i>:
 8003cd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003cd8:	7e0f      	ldrb	r7, [r1, #24]
 8003cda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003cdc:	2f78      	cmp	r7, #120	; 0x78
 8003cde:	4691      	mov	r9, r2
 8003ce0:	4680      	mov	r8, r0
 8003ce2:	460c      	mov	r4, r1
 8003ce4:	469a      	mov	sl, r3
 8003ce6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003cea:	d807      	bhi.n	8003cfc <_printf_i+0x28>
 8003cec:	2f62      	cmp	r7, #98	; 0x62
 8003cee:	d80a      	bhi.n	8003d06 <_printf_i+0x32>
 8003cf0:	2f00      	cmp	r7, #0
 8003cf2:	f000 80d4 	beq.w	8003e9e <_printf_i+0x1ca>
 8003cf6:	2f58      	cmp	r7, #88	; 0x58
 8003cf8:	f000 80c0 	beq.w	8003e7c <_printf_i+0x1a8>
 8003cfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003d04:	e03a      	b.n	8003d7c <_printf_i+0xa8>
 8003d06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003d0a:	2b15      	cmp	r3, #21
 8003d0c:	d8f6      	bhi.n	8003cfc <_printf_i+0x28>
 8003d0e:	a101      	add	r1, pc, #4	; (adr r1, 8003d14 <_printf_i+0x40>)
 8003d10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d14:	08003d6d 	.word	0x08003d6d
 8003d18:	08003d81 	.word	0x08003d81
 8003d1c:	08003cfd 	.word	0x08003cfd
 8003d20:	08003cfd 	.word	0x08003cfd
 8003d24:	08003cfd 	.word	0x08003cfd
 8003d28:	08003cfd 	.word	0x08003cfd
 8003d2c:	08003d81 	.word	0x08003d81
 8003d30:	08003cfd 	.word	0x08003cfd
 8003d34:	08003cfd 	.word	0x08003cfd
 8003d38:	08003cfd 	.word	0x08003cfd
 8003d3c:	08003cfd 	.word	0x08003cfd
 8003d40:	08003e85 	.word	0x08003e85
 8003d44:	08003dad 	.word	0x08003dad
 8003d48:	08003e3f 	.word	0x08003e3f
 8003d4c:	08003cfd 	.word	0x08003cfd
 8003d50:	08003cfd 	.word	0x08003cfd
 8003d54:	08003ea7 	.word	0x08003ea7
 8003d58:	08003cfd 	.word	0x08003cfd
 8003d5c:	08003dad 	.word	0x08003dad
 8003d60:	08003cfd 	.word	0x08003cfd
 8003d64:	08003cfd 	.word	0x08003cfd
 8003d68:	08003e47 	.word	0x08003e47
 8003d6c:	682b      	ldr	r3, [r5, #0]
 8003d6e:	1d1a      	adds	r2, r3, #4
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	602a      	str	r2, [r5, #0]
 8003d74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e09f      	b.n	8003ec0 <_printf_i+0x1ec>
 8003d80:	6820      	ldr	r0, [r4, #0]
 8003d82:	682b      	ldr	r3, [r5, #0]
 8003d84:	0607      	lsls	r7, r0, #24
 8003d86:	f103 0104 	add.w	r1, r3, #4
 8003d8a:	6029      	str	r1, [r5, #0]
 8003d8c:	d501      	bpl.n	8003d92 <_printf_i+0xbe>
 8003d8e:	681e      	ldr	r6, [r3, #0]
 8003d90:	e003      	b.n	8003d9a <_printf_i+0xc6>
 8003d92:	0646      	lsls	r6, r0, #25
 8003d94:	d5fb      	bpl.n	8003d8e <_printf_i+0xba>
 8003d96:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003d9a:	2e00      	cmp	r6, #0
 8003d9c:	da03      	bge.n	8003da6 <_printf_i+0xd2>
 8003d9e:	232d      	movs	r3, #45	; 0x2d
 8003da0:	4276      	negs	r6, r6
 8003da2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003da6:	485a      	ldr	r0, [pc, #360]	; (8003f10 <_printf_i+0x23c>)
 8003da8:	230a      	movs	r3, #10
 8003daa:	e012      	b.n	8003dd2 <_printf_i+0xfe>
 8003dac:	682b      	ldr	r3, [r5, #0]
 8003dae:	6820      	ldr	r0, [r4, #0]
 8003db0:	1d19      	adds	r1, r3, #4
 8003db2:	6029      	str	r1, [r5, #0]
 8003db4:	0605      	lsls	r5, r0, #24
 8003db6:	d501      	bpl.n	8003dbc <_printf_i+0xe8>
 8003db8:	681e      	ldr	r6, [r3, #0]
 8003dba:	e002      	b.n	8003dc2 <_printf_i+0xee>
 8003dbc:	0641      	lsls	r1, r0, #25
 8003dbe:	d5fb      	bpl.n	8003db8 <_printf_i+0xe4>
 8003dc0:	881e      	ldrh	r6, [r3, #0]
 8003dc2:	4853      	ldr	r0, [pc, #332]	; (8003f10 <_printf_i+0x23c>)
 8003dc4:	2f6f      	cmp	r7, #111	; 0x6f
 8003dc6:	bf0c      	ite	eq
 8003dc8:	2308      	moveq	r3, #8
 8003dca:	230a      	movne	r3, #10
 8003dcc:	2100      	movs	r1, #0
 8003dce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003dd2:	6865      	ldr	r5, [r4, #4]
 8003dd4:	60a5      	str	r5, [r4, #8]
 8003dd6:	2d00      	cmp	r5, #0
 8003dd8:	bfa2      	ittt	ge
 8003dda:	6821      	ldrge	r1, [r4, #0]
 8003ddc:	f021 0104 	bicge.w	r1, r1, #4
 8003de0:	6021      	strge	r1, [r4, #0]
 8003de2:	b90e      	cbnz	r6, 8003de8 <_printf_i+0x114>
 8003de4:	2d00      	cmp	r5, #0
 8003de6:	d04b      	beq.n	8003e80 <_printf_i+0x1ac>
 8003de8:	4615      	mov	r5, r2
 8003dea:	fbb6 f1f3 	udiv	r1, r6, r3
 8003dee:	fb03 6711 	mls	r7, r3, r1, r6
 8003df2:	5dc7      	ldrb	r7, [r0, r7]
 8003df4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003df8:	4637      	mov	r7, r6
 8003dfa:	42bb      	cmp	r3, r7
 8003dfc:	460e      	mov	r6, r1
 8003dfe:	d9f4      	bls.n	8003dea <_printf_i+0x116>
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	d10b      	bne.n	8003e1c <_printf_i+0x148>
 8003e04:	6823      	ldr	r3, [r4, #0]
 8003e06:	07de      	lsls	r6, r3, #31
 8003e08:	d508      	bpl.n	8003e1c <_printf_i+0x148>
 8003e0a:	6923      	ldr	r3, [r4, #16]
 8003e0c:	6861      	ldr	r1, [r4, #4]
 8003e0e:	4299      	cmp	r1, r3
 8003e10:	bfde      	ittt	le
 8003e12:	2330      	movle	r3, #48	; 0x30
 8003e14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003e18:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003e1c:	1b52      	subs	r2, r2, r5
 8003e1e:	6122      	str	r2, [r4, #16]
 8003e20:	f8cd a000 	str.w	sl, [sp]
 8003e24:	464b      	mov	r3, r9
 8003e26:	aa03      	add	r2, sp, #12
 8003e28:	4621      	mov	r1, r4
 8003e2a:	4640      	mov	r0, r8
 8003e2c:	f7ff fee4 	bl	8003bf8 <_printf_common>
 8003e30:	3001      	adds	r0, #1
 8003e32:	d14a      	bne.n	8003eca <_printf_i+0x1f6>
 8003e34:	f04f 30ff 	mov.w	r0, #4294967295
 8003e38:	b004      	add	sp, #16
 8003e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e3e:	6823      	ldr	r3, [r4, #0]
 8003e40:	f043 0320 	orr.w	r3, r3, #32
 8003e44:	6023      	str	r3, [r4, #0]
 8003e46:	4833      	ldr	r0, [pc, #204]	; (8003f14 <_printf_i+0x240>)
 8003e48:	2778      	movs	r7, #120	; 0x78
 8003e4a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003e4e:	6823      	ldr	r3, [r4, #0]
 8003e50:	6829      	ldr	r1, [r5, #0]
 8003e52:	061f      	lsls	r7, r3, #24
 8003e54:	f851 6b04 	ldr.w	r6, [r1], #4
 8003e58:	d402      	bmi.n	8003e60 <_printf_i+0x18c>
 8003e5a:	065f      	lsls	r7, r3, #25
 8003e5c:	bf48      	it	mi
 8003e5e:	b2b6      	uxthmi	r6, r6
 8003e60:	07df      	lsls	r7, r3, #31
 8003e62:	bf48      	it	mi
 8003e64:	f043 0320 	orrmi.w	r3, r3, #32
 8003e68:	6029      	str	r1, [r5, #0]
 8003e6a:	bf48      	it	mi
 8003e6c:	6023      	strmi	r3, [r4, #0]
 8003e6e:	b91e      	cbnz	r6, 8003e78 <_printf_i+0x1a4>
 8003e70:	6823      	ldr	r3, [r4, #0]
 8003e72:	f023 0320 	bic.w	r3, r3, #32
 8003e76:	6023      	str	r3, [r4, #0]
 8003e78:	2310      	movs	r3, #16
 8003e7a:	e7a7      	b.n	8003dcc <_printf_i+0xf8>
 8003e7c:	4824      	ldr	r0, [pc, #144]	; (8003f10 <_printf_i+0x23c>)
 8003e7e:	e7e4      	b.n	8003e4a <_printf_i+0x176>
 8003e80:	4615      	mov	r5, r2
 8003e82:	e7bd      	b.n	8003e00 <_printf_i+0x12c>
 8003e84:	682b      	ldr	r3, [r5, #0]
 8003e86:	6826      	ldr	r6, [r4, #0]
 8003e88:	6961      	ldr	r1, [r4, #20]
 8003e8a:	1d18      	adds	r0, r3, #4
 8003e8c:	6028      	str	r0, [r5, #0]
 8003e8e:	0635      	lsls	r5, r6, #24
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	d501      	bpl.n	8003e98 <_printf_i+0x1c4>
 8003e94:	6019      	str	r1, [r3, #0]
 8003e96:	e002      	b.n	8003e9e <_printf_i+0x1ca>
 8003e98:	0670      	lsls	r0, r6, #25
 8003e9a:	d5fb      	bpl.n	8003e94 <_printf_i+0x1c0>
 8003e9c:	8019      	strh	r1, [r3, #0]
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	6123      	str	r3, [r4, #16]
 8003ea2:	4615      	mov	r5, r2
 8003ea4:	e7bc      	b.n	8003e20 <_printf_i+0x14c>
 8003ea6:	682b      	ldr	r3, [r5, #0]
 8003ea8:	1d1a      	adds	r2, r3, #4
 8003eaa:	602a      	str	r2, [r5, #0]
 8003eac:	681d      	ldr	r5, [r3, #0]
 8003eae:	6862      	ldr	r2, [r4, #4]
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	4628      	mov	r0, r5
 8003eb4:	f7fc f9ac 	bl	8000210 <memchr>
 8003eb8:	b108      	cbz	r0, 8003ebe <_printf_i+0x1ea>
 8003eba:	1b40      	subs	r0, r0, r5
 8003ebc:	6060      	str	r0, [r4, #4]
 8003ebe:	6863      	ldr	r3, [r4, #4]
 8003ec0:	6123      	str	r3, [r4, #16]
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ec8:	e7aa      	b.n	8003e20 <_printf_i+0x14c>
 8003eca:	6923      	ldr	r3, [r4, #16]
 8003ecc:	462a      	mov	r2, r5
 8003ece:	4649      	mov	r1, r9
 8003ed0:	4640      	mov	r0, r8
 8003ed2:	47d0      	blx	sl
 8003ed4:	3001      	adds	r0, #1
 8003ed6:	d0ad      	beq.n	8003e34 <_printf_i+0x160>
 8003ed8:	6823      	ldr	r3, [r4, #0]
 8003eda:	079b      	lsls	r3, r3, #30
 8003edc:	d413      	bmi.n	8003f06 <_printf_i+0x232>
 8003ede:	68e0      	ldr	r0, [r4, #12]
 8003ee0:	9b03      	ldr	r3, [sp, #12]
 8003ee2:	4298      	cmp	r0, r3
 8003ee4:	bfb8      	it	lt
 8003ee6:	4618      	movlt	r0, r3
 8003ee8:	e7a6      	b.n	8003e38 <_printf_i+0x164>
 8003eea:	2301      	movs	r3, #1
 8003eec:	4632      	mov	r2, r6
 8003eee:	4649      	mov	r1, r9
 8003ef0:	4640      	mov	r0, r8
 8003ef2:	47d0      	blx	sl
 8003ef4:	3001      	adds	r0, #1
 8003ef6:	d09d      	beq.n	8003e34 <_printf_i+0x160>
 8003ef8:	3501      	adds	r5, #1
 8003efa:	68e3      	ldr	r3, [r4, #12]
 8003efc:	9903      	ldr	r1, [sp, #12]
 8003efe:	1a5b      	subs	r3, r3, r1
 8003f00:	42ab      	cmp	r3, r5
 8003f02:	dcf2      	bgt.n	8003eea <_printf_i+0x216>
 8003f04:	e7eb      	b.n	8003ede <_printf_i+0x20a>
 8003f06:	2500      	movs	r5, #0
 8003f08:	f104 0619 	add.w	r6, r4, #25
 8003f0c:	e7f5      	b.n	8003efa <_printf_i+0x226>
 8003f0e:	bf00      	nop
 8003f10:	08004219 	.word	0x08004219
 8003f14:	0800422a 	.word	0x0800422a

08003f18 <memmove>:
 8003f18:	4288      	cmp	r0, r1
 8003f1a:	b510      	push	{r4, lr}
 8003f1c:	eb01 0402 	add.w	r4, r1, r2
 8003f20:	d902      	bls.n	8003f28 <memmove+0x10>
 8003f22:	4284      	cmp	r4, r0
 8003f24:	4623      	mov	r3, r4
 8003f26:	d807      	bhi.n	8003f38 <memmove+0x20>
 8003f28:	1e43      	subs	r3, r0, #1
 8003f2a:	42a1      	cmp	r1, r4
 8003f2c:	d008      	beq.n	8003f40 <memmove+0x28>
 8003f2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003f36:	e7f8      	b.n	8003f2a <memmove+0x12>
 8003f38:	4402      	add	r2, r0
 8003f3a:	4601      	mov	r1, r0
 8003f3c:	428a      	cmp	r2, r1
 8003f3e:	d100      	bne.n	8003f42 <memmove+0x2a>
 8003f40:	bd10      	pop	{r4, pc}
 8003f42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003f46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003f4a:	e7f7      	b.n	8003f3c <memmove+0x24>

08003f4c <_sbrk_r>:
 8003f4c:	b538      	push	{r3, r4, r5, lr}
 8003f4e:	4d06      	ldr	r5, [pc, #24]	; (8003f68 <_sbrk_r+0x1c>)
 8003f50:	2300      	movs	r3, #0
 8003f52:	4604      	mov	r4, r0
 8003f54:	4608      	mov	r0, r1
 8003f56:	602b      	str	r3, [r5, #0]
 8003f58:	f7fc fdfe 	bl	8000b58 <_sbrk>
 8003f5c:	1c43      	adds	r3, r0, #1
 8003f5e:	d102      	bne.n	8003f66 <_sbrk_r+0x1a>
 8003f60:	682b      	ldr	r3, [r5, #0]
 8003f62:	b103      	cbz	r3, 8003f66 <_sbrk_r+0x1a>
 8003f64:	6023      	str	r3, [r4, #0]
 8003f66:	bd38      	pop	{r3, r4, r5, pc}
 8003f68:	200006c8 	.word	0x200006c8

08003f6c <memcpy>:
 8003f6c:	440a      	add	r2, r1
 8003f6e:	4291      	cmp	r1, r2
 8003f70:	f100 33ff 	add.w	r3, r0, #4294967295
 8003f74:	d100      	bne.n	8003f78 <memcpy+0xc>
 8003f76:	4770      	bx	lr
 8003f78:	b510      	push	{r4, lr}
 8003f7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f82:	4291      	cmp	r1, r2
 8003f84:	d1f9      	bne.n	8003f7a <memcpy+0xe>
 8003f86:	bd10      	pop	{r4, pc}

08003f88 <_realloc_r>:
 8003f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f8c:	4680      	mov	r8, r0
 8003f8e:	4614      	mov	r4, r2
 8003f90:	460e      	mov	r6, r1
 8003f92:	b921      	cbnz	r1, 8003f9e <_realloc_r+0x16>
 8003f94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f98:	4611      	mov	r1, r2
 8003f9a:	f7ff bc49 	b.w	8003830 <_malloc_r>
 8003f9e:	b92a      	cbnz	r2, 8003fac <_realloc_r+0x24>
 8003fa0:	f7ff fbda 	bl	8003758 <_free_r>
 8003fa4:	4625      	mov	r5, r4
 8003fa6:	4628      	mov	r0, r5
 8003fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fac:	f000 f81b 	bl	8003fe6 <_malloc_usable_size_r>
 8003fb0:	4284      	cmp	r4, r0
 8003fb2:	4607      	mov	r7, r0
 8003fb4:	d802      	bhi.n	8003fbc <_realloc_r+0x34>
 8003fb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003fba:	d812      	bhi.n	8003fe2 <_realloc_r+0x5a>
 8003fbc:	4621      	mov	r1, r4
 8003fbe:	4640      	mov	r0, r8
 8003fc0:	f7ff fc36 	bl	8003830 <_malloc_r>
 8003fc4:	4605      	mov	r5, r0
 8003fc6:	2800      	cmp	r0, #0
 8003fc8:	d0ed      	beq.n	8003fa6 <_realloc_r+0x1e>
 8003fca:	42bc      	cmp	r4, r7
 8003fcc:	4622      	mov	r2, r4
 8003fce:	4631      	mov	r1, r6
 8003fd0:	bf28      	it	cs
 8003fd2:	463a      	movcs	r2, r7
 8003fd4:	f7ff ffca 	bl	8003f6c <memcpy>
 8003fd8:	4631      	mov	r1, r6
 8003fda:	4640      	mov	r0, r8
 8003fdc:	f7ff fbbc 	bl	8003758 <_free_r>
 8003fe0:	e7e1      	b.n	8003fa6 <_realloc_r+0x1e>
 8003fe2:	4635      	mov	r5, r6
 8003fe4:	e7df      	b.n	8003fa6 <_realloc_r+0x1e>

08003fe6 <_malloc_usable_size_r>:
 8003fe6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003fea:	1f18      	subs	r0, r3, #4
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	bfbc      	itt	lt
 8003ff0:	580b      	ldrlt	r3, [r1, r0]
 8003ff2:	18c0      	addlt	r0, r0, r3
 8003ff4:	4770      	bx	lr
	...

08003ff8 <_init>:
 8003ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ffa:	bf00      	nop
 8003ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ffe:	bc08      	pop	{r3}
 8004000:	469e      	mov	lr, r3
 8004002:	4770      	bx	lr

08004004 <_fini>:
 8004004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004006:	bf00      	nop
 8004008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800400a:	bc08      	pop	{r3}
 800400c:	469e      	mov	lr, r3
 800400e:	4770      	bx	lr
