/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:1461:7: warning: Added loop label VITIS_LOOP_1213_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1213_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:1461:7: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:2435:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:2435:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:2449:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:2449:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:2463:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:2463:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:4074:7: warning: Added loop label VITIS_LOOP_1247_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1247_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:4074:7: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16337:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                       ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16338:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                       ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16339:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K2 type=ROM_1P impl=LUTRAM
                                                                       ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16340:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K3 type=ROM_1P impl=LUTRAM
                                                                       ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16341:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K4 type=ROM_1P impl=LUTRAM
                                                                       ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16371:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K0 type=ROM_1P impl=LUTRAM
                                                                   ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16372:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K1 type=ROM_1P impl=LUTRAM
                                                                   ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16373:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K2 type=ROM_1P impl=LUTRAM
                                                                   ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16374:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K3 type=ROM_1P impl=LUTRAM
                                                                   ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16375:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K4 type=ROM_1P impl=LUTRAM
                                                                   ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16376:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K0 type=ROM_1P impl=LUTRAM
                                                                   ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16377:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K1 type=ROM_1P impl=LUTRAM
                                                                   ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16378:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K2 type=ROM_1P impl=LUTRAM
                                                                   ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16379:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K3 type=ROM_1P impl=LUTRAM
                                                                   ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16380:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K4 type=ROM_1P impl=LUTRAM
                                                                   ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16430:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                      ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16431:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                      ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16432:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K2 type=ROM_1P impl=LUTRAM
                                                                      ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16459:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K0 type=ROM_1P impl=LUTRAM
                                                                  ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16460:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K1 type=ROM_1P impl=LUTRAM
                                                                  ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16461:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K2 type=ROM_1P impl=LUTRAM
                                                                  ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16462:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K0 type=ROM_1P impl=LUTRAM
                                                                  ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16463:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K1 type=ROM_1P impl=LUTRAM
                                                                  ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16464:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K2 type=ROM_1P impl=LUTRAM
                                                                  ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16500:73: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=first_order_fixed_16::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                        ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16501:73: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=first_order_fixed_16::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                        ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16775:5: warning: Added loop label VITIS_LOOP_87_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_87_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16775:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16821:5: warning: Added loop label VITIS_LOOP_143_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_143_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16821:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16984:9: warning: Added loop label VITIS_LOOP_315_1:   [xilinx-label-all-loops]
        for(int i=0;i<W-1;i++){
        ^~~
        VITIS_LOOP_315_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:16984:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17136:9: warning: Added loop label VITIS_LOOP_475_1:   [xilinx-label-all-loops]
        for(int i=0;i<W-1;i++){
        ^~~
        VITIS_LOOP_475_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17136:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17316:5: warning: Added loop label VITIS_LOOP_655_1:   [xilinx-label-all-loops]
    for(int i=0;i<W+1;i++){
    ^~~
    VITIS_LOOP_655_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17316:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17320:5: warning: Added loop label VITIS_LOOP_659_2:   [xilinx-label-all-loops]
    for(int i=0;i<W+1;i++){
    ^~~
    VITIS_LOOP_659_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17320:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17430:5: warning: Added loop label VITIS_LOOP_769_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_769_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17430:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17520:7: warning: Added loop label VITIS_LOOP_866_1:   [xilinx-label-all-loops]
      for(int i=0;i<W-1;i++){
      ^~~
      VITIS_LOOP_866_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17520:7: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17539:7: warning: Added loop label VITIS_LOOP_885_2:   [xilinx-label-all-loops]
      for(int i=0;i<W-1;i++){
      ^~~
      VITIS_LOOP_885_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17539:7: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17829:5: warning: Added loop label VITIS_LOOP_1199_1:   [xilinx-label-all-loops]
    for(int i=0; i<Nmax; i++) {
    ^~~
    VITIS_LOOP_1199_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17829:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17912:5: warning: Added loop label VITIS_LOOP_1282_1:   [xilinx-label-all-loops]
    for(int i=0; i<Nmax; i++) {
    ^~~
    VITIS_LOOP_1282_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:17912:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18318:13: warning: Added loop label VITIS_LOOP_94_1:   [xilinx-label-all-loops]
            for (int j = 3; j >= I_+1; j--) {
            ^~~
            VITIS_LOOP_94_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18318:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18324:17: warning: Added loop label VITIS_LOOP_100_2:   [xilinx-label-all-loops]
                for (int j = 3; j >= I_+1; j--){
                ^~~
                VITIS_LOOP_100_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18324:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18328:17: warning: Added loop label VITIS_LOOP_104_3:   [xilinx-label-all-loops]
                for (int j = I_; j >= 0; j--){
                ^~~
                VITIS_LOOP_104_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18328:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18376:13: warning: Added loop label VITIS_LOOP_171_4:   [xilinx-label-all-loops]
            for (int j = 9; j >= I_+4; j--) {
            ^~~
            VITIS_LOOP_171_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18376:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18382:17: warning: Added loop label VITIS_LOOP_177_5:   [xilinx-label-all-loops]
                for (int j = 9; j >= I_+4; j--){
                ^~~
                VITIS_LOOP_177_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18382:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18386:17: warning: Added loop label VITIS_LOOP_181_6:   [xilinx-label-all-loops]
                for (int j = I_+3; j >= 0; j--){
                ^~~
                VITIS_LOOP_181_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18386:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18401:9: warning: Added loop label VITIS_LOOP_196_7:   [xilinx-label-all-loops]
        for (int j = 14; j < 22; j++){
        ^~~
        VITIS_LOOP_196_7: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18401:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18409:17: warning: Added loop label VITIS_LOOP_204_8:   [xilinx-label-all-loops]
                for (int j = 0; j < 22; j++){
                ^~~
                VITIS_LOOP_204_8: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18409:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18474:13: warning: Added loop label VITIS_LOOP_269_9:   [xilinx-label-all-loops]
            for (int j = 21; j >= I_+10; j--) {
            ^~~
            VITIS_LOOP_269_9: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18474:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18480:17: warning: Added loop label VITIS_LOOP_275_10:   [xilinx-label-all-loops]
                for (int j = 21; j >= I_+10; j--) {
                ^~~
                VITIS_LOOP_275_10: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18480:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18484:17: warning: Added loop label VITIS_LOOP_279_11:   [xilinx-label-all-loops]
                for (int j = I_+9; j >= 0; j--) {
                ^~~
                VITIS_LOOP_279_11: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18484:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18499:9: warning: Added loop label VITIS_LOOP_294_12:   [xilinx-label-all-loops]
        for (int j = 27; j < 46; j++){
        ^~~
        VITIS_LOOP_294_12: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18499:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18507:17: warning: Added loop label VITIS_LOOP_302_13:   [xilinx-label-all-loops]
                for (int j = 0; j < 46; j++) {
                ^~~
                VITIS_LOOP_302_13: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18507:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18736:13: warning: Added loop label VITIS_LOOP_531_14:   [xilinx-label-all-loops]
            for (int j = 45; j >= I_+22; j--) {
            ^~~
            VITIS_LOOP_531_14: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18736:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18742:17: warning: Added loop label VITIS_LOOP_537_15:   [xilinx-label-all-loops]
                for (int j = 45; j >= I_+22; j--){
                ^~~
                VITIS_LOOP_537_15: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18742:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18746:17: warning: Added loop label VITIS_LOOP_541_16:   [xilinx-label-all-loops]
                for (int j = I_+21; j >= 0; j--) {
                ^~~
                VITIS_LOOP_541_16: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18746:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18756:9: warning: Added loop label VITIS_LOOP_551_17:   [xilinx-label-all-loops]
        for (int j = 32-F_; j < 32+I_; j++){
        ^~~
        VITIS_LOOP_551_17: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18756:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18760:9: warning: Added loop label VITIS_LOOP_555_18:   [xilinx-label-all-loops]
        for (int j = 32+I_; j <= 64; j++){
        ^~~
        VITIS_LOOP_555_18: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18760:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18770:9: warning: Added loop label VITIS_LOOP_565_19:   [xilinx-label-all-loops]
        for (int j = 37; j < 64; j++) {
        ^~~
        VITIS_LOOP_565_19: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18770:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18778:17: warning: Added loop label VITIS_LOOP_573_20:   [xilinx-label-all-loops]
                for (int j = 0; j < 64; j++){
                ^~~
                VITIS_LOOP_573_20: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:18778:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19139:13: warning: Added loop label VITIS_LOOP_934_21:   [xilinx-label-all-loops]
            for (int j = 63; j >= I_+31; j--) {
            ^~~
            VITIS_LOOP_934_21: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19139:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19145:17: warning: Added loop label VITIS_LOOP_940_22:   [xilinx-label-all-loops]
                for (int j = 63; j >= I_+31; j--) {
                ^~~
                VITIS_LOOP_940_22: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19145:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19149:17: warning: Added loop label VITIS_LOOP_944_23:   [xilinx-label-all-loops]
                for (int j = I_+30; j >= 0; j--) {
                ^~~
                VITIS_LOOP_944_23: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19149:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19265:13: warning: Added loop label VITIS_LOOP_1060_1:   [xilinx-label-all-loops]
            for (int j = 4; j >= I_+1; j--) {
            ^~~
            VITIS_LOOP_1060_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19265:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19271:17: warning: Added loop label VITIS_LOOP_1066_2:   [xilinx-label-all-loops]
                for (int j = 4; j >= I_+1; j--) {
                ^~~
                VITIS_LOOP_1066_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19271:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19275:17: warning: Added loop label VITIS_LOOP_1070_3:   [xilinx-label-all-loops]
                for (int j = I_; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1070_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19275:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19362:13: warning: Added loop label VITIS_LOOP_1157_4:   [xilinx-label-all-loops]
            for (int j = 10; j >= I_+4; j--) {
            ^~~
            VITIS_LOOP_1157_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19362:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19368:17: warning: Added loop label VITIS_LOOP_1163_5:   [xilinx-label-all-loops]
                for (int j = 10; j >= I_+4; j--) {
                ^~~
                VITIS_LOOP_1163_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19368:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19372:17: warning: Added loop label VITIS_LOOP_1167_6:   [xilinx-label-all-loops]
                for (int j = I_+3; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1167_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19372:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19391:9: warning: Added loop label VITIS_LOOP_1186_7:   [xilinx-label-all-loops]
        for (int j = wf+3; j < w-1; j++) {
        ^~~
        VITIS_LOOP_1186_7: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19391:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19398:17: warning: Added loop label VITIS_LOOP_1193_8:   [xilinx-label-all-loops]
                for (int j = 0; j < 22; j++) {
                ^~~
                VITIS_LOOP_1193_8: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19398:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19514:13: warning: Added loop label VITIS_LOOP_1309_9:   [xilinx-label-all-loops]
            for (int j = 22; j >= I_+10; j--) {
            ^~~
            VITIS_LOOP_1309_9: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19514:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19520:17: warning: Added loop label VITIS_LOOP_1315_10:   [xilinx-label-all-loops]
                for (int j = 22; j >= I_+10; j--){
                ^~~
                VITIS_LOOP_1315_10: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19520:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19524:17: warning: Added loop label VITIS_LOOP_1319_11:   [xilinx-label-all-loops]
                for (int j = I_+9; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1319_11: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19524:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19544:9: warning: Added loop label VITIS_LOOP_1339_12:   [xilinx-label-all-loops]
        for (int j = wf+4; j < w-1; j++){
        ^~~
        VITIS_LOOP_1339_12: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19544:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19551:17: warning: Added loop label VITIS_LOOP_1346_13:   [xilinx-label-all-loops]
                for (int j = 0; j < 46; j++) {
                ^~~
                VITIS_LOOP_1346_13: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19551:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19813:13: warning: Added loop label VITIS_LOOP_1608_14:   [xilinx-label-all-loops]
            for (int j = 46; j >= I_+22; j--) {
            ^~~
            VITIS_LOOP_1608_14: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19813:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19819:17: warning: Added loop label VITIS_LOOP_1614_15:   [xilinx-label-all-loops]
                for (int j = 46; j >= I_+22; j--) {
                ^~~
                VITIS_LOOP_1614_15: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19819:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19823:17: warning: Added loop label VITIS_LOOP_1618_16:   [xilinx-label-all-loops]
                for (int j = I_+21; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1618_16: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19823:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19847:9: warning: Added loop label VITIS_LOOP_1642_17:   [xilinx-label-all-loops]
        for (int j = wf+5; j < w-1; j++){
        ^~~
        VITIS_LOOP_1642_17: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19847:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19854:17: warning: Added loop label VITIS_LOOP_1649_18:   [xilinx-label-all-loops]
                for (int j = 0; j < 64; j++) {
                ^~~
                VITIS_LOOP_1649_18: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:19854:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20284:13: warning: Added loop label VITIS_LOOP_2079_19:   [xilinx-label-all-loops]
            for (int j = 64; j >= I_+31; j--) {
            ^~~
            VITIS_LOOP_2079_19: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20284:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20290:17: warning: Added loop label VITIS_LOOP_2085_20:   [xilinx-label-all-loops]
                for (int j = 64; j >= I_+31; j--) {
                ^~~
                VITIS_LOOP_2085_20: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20290:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20294:17: warning: Added loop label VITIS_LOOP_2089_21:   [xilinx-label-all-loops]
                for (int j = I_+30; j >= 0; j--) {
                ^~~
                VITIS_LOOP_2089_21: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20294:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20424:13: warning: Added loop label VITIS_LOOP_2219_1:   [xilinx-label-all-loops]
            for(int j=3; j>=I+1; j--) {
            ^~~
            VITIS_LOOP_2219_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20424:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20431:17: warning: Added loop label VITIS_LOOP_2226_2:   [xilinx-label-all-loops]
                for(int j=3; j>=I+1; j--) {
                ^~~
                VITIS_LOOP_2226_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20431:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20435:17: warning: Added loop label VITIS_LOOP_2230_3:   [xilinx-label-all-loops]
                for(int j=I; j>=0; j--) {
                ^~~
                VITIS_LOOP_2230_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20435:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20482:13: warning: Added loop label VITIS_LOOP_2277_4:   [xilinx-label-all-loops]
            for(int j=7; j>=3+I; j--) {
            ^~~
            VITIS_LOOP_2277_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20482:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20489:17: warning: Added loop label VITIS_LOOP_2284_5:   [xilinx-label-all-loops]
                for(int j=7; j>=3+I; j--) {
                ^~~
                VITIS_LOOP_2284_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20489:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20493:17: warning: Added loop label VITIS_LOOP_2288_6:   [xilinx-label-all-loops]
                for(int j=I+2; j>=0; j--) {
                ^~~
                VITIS_LOOP_2288_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20493:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20511:9: warning: Added loop label VITIS_LOOP_2306_7:   [xilinx-label-all-loops]
        for(int j=11; j<16; j++) {
        ^~~
        VITIS_LOOP_2306_7: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20511:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20566:13: warning: Added loop label VITIS_LOOP_2361_8:   [xilinx-label-all-loops]
            for(int j=15; j>=7+I; j--) {
            ^~~
            VITIS_LOOP_2361_8: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20566:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20573:17: warning: Added loop label VITIS_LOOP_2368_9:   [xilinx-label-all-loops]
                for(int j=15; j>=7+I; j--) {
                ^~~
                VITIS_LOOP_2368_9: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20573:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20577:17: warning: Added loop label VITIS_LOOP_2372_10:   [xilinx-label-all-loops]
                for(int j=6+I; j>=0; j--) {
                ^~~
                VITIS_LOOP_2372_10: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20577:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20595:9: warning: Added loop label VITIS_LOOP_2390_11:   [xilinx-label-all-loops]
        for(int j=20; j<32; j++) {
        ^~~
        VITIS_LOOP_2390_11: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20595:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20684:13: warning: Added loop label VITIS_LOOP_2479_12:   [xilinx-label-all-loops]
            for(int j=31; j>=I+15; j--) {
            ^~~
            VITIS_LOOP_2479_12: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20684:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20691:17: warning: Added loop label VITIS_LOOP_2486_13:   [xilinx-label-all-loops]
                for(int j=31; j>=I+15; j--) {
                ^~~
                VITIS_LOOP_2486_13: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20691:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20695:17: warning: Added loop label VITIS_LOOP_2490_14:   [xilinx-label-all-loops]
                for(int j=I+14; j>=0; j--) {
                ^~~
                VITIS_LOOP_2490_14: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20695:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20705:9: warning: Added loop label VITIS_LOOP_2500_15:   [xilinx-label-all-loops]
        for(int j=32-F; j<32+I; j++) {
        ^~~
        VITIS_LOOP_2500_15: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20705:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20709:9: warning: Added loop label VITIS_LOOP_2504_16:   [xilinx-label-all-loops]
        for(int j=32+I; j<=64; j++) {
        ^~~
        VITIS_LOOP_2504_16: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20709:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20720:9: warning: Added loop label VITIS_LOOP_2515_17:   [xilinx-label-all-loops]
        for(int j=37; j<64; j++) {
        ^~~
        VITIS_LOOP_2515_17: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20720:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20728:17: warning: Added loop label VITIS_LOOP_2523_18:   [xilinx-label-all-loops]
                for(int j=0; j<64; j++) {
                ^~~
                VITIS_LOOP_2523_18: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:20728:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21053:13: warning: Added loop label VITIS_LOOP_2848_19:   [xilinx-label-all-loops]
            for(int j=63; j>=I+31; j--) {
            ^~~
            VITIS_LOOP_2848_19: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21053:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21060:17: warning: Added loop label VITIS_LOOP_2855_20:   [xilinx-label-all-loops]
                for(int j=63; j>=I+31; j--) {
                ^~~
                VITIS_LOOP_2855_20: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21060:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21064:17: warning: Added loop label VITIS_LOOP_2859_21:   [xilinx-label-all-loops]
                for(int j=I+30; j>=0; j--) {
                ^~~
                VITIS_LOOP_2859_21: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21064:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21152:4: warning: Added loop label VITIS_LOOP_2947_1:   [xilinx-label-all-loops]
   for(int j = 5; j>=I_+2; j--) {
   ^~~
   VITIS_LOOP_2947_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21152:4: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21159:5: warning: Added loop label VITIS_LOOP_2954_2:   [xilinx-label-all-loops]
    for(int j = 5; j>=I_+2; j--) {
    ^~~
    VITIS_LOOP_2954_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21159:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21163:5: warning: Added loop label VITIS_LOOP_2958_3:   [xilinx-label-all-loops]
    for(int j = I_+1; j>=0; j--) {
    ^~~
    VITIS_LOOP_2958_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21163:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21178:3: warning: Added loop label VITIS_LOOP_2973_4:   [xilinx-label-all-loops]
  for(int j = 11; j >=7; j--) {
  ^~~
  VITIS_LOOP_2973_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21178:3: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21210:4: warning: Added loop label VITIS_LOOP_3005_5:   [xilinx-label-all-loops]
   for(int j = 11; j >= I_+5; j--) {
   ^~~
   VITIS_LOOP_3005_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21210:4: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21217:5: warning: Added loop label VITIS_LOOP_3012_6:   [xilinx-label-all-loops]
    for(int j = 11; j>= I_+5; j--) {
    ^~~
    VITIS_LOOP_3012_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21217:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21221:5: warning: Added loop label VITIS_LOOP_3016_7:   [xilinx-label-all-loops]
    for(int j = I_+4; j>=0; j--) {
    ^~~
    VITIS_LOOP_3016_7: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21221:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21236:3: warning: Added loop label VITIS_LOOP_3031_8:   [xilinx-label-all-loops]
  for(int j = 25; j>=15; j--) {
  ^~~
  VITIS_LOOP_3031_8: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21236:3: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21286:4: warning: Added loop label VITIS_LOOP_3081_9:   [xilinx-label-all-loops]
   for(int j = 25; j>= I_+12; j--) {
   ^~~
   VITIS_LOOP_3081_9: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21286:4: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21293:5: warning: Added loop label VITIS_LOOP_3088_10:   [xilinx-label-all-loops]
    for(int j = 25; j>=I_+12; j--) {
    ^~~
    VITIS_LOOP_3088_10: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21293:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21297:5: warning: Added loop label VITIS_LOOP_3092_11:   [xilinx-label-all-loops]
    for(int j = I_+11; j>=0; j--) {
    ^~~
    VITIS_LOOP_3092_11: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21297:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21312:3: warning: Added loop label VITIS_LOOP_3107_12:   [xilinx-label-all-loops]
  for(int j = 51; j >= 29; j--) {
  ^~~
  VITIS_LOOP_3107_12: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21312:3: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21449:4: warning: Added loop label VITIS_LOOP_3244_13:   [xilinx-label-all-loops]
   for(int j = 51; j >= 25 + I_; j--) {
   ^~~
   VITIS_LOOP_3244_13: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21449:4: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21456:5: warning: Added loop label VITIS_LOOP_3251_14:   [xilinx-label-all-loops]
    for(int j = 51; j>=25 + I_; j--) {
    ^~~
    VITIS_LOOP_3251_14: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21456:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21460:5: warning: Added loop label VITIS_LOOP_3255_15:   [xilinx-label-all-loops]
    for(int j = 24 + I_; j >= 0; j--) {
    ^~~
    VITIS_LOOP_3255_15: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21460:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21475:3: warning: Added loop label VITIS_LOOP_3270_16:   [xilinx-label-all-loops]
  for(int j = 63; j >= 36; j--) {
  ^~~
  VITIS_LOOP_3270_16: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21475:3: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21635:4: warning: Added loop label VITIS_LOOP_3430_17:   [xilinx-label-all-loops]
   for(int j = 63; j >= 31 + I_; j--) {
   ^~~
   VITIS_LOOP_3430_17: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21635:4: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21642:5: warning: Added loop label VITIS_LOOP_3437_18:   [xilinx-label-all-loops]
    for(int j = 63; j >= 31 + I_; j--) {
    ^~~
    VITIS_LOOP_3437_18: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21642:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21646:5: warning: Added loop label VITIS_LOOP_3441_19:   [xilinx-label-all-loops]
    for(int j = 30 + I_; j >= 0; j--) {
    ^~~
    VITIS_LOOP_3441_19: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:21646:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:22361:13: warning: Added loop label VITIS_LOOP_729_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_729_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:22361:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:22579:13: warning: Added loop label VITIS_LOOP_947_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_947_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:22579:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:22996:13: warning: Added loop label VITIS_LOOP_1371_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_1371_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:22996:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:23310:9: warning: Added loop label VITIS_LOOP_266_1:   [xilinx-label-all-loops]
        for ( int pos = msbr-1; pos >= 0; pos-- ) {
        ^~~
        VITIS_LOOP_266_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:23310:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:23338:9: warning: Added loop label VITIS_LOOP_294_2:   [xilinx-label-all-loops]
        for ( int pos = -1; pos >= -F_-1; pos-- ) {
        ^~~
        VITIS_LOOP_294_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:23338:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24033:13: warning: Added loop label VITIS_LOOP_74_1:   [xilinx-label-all-loops]
            for (int j = 0; j < W_-1; j++){
            ^~~
            VITIS_LOOP_74_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24033:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24086:5: warning: Added loop label VITIS_LOOP_135_2:   [xilinx-label-all-loops]
    for (int j = F_l+F_+I_m-1; j < F_l+W_+5; j++){
    ^~~
    VITIS_LOOP_135_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24086:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24100:13: warning: Added loop label VITIS_LOOP_149_3:   [xilinx-label-all-loops]
            for (int j = WO_m-1; j >= W_-1; j--) {
            ^~~
            VITIS_LOOP_149_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24100:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24130:13: warning: Added loop label VITIS_LOOP_179_4:   [xilinx-label-all-loops]
            for (int j = W_-2; j >= 0; j--){
            ^~~
            VITIS_LOOP_179_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24130:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24215:12: warning: Added loop label VITIS_LOOP_307_1:   [xilinx-label-all-loops]
           for(int i = wf_log+we_log-2; i > WI_e - 2; --i) {
           ^~~
           VITIS_LOOP_307_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24215:12: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24235:16: warning: Added loop label VITIS_LOOP_327_2:   [xilinx-label-all-loops]
               for (int j = WO_e-1; j >= W_-1; j--) {
               ^~~
               VITIS_LOOP_327_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24235:16: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24249:20: warning: Added loop label VITIS_LOOP_341_3:   [xilinx-label-all-loops]
                   for(int i = 0; i < W_-1; ++i) {
                   ^~~
                   VITIS_LOOP_341_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24249:20: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24342:12: warning: Added loop label VITIS_LOOP_459_1:   [xilinx-label-all-loops]
           for (int j =WO_d-1; j >= W_-1; j--) {
           ^~~
           VITIS_LOOP_459_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24342:12: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24356:15: warning: Added loop label VITIS_LOOP_473_2:   [xilinx-label-all-loops]
              for(int i = 0; i < W_-1; ++i) {
              ^~~
              VITIS_LOOP_473_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24356:15: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24469:13: warning: Added loop label VITIS_LOOP_59_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_59_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24469:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24593:13: warning: Added loop label VITIS_LOOP_209_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_209_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24593:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24648:13: warning: Added loop label VITIS_LOOP_274_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_274_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:24648:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25153:2: warning: Added loop label VITIS_LOOP_42_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_42_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25153:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25164:2: warning: Added loop label VITIS_LOOP_53_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_53_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25164:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25175:2: warning: Added loop label VITIS_LOOP_64_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_64_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25175:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25186:2: warning: Added loop label VITIS_LOOP_75_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_75_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25186:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25197:2: warning: Added loop label VITIS_LOOP_86_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_86_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25197:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25208:2: warning: Added loop label VITIS_LOOP_97_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_97_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25208:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25219:2: warning: Added loop label VITIS_LOOP_108_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_108_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25219:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25230:2: warning: Added loop label VITIS_LOOP_119_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_119_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:25230:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:27531:12: warning: Added loop label VITIS_LOOP_23_1:   [xilinx-label-all-loops]
           for(int i = 0; i < W_-1; ++i) {
           ^~~
           VITIS_LOOP_23_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:27531:12: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:27595:7: warning: Added loop label VITIS_LOOP_66_1:   [xilinx-label-all-loops]
      for(int pos = msbr - 1 ; pos >= -F-1; pos--) {
      ^~~
      VITIS_LOOP_66_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:27595:7: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:27712:9: warning: Added loop label VITIS_LOOP_75_1:   [xilinx-label-all-loops]
        for(int pos = msbr - 1; pos >= 0; pos--) {
        ^~~
        VITIS_LOOP_75_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:27712:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:27737:5: warning: Added loop label VITIS_LOOP_107_2:   [xilinx-label-all-loops]
    for(int pos = -1; pos >= -F-1; pos--) {
    ^~~
    VITIS_LOOP_107_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:27737:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:27807:8: warning: Added loop label VITIS_LOOP_195_3:   [xilinx-label-all-loops]
       for(int i = 0; i < W - 1; ++i) {
       ^~~
       VITIS_LOOP_195_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:27807:8: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30472:5: warning: Added loop label VITIS_LOOP_123_1:   [xilinx-label-all-loops]
    for(i = 0; i < ROWS; i++) {
    ^~~
    VITIS_LOOP_123_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30472:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30474:2: warning: Added loop label VITIS_LOOP_125_2:   [xilinx-label-all-loops]
 for(j = 0; j < COLS-1; j++) {
 ^~~
 VITIS_LOOP_125_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30474:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30496:5: warning: Added loop label VITIS_LOOP_161_1:   [xilinx-label-all-loops]
    for(i = 0; i < ROWS; i++) {
    ^~~
    VITIS_LOOP_161_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30496:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30498:2: warning: Added loop label VITIS_LOOP_163_2:   [xilinx-label-all-loops]
 for(j = COLS-1; j > 0; j--) {
 ^~~
 VITIS_LOOP_163_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30498:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30520:5: warning: Added loop label VITIS_LOOP_199_1:   [xilinx-label-all-loops]
    for(i = 0; i < ROWS-1; i++) {
    ^~~
    VITIS_LOOP_199_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30520:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30522:2: warning: Added loop label VITIS_LOOP_201_2:   [xilinx-label-all-loops]
 for(j = 0; j < COLS; j++) {
 ^~~
 VITIS_LOOP_201_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30522:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30544:5: warning: Added loop label VITIS_LOOP_237_1:   [xilinx-label-all-loops]
    for(i = ROWS-1; i > 0; i--) {
    ^~~
    VITIS_LOOP_237_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30544:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30546:2: warning: Added loop label VITIS_LOOP_239_2:   [xilinx-label-all-loops]
 for(j = 0; j < COLS; j++) {
 ^~~
 VITIS_LOOP_239_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30546:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30584:5: warning: Added loop label VITIS_LOOP_306_1:   [xilinx-label-all-loops]
    for(j = 0; j < COLS; j++) {
    ^~~
    VITIS_LOOP_306_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30584:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30636:5: warning: Added loop label VITIS_LOOP_403_1:   [xilinx-label-all-loops]
    for(i = 0; i < ROWS; i++) {
    ^~~
    VITIS_LOOP_403_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30636:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30826:5: warning: Added loop label VITIS_LOOP_688_1:   [xilinx-label-all-loops]
    for(i = ROWS-1; i > 0; i--) {
    ^~~
    VITIS_LOOP_688_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30826:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30848:5: warning: Added loop label VITIS_LOOP_728_1:   [xilinx-label-all-loops]
    for(i = 0; i < ROWS-1; i++) {
    ^~~
    VITIS_LOOP_728_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30848:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30896:5: warning: Added loop label VITIS_LOOP_824_1:   [xilinx-label-all-loops]
    for(i = 0; i < ROWS; i++) {
    ^~~
    VITIS_LOOP_824_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:30896:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31003:5: warning: Added loop label VITIS_LOOP_976_1:   [xilinx-label-all-loops]
    for(i = ROWS-1; i > 0; i--) {
    ^~~
    VITIS_LOOP_976_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31003:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31025:5: warning: Added loop label VITIS_LOOP_1016_1:   [xilinx-label-all-loops]
    for(i = 0; i < ROWS-1; i++) {
    ^~~
    VITIS_LOOP_1016_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31025:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31073:5: warning: Added loop label VITIS_LOOP_1112_1:   [xilinx-label-all-loops]
    for(i = 0; i < ROWS; i++) {
    ^~~
    VITIS_LOOP_1112_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31073:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31274:2: warning: Added loop label VITIS_LOOP_218_1:   [xilinx-label-all-loops]
 for (int k = 0; k < N; k++) {
 ^~~
 VITIS_LOOP_218_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31274:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31295:2: warning: Added loop label VITIS_LOOP_239_1:   [xilinx-label-all-loops]
 for (int k = 0; k < N; k++) {
 ^~~
 VITIS_LOOP_239_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31295:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31305:5: warning: Added loop label VITIS_LOOP_249_1:   [xilinx-label-all-loops]
    for (int k = 0; k < N; k++) {
    ^~~
    VITIS_LOOP_249_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31305:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31316:5: warning: Added loop label VITIS_LOOP_260_1:   [xilinx-label-all-loops]
    for (int k = 0; k < N; k++) {
    ^~~
    VITIS_LOOP_260_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31316:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31327:5: warning: Added loop label VITIS_LOOP_271_1:   [xilinx-label-all-loops]
    for (int k = 0; k < N; k++) {
    ^~~
    VITIS_LOOP_271_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31327:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31338:5: warning: Added loop label VITIS_LOOP_282_1:   [xilinx-label-all-loops]
    for (int k = 0; k < N; k++) {
    ^~~
    VITIS_LOOP_282_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31338:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31350:5: warning: Added loop label VITIS_LOOP_294_1:   [xilinx-label-all-loops]
    for (int k = 0; k < N; k++) {
    ^~~
    VITIS_LOOP_294_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31350:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31361:5: warning: Added loop label VITIS_LOOP_305_1:   [xilinx-label-all-loops]
    for (int k = 0; k < N; k++) {
    ^~~
    VITIS_LOOP_305_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31361:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31373:5: warning: Added loop label VITIS_LOOP_317_1:   [xilinx-label-all-loops]
    for (int k = 0; k < N; k++) {
    ^~~
    VITIS_LOOP_317_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31373:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31384:5: warning: Added loop label VITIS_LOOP_328_1:   [xilinx-label-all-loops]
    for (int k = 0; k < N; k++) {
    ^~~
    VITIS_LOOP_328_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31384:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31661:2: warning: Added loop label VITIS_LOOP_605_1:   [xilinx-label-all-loops]
 for (i = 0; i < ((((T) & ((512 - 1) << 11)) >> 11) + 1); i++) {
 ^~~
 VITIS_LOOP_605_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31661:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31738:2: warning: Added loop label VITIS_LOOP_682_1:   [xilinx-label-all-loops]
 for (i = 0; i < ((((T) & ((512 - 1) << 11)) >> 11) + 1); i++) {
 ^~~
 VITIS_LOOP_682_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31738:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31762:2: warning: Added loop label VITIS_LOOP_706_1:   [xilinx-label-all-loops]
 for (i = 0; i < ((((T) & ((512 - 1) << 11)) >> 11) + 1); i++) {
 ^~~
 VITIS_LOOP_706_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31762:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31785:5: warning: Added loop label VITIS_LOOP_729_1:   [xilinx-label-all-loops]
    for (HLS_CHANNEL_T i = 0; i < ((((T) & ((512 - 1) << 11)) >> 11) + 1); i++) {
    ^~~
    VITIS_LOOP_729_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31785:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31915:25: warning: Added loop label VITIS_LOOP_194_1:   [xilinx-label-all-loops]
                        for(int k=0;k<num;k++)
                        ^~~
                        VITIS_LOOP_194_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:31915:25: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:32051:9: warning: Added loop label VITIS_LOOP_175_1:   [xilinx-label-all-loops]
        for (HLS_SIZE_T col = 0; col < cols; col++) {
        ^~~
        VITIS_LOOP_175_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:32051:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:32117:9: warning: Added loop label VITIS_LOOP_241_1:   [xilinx-label-all-loops]
        for (HLS_SIZE_T col = 0; col < cols; col++) {
        ^~~
        VITIS_LOOP_241_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:32117:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33021:5: warning: Added loop label VITIS_LOOP_1011_1:   [xilinx-label-all-loops]
    for (HLS_CHANNEL_T k = 0; k < ((((SRC_T) & ((512 - 1) << 11)) >> 11) + 1); k++) {
    ^~~
    VITIS_LOOP_1011_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33021:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33080:13: warning: Added loop label VITIS_LOOP_1091_1:   [xilinx-label-all-loops]
            for (HLS_CHANNEL_T k = 0; k < ((((DST_T) & ((512 - 1) << 11)) >> 11) + 1); k++) {
            ^~~
            VITIS_LOOP_1091_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33080:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33096:5: warning: Added loop label VITIS_LOOP_1107_1:   [xilinx-label-all-loops]
    for (HLS_CHANNEL_T k = 0; k < ((((SRC_T) & ((512 - 1) << 11)) >> 11) + 1); k++) {
    ^~~
    VITIS_LOOP_1107_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33096:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33112:5: warning: Added loop label VITIS_LOOP_1123_1:   [xilinx-label-all-loops]
    for (HLS_CHANNEL_T k = 0; k < ((((SRC_T) & ((512 - 1) << 11)) >> 11) + 1); k++) {
    ^~~
    VITIS_LOOP_1123_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33112:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33130:5: warning: Added loop label VITIS_LOOP_1141_1:   [xilinx-label-all-loops]
    for (HLS_CHANNEL_T k = 0; k < ((((SRC_T) & ((512 - 1) << 11)) >> 11) + 1); k++) {
    ^~~
    VITIS_LOOP_1141_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33130:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33168:5: warning: Added loop label VITIS_LOOP_1179_1:   [xilinx-label-all-loops]
    for (HLS_CHANNEL_T k = 0; k < ((((SRC_T) & ((512 - 1) << 11)) >> 11) + 1); k++) {
    ^~~
    VITIS_LOOP_1179_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33168:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33188:5: warning: Added loop label VITIS_LOOP_1199_1:   [xilinx-label-all-loops]
    for (HLS_CHANNEL_T k = 0; k < ((((SRC_T) & ((512 - 1) << 11)) >> 11) + 1); k++) {
    ^~~
    VITIS_LOOP_1199_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33188:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33476:13: warning: Added loop label VITIS_LOOP_1494_1:   [xilinx-label-all-loops]
            for (HLS_CHANNEL_T k = 0; k < ((((SRC_T) & ((512 - 1) << 11)) >> 11) + 1); k++) {
            ^~~
            VITIS_LOOP_1494_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:33476:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34025:21: warning: Added loop label VITIS_LOOP_457_1:   [xilinx-label-all-loops]
                    for(int buf_row=0; buf_row<K_HEIGHT; buf_row++) {
                    ^~~
                    VITIS_LOOP_457_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34025:21: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34038:29: warning: Added loop label VITIS_LOOP_470_2:   [xilinx-label-all-loops]
                            for(int buf_row=2*K_HEIGHT-1; buf_row>=0; buf_row--) {
                            ^~~
                            VITIS_LOOP_470_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34038:29: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34047:29: warning: Added loop label VITIS_LOOP_479_3:   [xilinx-label-all-loops]
                            for(int buf_row=0; buf_row<K_HEIGHT; buf_row++) {
                            ^~~
                            VITIS_LOOP_479_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34047:29: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34048:33: warning: Added loop label VITIS_LOOP_480_4:   [xilinx-label-all-loops]
                                for(int buf_col=K_WIDTH-1; buf_col>0; buf_col--) {
                                ^~~
                                VITIS_LOOP_480_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34048:33: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34056:29: warning: Added loop label VITIS_LOOP_488_5:   [xilinx-label-all-loops]
                            for(int buf_row=2*K_HEIGHT-1; buf_row>0; buf_row--) {
                            ^~~
                            VITIS_LOOP_488_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34056:29: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34070:21: warning: Added loop label VITIS_LOOP_502_6:   [xilinx-label-all-loops]
                    for(int buf_row=0; buf_row<K_HEIGHT; buf_row++){
                    ^~~
                    VITIS_LOOP_502_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34070:21: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34206:25: warning: Added loop label VITIS_LOOP_638_1:   [xilinx-label-all-loops]
                        for(int buf_row=K_HEIGHT-1; buf_row>0; buf_row--) {
                        ^~~
                        VITIS_LOOP_638_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34206:25: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34210:25: warning: Added loop label VITIS_LOOP_642_2:   [xilinx-label-all-loops]
                        for(int buf_row=K_HEIGHT-1; buf_row>=0; buf_row--) {
                        ^~~
                        VITIS_LOOP_642_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34210:25: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34217:29: warning: Added loop label VITIS_LOOP_649_3:   [xilinx-label-all-loops]
                            for(int buf_row=K_HEIGHT-1; buf_row>0; buf_row--) {
                            ^~~
                            VITIS_LOOP_649_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34217:29: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34234:25: warning: Added loop label VITIS_LOOP_666_4:   [xilinx-label-all-loops]
                        for(int buf_row=K_HEIGHT-1; buf_row>=0; buf_row--) {
                        ^~~
                        VITIS_LOOP_666_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34234:25: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34235:29: warning: Added loop label VITIS_LOOP_667_5:   [xilinx-label-all-loops]
                            for(int buf_col=K_WIDTH-1; buf_col>0; buf_col--) {
                            ^~~
                            VITIS_LOOP_667_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34235:29: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34337:17: warning: Added loop label VITIS_LOOP_769_1:   [xilinx-label-all-loops]
                for(int buf_row=0; buf_row<K_HEIGHT; buf_row++) {
                ^~~
                VITIS_LOOP_769_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34337:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34347:21: warning: Added loop label VITIS_LOOP_779_2:   [xilinx-label-all-loops]
                    for(int buf_row=2*K_HEIGHT-1; buf_row>=0; buf_row--) {
                    ^~~
                    VITIS_LOOP_779_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34347:21: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34354:21: warning: Added loop label VITIS_LOOP_786_3:   [xilinx-label-all-loops]
                    for(int buf_row=2*K_HEIGHT-1; buf_row>0; buf_row--) {
                    ^~~
                    VITIS_LOOP_786_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34354:21: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34364:17: warning: Added loop label VITIS_LOOP_796_4:   [xilinx-label-all-loops]
                for(int buf_row=0; buf_row<K_HEIGHT; buf_row++){
                ^~~
                VITIS_LOOP_796_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34364:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34490:17: warning: Added loop label VITIS_LOOP_922_1:   [xilinx-label-all-loops]
                for (int buf_col=K_WIDTH-1; buf_col>0; buf_col--) {
                ^~~
                VITIS_LOOP_922_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34490:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34512:17: warning: Added loop label VITIS_LOOP_944_2:   [xilinx-label-all-loops]
                for (int buf_col=0; buf_col<2*K_WIDTH; buf_col++) {
                ^~~
                VITIS_LOOP_944_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34512:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34518:17: warning: Added loop label VITIS_LOOP_950_3:   [xilinx-label-all-loops]
                for (int buf_col=0; buf_col<K_WIDTH; buf_col++) {
                ^~~
                VITIS_LOOP_950_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34518:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34638:17: warning: Added loop label VITIS_LOOP_1070_1:   [xilinx-label-all-loops]
                for(int buf_col=K_WIDTH-1; buf_col>=1; buf_col--) {
                ^~~
                VITIS_LOOP_1070_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34638:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34643:21: warning: Added loop label VITIS_LOOP_1075_2:   [xilinx-label-all-loops]
                    for(int buf_row= K_HEIGHT-1;buf_row >= 1;buf_row--) {
                    ^~~
                    VITIS_LOOP_1075_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34643:21: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34671:17: warning: Added loop label VITIS_LOOP_1103_3:   [xilinx-label-all-loops]
                for (int buf_col=0; buf_col<K_WIDTH; buf_col++) {
                ^~~
                VITIS_LOOP_1103_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:34671:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35079:2: warning: Added loop label VITIS_LOOP_1511_1:   [xilinx-label-all-loops]
 for(int i=0; i<CN1; i++) {
 ^~~
 VITIS_LOOP_1511_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35079:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35088:2: warning: Added loop label VITIS_LOOP_1520_1:   [xilinx-label-all-loops]
 for(int i=0; i<CN1; i++) {
 ^~~
 VITIS_LOOP_1520_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35088:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35649:5: warning: Added loop label VITIS_LOOP_2081_1:   [xilinx-label-all-loops]
    for (i=0; i<NPHASES; i++) {
    ^~~
    VITIS_LOOP_2081_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35649:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35656:5: warning: Added loop label VITIS_LOOP_2088_2:   [xilinx-label-all-loops]
    for (i = 0; i < NPHASES; i++) {
    ^~~
    VITIS_LOOP_2088_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35656:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35657:9: warning: Added loop label VITIS_LOOP_2089_3:   [xilinx-label-all-loops]
        for (j = 0; j < NTAPS; j++) {
        ^~~
        VITIS_LOOP_2089_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35657:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35800:27: warning: Added loop label VITIS_LOOP_2232_1:   [xilinx-label-all-loops]
                          for (int m = 0; m < ((((T) & ((512 - 1) << 11)) >> 11) + 1); m++)
                          ^~~
                          VITIS_LOOP_2232_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35800:27: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35807:15: warning: Added loop label VITIS_LOOP_2239_2:   [xilinx-label-all-loops]
              for (int i = 0; i < NTAPS; i++) {
              ^~~
              VITIS_LOOP_2239_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35807:15: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35813:23: warning: Added loop label VITIS_LOOP_2245_3:   [xilinx-label-all-loops]
                      for (int i = NTAPS - 1; i > 0; i--) {
                      ^~~
                      VITIS_LOOP_2245_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35813:23: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35827:23: warning: Added loop label VITIS_LOOP_2259_4:   [xilinx-label-all-loops]
                      for (int i = NTAPS - 1; i >= 0; i--) {
                      ^~~
                      VITIS_LOOP_2259_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35827:23: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35838:15: warning: Added loop label VITIS_LOOP_2270_5:   [xilinx-label-all-loops]
              for (int i = 0; i < NTAPS; i++) {
              ^~~
              VITIS_LOOP_2270_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35838:15: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35883:5: warning: Added loop label VITIS_LOOP_2315_1:   [xilinx-label-all-loops]
    for(short i= 0;i<rows;i++) {
    ^~~
    VITIS_LOOP_2315_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35883:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35884:9: warning: Added loop label VITIS_LOOP_2316_2:   [xilinx-label-all-loops]
        for(short j= 0;j<cols;j++) {
        ^~~
        VITIS_LOOP_2316_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35884:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35964:17: warning: Added loop label VITIS_LOOP_2396_3:   [xilinx-label-all-loops]
                for(int r= 0;r<2;r++)
                ^~~
                VITIS_LOOP_2396_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35964:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35988:21: warning: Added loop label VITIS_LOOP_2420_4:   [xilinx-label-all-loops]
                    for(int r= 0;r<2;r++)
                    ^~~
                    VITIS_LOOP_2420_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35988:21: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35998:17: warning: Added loop label VITIS_LOOP_2430_5:   [xilinx-label-all-loops]
                for(int k=0;k<((((SRC_T) & ((512 - 1) << 11)) >> 11) + 1);k++)
                ^~~
                VITIS_LOOP_2430_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:35998:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36116:5: warning: Added loop label VITIS_LOOP_2548_1:   [xilinx-label-all-loops]
    for(int k=0; k<2; k++)
    ^~~
    VITIS_LOOP_2548_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36116:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36133:13: warning: Added loop label VITIS_LOOP_2565_2:   [xilinx-label-all-loops]
            for(int i=0; i<SIZE; i++)
            ^~~
            VITIS_LOOP_2565_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36133:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36136:13: warning: Added loop label VITIS_LOOP_2568_3:   [xilinx-label-all-loops]
            for(int i=0; i<SIZE-order-1; i++)
            ^~~
            VITIS_LOOP_2568_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36136:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36139:17: warning: Added loop label VITIS_LOOP_2571_4:   [xilinx-label-all-loops]
                for(int j = 1; j <= SIZE; j++ )
                ^~~
                VITIS_LOOP_2571_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36139:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36147:13: warning: Added loop label VITIS_LOOP_2579_5:   [xilinx-label-all-loops]
            for(int i = 0; i < order; i++ )
            ^~~
            VITIS_LOOP_2579_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36147:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36150:17: warning: Added loop label VITIS_LOOP_2582_6:   [xilinx-label-all-loops]
                for(int j = 1; j <= SIZE; j++ )
                ^~~
                VITIS_LOOP_2582_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36150:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36159:9: warning: Added loop label VITIS_LOOP_2591_7:   [xilinx-label-all-loops]
        for(int i=0; i<SIZE; i++) {
        ^~~
        VITIS_LOOP_2591_7: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36159:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36167:5: warning: Added loop label VITIS_LOOP_2599_8:   [xilinx-label-all-loops]
    for(int i=0; i<SIZE; i++) {
    ^~~
    VITIS_LOOP_2599_8: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36167:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36168:9: warning: Added loop label VITIS_LOOP_2600_9:   [xilinx-label-all-loops]
        for(int j=0; j<SIZE; j++) {
        ^~~
        VITIS_LOOP_2600_9: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36168:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36218:6: warning: Added loop label VITIS_LOOP_2650_1:   [xilinx-label-all-loops]
     for (int i = 0; i < KH; i++) {
     ^~~
     VITIS_LOOP_2650_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36218:6: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36219:13: warning: Added loop label VITIS_LOOP_2651_2:   [xilinx-label-all-loops]
            for (int j = 0; j < KW; j++) {
            ^~~
            VITIS_LOOP_2651_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36219:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36227:6: warning: Added loop label VITIS_LOOP_2659_3:   [xilinx-label-all-loops]
     for (int i = 0; i < KH; i++) {
     ^~~
     VITIS_LOOP_2659_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36227:6: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36228:10: warning: Added loop label VITIS_LOOP_2660_4:   [xilinx-label-all-loops]
         for (int j = 0; j < KW; j++) {
         ^~~
         VITIS_LOOP_2660_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36228:10: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36270:5: warning: Added loop label VITIS_LOOP_2702_1:   [xilinx-label-all-loops]
    for (int i = 0; i < KW; i++) {
    ^~~
    VITIS_LOOP_2702_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36270:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36274:5: warning: Added loop label VITIS_LOOP_2706_2:   [xilinx-label-all-loops]
    for (int i = 0; i < KH; i++) {
    ^~~
    VITIS_LOOP_2706_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36274:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36328:5: warning: Added loop label VITIS_LOOP_2760_1:   [xilinx-label-all-loops]
    for(int i=0; i<5; i++)
    ^~~
    VITIS_LOOP_2760_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36328:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36329:9: warning: Added loop label VITIS_LOOP_2761_2:   [xilinx-label-all-loops]
        for(int j=0; j<5; j++)
        ^~~
        VITIS_LOOP_2761_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36329:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36388:25: warning: Added loop label VITIS_LOOP_2820_1:   [xilinx-label-all-loops]
                        for(int row= 0;row<K_HEIGHT;row++)
                        ^~~
                        VITIS_LOOP_2820_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36388:25: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36389:29: warning: Added loop label VITIS_LOOP_2821_2:   [xilinx-label-all-loops]
                            for(int col= K_WIDTH-1;col>=1;col--)
                            ^~~
                            VITIS_LOOP_2821_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36389:29: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36392:25: warning: Added loop label VITIS_LOOP_2824_3:   [xilinx-label-all-loops]
                        for(int buf_row = 0; buf_row < K_HEIGHT; buf_row++)
                        ^~~
                        VITIS_LOOP_2824_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36392:25: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36404:33: warning: Added loop label VITIS_LOOP_2836_4:   [xilinx-label-all-loops]
                                for(int buf_row= K_HEIGHT-1;buf_row >= 1;buf_row--)
                                ^~~
                                VITIS_LOOP_2836_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36404:33: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36415:37: warning: Added loop label VITIS_LOOP_2847_5:   [xilinx-label-all-loops]
                                    for(int buf_row= K_HEIGHT-1;buf_row >= 1;buf_row--)
                                    ^~~
                                    VITIS_LOOP_2847_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36415:37: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36431:33: warning: Added loop label VITIS_LOOP_2863_6:   [xilinx-label-all-loops]
                                for(int buf_row = 0;buf_row < K_HEIGHT; buf_row++)
                                ^~~
                                VITIS_LOOP_2863_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36431:33: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36437:33: warning: Added loop label VITIS_LOOP_2869_7:   [xilinx-label-all-loops]
                                for(int buf_row= 0;buf_row < K_HEIGHT; buf_row++)
                                ^~~
                                VITIS_LOOP_2869_7: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36437:33: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36443:36: warning: Added loop label VITIS_LOOP_2875_8:   [xilinx-label-all-loops]
                                   for(int buf_row= K_HEIGHT-1;buf_row>0;buf_row--)
                                   ^~~
                                   VITIS_LOOP_2875_8: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36443:36: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36455:29: warning: Added loop label VITIS_LOOP_2887_9:   [xilinx-label-all-loops]
                            for(int buf_row= 0;buf_row<K_HEIGHT;buf_row++)
                            ^~~
                            VITIS_LOOP_2887_9: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36455:29: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36469:33: warning: Added loop label VITIS_LOOP_2901_10:   [xilinx-label-all-loops]
                                for(int buf_row= K_HEIGHT-1;buf_row>0;buf_row--)
                                ^~~
                                VITIS_LOOP_2901_10: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36469:33: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36483:33: warning: Added loop label VITIS_LOOP_2915_11:   [xilinx-label-all-loops]
                                for(int m=0; m<K_HEIGHT; m++)
                                ^~~
                                VITIS_LOOP_2915_11: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36483:33: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36484:37: warning: Added loop label VITIS_LOOP_2916_12:   [xilinx-label-all-loops]
                                    for(int n=0; n<K_WIDTH; n++)
                                    ^~~
                                    VITIS_LOOP_2916_12: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36484:37: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36489:33: warning: Added loop label VITIS_LOOP_2921_13:   [xilinx-label-all-loops]
                                for(int m=0; m<K_HEIGHT; m++)
                                ^~~
                                VITIS_LOOP_2921_13: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36489:33: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36490:37: warning: Added loop label VITIS_LOOP_2922_14:   [xilinx-label-all-loops]
                                    for(int n=1; n<K_WIDTH; n++)
                                    ^~~
                                    VITIS_LOOP_2922_14: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36490:37: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36497:33: warning: Added loop label VITIS_LOOP_2929_15:   [xilinx-label-all-loops]
                                for(int m=0; m<K_HEIGHT-1; m++)
                                ^~~
                                VITIS_LOOP_2929_15: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36497:33: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36498:37: warning: Added loop label VITIS_LOOP_2930_16:   [xilinx-label-all-loops]
                                    for(int n=0; n<K_WIDTH; n++)
                                    ^~~
                                    VITIS_LOOP_2930_16: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36498:37: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36504:33: warning: Added loop label VITIS_LOOP_2936_17:   [xilinx-label-all-loops]
                                for(int m=0; m<K_HEIGHT-1; m++)
                                ^~~
                                VITIS_LOOP_2936_17: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36504:33: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36505:37: warning: Added loop label VITIS_LOOP_2937_18:   [xilinx-label-all-loops]
                                    for(int n=1; n<K_WIDTH; n++)
                                    ^~~
                                    VITIS_LOOP_2937_18: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36505:37: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36588:21: warning: Added loop label VITIS_LOOP_3020_1:   [xilinx-label-all-loops]
                    for(int row= 0;row<K_HEIGHT;row++)
                    ^~~
                    VITIS_LOOP_3020_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36588:21: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36589:25: warning: Added loop label VITIS_LOOP_3021_2:   [xilinx-label-all-loops]
                        for(int col= K_WIDTH-1;col>=1;col--)
                        ^~~
                        VITIS_LOOP_3021_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36589:25: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36592:21: warning: Added loop label VITIS_LOOP_3024_3:   [xilinx-label-all-loops]
                    for(int buf_row = 0; buf_row < K_HEIGHT; buf_row++)
                    ^~~
                    VITIS_LOOP_3024_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36592:21: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36609:29: warning: Added loop label VITIS_LOOP_3041_4:   [xilinx-label-all-loops]
                            for(int buf_row= K_HEIGHT-1;buf_row >= 1;buf_row--)
                            ^~~
                            VITIS_LOOP_3041_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36609:29: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36625:29: warning: Added loop label VITIS_LOOP_3057_5:   [xilinx-label-all-loops]
                            for(int buf_row = 0;buf_row < K_HEIGHT; buf_row++)
                            ^~~
                            VITIS_LOOP_3057_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36625:29: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36632:29: warning: Added loop label VITIS_LOOP_3064_6:   [xilinx-label-all-loops]
                            for(int buf_row= 0;buf_row < K_HEIGHT; buf_row++)
                            ^~~
                            VITIS_LOOP_3064_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36632:29: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36644:25: warning: Added loop label VITIS_LOOP_3076_7:   [xilinx-label-all-loops]
                        for(int buf_row= 0;buf_row<K_HEIGHT;buf_row++)
                        ^~~
                        VITIS_LOOP_3076_7: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36644:25: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36663:29: warning: Added loop label VITIS_LOOP_3095_8:   [xilinx-label-all-loops]
                            for(int m=0; m<K_HEIGHT; m++)
                            ^~~
                            VITIS_LOOP_3095_8: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36663:29: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36664:33: warning: Added loop label VITIS_LOOP_3096_9:   [xilinx-label-all-loops]
                                for(int n=0; n<K_WIDTH; n++)
                                ^~~
                                VITIS_LOOP_3096_9: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36664:33: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36712:5: warning: Added loop label VITIS_LOOP_63_1:   [xilinx-label-all-loops]
    for(int i=0;i<NUM_STATES;i++) {
    ^~~
    VITIS_LOOP_63_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36712:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36718:5: warning: Added loop label VITIS_LOOP_69_2:   [xilinx-label-all-loops]
    for(int i=0;i<N;i++)
    ^~~
    VITIS_LOOP_69_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36718:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36739:13: warning: Added loop label VITIS_LOOP_90_3:   [xilinx-label-all-loops]
            for (int m=0; m<NUM_STATES; m++) {
            ^~~
            VITIS_LOOP_90_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36739:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36751:13: warning: Added loop label VITIS_LOOP_102_4:   [xilinx-label-all-loops]
            for (int m=NUM_STATES-1; m>0; m--) {
            ^~~
            VITIS_LOOP_102_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36751:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36791:5: warning: Added loop label VITIS_LOOP_142_5:   [xilinx-label-all-loops]
    for (int m=0; m<NUM_STATES/2; m++) {
    ^~~
    VITIS_LOOP_142_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36791:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36850:5: warning: Added loop label VITIS_LOOP_55_1:   [xilinx-label-all-loops]
    for(int index=0;index<K;index++) {
    ^~~
    VITIS_LOOP_55_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36850:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36899:9: warning: Added loop label VITIS_LOOP_104_1:   [xilinx-label-all-loops]
        for(int i=0;i<NUM-1;i++) {
        ^~~
        VITIS_LOOP_104_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36899:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36903:9: warning: Added loop label VITIS_LOOP_108_2:   [xilinx-label-all-loops]
        for(int i=0;i<NUM-3;i++) {
        ^~~
        VITIS_LOOP_108_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36903:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36908:9: warning: Added loop label VITIS_LOOP_113_3:   [xilinx-label-all-loops]
        for(int i=0;i<NUM-7;i++) {
        ^~~
        VITIS_LOOP_113_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36908:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36919:5: warning: Added loop label VITIS_LOOP_124_4:   [xilinx-label-all-loops]
    for(int i=0;i<PSize;i+=2) {
    ^~~
    VITIS_LOOP_124_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36919:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36924:13: warning: Added loop label VITIS_LOOP_129_5:   [xilinx-label-all-loops]
            for(int j=1;j<PSize/2+1;j++) {
            ^~~
            VITIS_LOOP_129_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36924:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36932:5: warning: Added loop label VITIS_LOOP_137_6:   [xilinx-label-all-loops]
    for(int i=0;i<PSize;i+=2) {
    ^~~
    VITIS_LOOP_137_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36932:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36937:13: warning: Added loop label VITIS_LOOP_142_7:   [xilinx-label-all-loops]
            for(int j=1;j<PSize/2+1;j++) {
            ^~~
            VITIS_LOOP_142_7: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36937:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36963:5: warning: Added loop label VITIS_LOOP_168_1:   [xilinx-label-all-loops]
    for(int c=1;c<PSize+PSize/2+1;c++)
    ^~~
    VITIS_LOOP_168_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36963:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36990:5: warning: Added loop label VITIS_LOOP_195_1:   [xilinx-label-all-loops]
    for(int k=0;k<3;k++) {
    ^~~
    VITIS_LOOP_195_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36990:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36996:5: warning: Added loop label VITIS_LOOP_201_2:   [xilinx-label-all-loops]
    for(int k=0;k<3;k++) {
    ^~~
    VITIS_LOOP_201_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:36996:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37045:17: warning: Added loop label VITIS_LOOP_250_1:   [xilinx-label-all-loops]
                for(int r= 0;r<KERNEL_SIZE;r++) {
                ^~~
                VITIS_LOOP_250_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37045:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37046:21: warning: Added loop label VITIS_LOOP_251_2:   [xilinx-label-all-loops]
                    for(int c=0;c<KERNEL_SIZE-1;c++) {
                    ^~~
                    VITIS_LOOP_251_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37046:21: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37051:17: warning: Added loop label VITIS_LOOP_256_3:   [xilinx-label-all-loops]
                for(int buf_row= 1;buf_row< KERNEL_SIZE-1;buf_row++) {
                ^~~
                VITIS_LOOP_256_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37051:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37061:13: warning: Added loop label VITIS_LOOP_266_4:   [xilinx-label-all-loops]
            for(int r= 0;r<3;r++)
            ^~~
            VITIS_LOOP_266_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37061:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37063:17: warning: Added loop label VITIS_LOOP_268_5:   [xilinx-label-all-loops]
                for(int c=0;c<3-1;c++)
                ^~~
                VITIS_LOOP_268_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37063:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37069:13: warning: Added loop label VITIS_LOOP_274_6:   [xilinx-label-all-loops]
            for(int buf_row= 1;buf_row< 3-1;buf_row++)
            ^~~
            VITIS_LOOP_274_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37069:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37161:17: warning: Added loop label VITIS_LOOP_366_1:   [xilinx-label-all-loops]
                for(int r= 0;r<KERNEL_SIZE;r++) {
                ^~~
                VITIS_LOOP_366_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37161:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37162:21: warning: Added loop label VITIS_LOOP_367_2:   [xilinx-label-all-loops]
                    for(int c=0;c<KERNEL_SIZE-1;c++) {
                    ^~~
                    VITIS_LOOP_367_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37162:21: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37167:17: warning: Added loop label VITIS_LOOP_372_3:   [xilinx-label-all-loops]
                for(int buf_row= 1;buf_row< KERNEL_SIZE-1;buf_row++) {
                ^~~
                VITIS_LOOP_372_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37167:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37177:13: warning: Added loop label VITIS_LOOP_382_4:   [xilinx-label-all-loops]
            for(int r= 0;r<3;r++)
            ^~~
            VITIS_LOOP_382_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37177:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37179:17: warning: Added loop label VITIS_LOOP_384_5:   [xilinx-label-all-loops]
                for(int c=0;c<3-1;c++)
                ^~~
                VITIS_LOOP_384_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37179:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37185:13: warning: Added loop label VITIS_LOOP_390_6:   [xilinx-label-all-loops]
            for(int buf_row= 1;buf_row< 3-1;buf_row++)
            ^~~
            VITIS_LOOP_390_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37185:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37296:5: warning: Added loop label VITIS_LOOP_90_1:   [xilinx-label-all-loops]
    for (int i = 0; i < N; i++)
    ^~~
    VITIS_LOOP_90_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37296:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37300:5: warning: Added loop label VITIS_LOOP_94_2:   [xilinx-label-all-loops]
    for (int i = 0; i < N; i++) {
    ^~~
    VITIS_LOOP_94_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37300:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37302:9: warning: Added loop label VITIS_LOOP_96_3:   [xilinx-label-all-loops]
        for (int j = 0; j < N; j++) {
        ^~~
        VITIS_LOOP_96_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37302:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37308:5: warning: Added loop label VITIS_LOOP_102_4:   [xilinx-label-all-loops]
    for (int j = 0; j < N; j++) {
    ^~~
    VITIS_LOOP_102_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37308:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37309:9: warning: Added loop label VITIS_LOOP_103_5:   [xilinx-label-all-loops]
        for (int i = 0; i < j; i++) {
        ^~~
        VITIS_LOOP_103_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37309:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37311:13: warning: Added loop label VITIS_LOOP_105_6:   [xilinx-label-all-loops]
            for (int k = 0; k < i; k++) sum -= A[i][k] * A[k][j];
            ^~~
            VITIS_LOOP_105_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37311:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37315:9: warning: Added loop label VITIS_LOOP_109_7:   [xilinx-label-all-loops]
        for (int i = j; i < N; i++) {
        ^~~
        VITIS_LOOP_109_7: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37315:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37317:13: warning: Added loop label VITIS_LOOP_111_8:   [xilinx-label-all-loops]
            for (int k = 0; k < j; k++) sum -= A[i][k] * A[k][j];
            ^~~
            VITIS_LOOP_111_8: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37317:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37326:13: warning: Added loop label VITIS_LOOP_120_9:   [xilinx-label-all-loops]
            for (int i = 0; i < N; i++) {
            ^~~
            VITIS_LOOP_120_9: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37326:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37338:13: warning: Added loop label VITIS_LOOP_132_10:   [xilinx-label-all-loops]
            for (int i = j + 1; i < N; i++) A[i][j] *= dum;
            ^~~
            VITIS_LOOP_132_10: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37338:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37346:5: warning: Added loop label VITIS_LOOP_140_1:   [xilinx-label-all-loops]
    for (int i = 0; i < N; i++) {
    ^~~
    VITIS_LOOP_140_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37346:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37355:13: warning: Added loop label VITIS_LOOP_149_2:   [xilinx-label-all-loops]
            for (int j = ii - 1; j < i; j++) sum -= A[i][j] * b[j];
            ^~~
            VITIS_LOOP_149_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37355:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37360:5: warning: Added loop label VITIS_LOOP_154_3:   [xilinx-label-all-loops]
    for (int i = N - 1; i >= 0; i--) {
    ^~~
    VITIS_LOOP_154_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37360:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37362:9: warning: Added loop label VITIS_LOOP_156_4:   [xilinx-label-all-loops]
        for (int j = i + 1; j < N; j++) sum -= A[i][j]*b[j];
        ^~~
        VITIS_LOOP_156_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37362:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37373:5: warning: Added loop label VITIS_LOOP_167_1:   [xilinx-label-all-loops]
    for (int i = 0; i < N; i++) {
    ^~~
    VITIS_LOOP_167_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37373:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37378:5: warning: Added loop label VITIS_LOOP_172_2:   [xilinx-label-all-loops]
    for (int i = 0; i < N; i++) {
    ^~~
    VITIS_LOOP_172_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37378:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37379:9: warning: Added loop label VITIS_LOOP_173_3:   [xilinx-label-all-loops]
        for (int j = 0; j < N; j++) b[j] = 0;
        ^~~
        VITIS_LOOP_173_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37379:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37382:9: warning: Added loop label VITIS_LOOP_176_4:   [xilinx-label-all-loops]
        for (int j = 0; j < N; j++) Ar[j][i] = b[j];
        ^~~
        VITIS_LOOP_176_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37382:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37458:21: warning: Added loop label VITIS_LOOP_252_1:   [xilinx-label-all-loops]
                    for(int k=0;k<((((SRC_T) & ((512 - 1) << 11)) >> 11) + 1);k++) {
                    ^~~
                    VITIS_LOOP_252_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37458:21: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37578:17: warning: Added loop label VITIS_LOOP_384_1:   [xilinx-label-all-loops]
                for(int k = 0; k < ((((DST_T) & ((512 - 1) << 11)) >> 11) + 1); k++) {
                ^~~
                VITIS_LOOP_384_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37578:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37996:2: warning: Added loop label VITIS_LOOP_201_1:   [xilinx-label-all-loops]
 for(int row=2;row>=0;row--)
 ^~~
 VITIS_LOOP_201_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37996:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37998:17: warning: Added loop label VITIS_LOOP_203_2:   [xilinx-label-all-loops]
                for(int col=2;col>=1;col--)
                ^~~
                VITIS_LOOP_203_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:37998:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38131:5: warning: Added loop label VITIS_LOOP_90_1:   [xilinx-label-all-loops]
    for(int i=0;i<KH;i++) {
    ^~~
    VITIS_LOOP_90_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38131:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38132:9: warning: Added loop label VITIS_LOOP_91_2:   [xilinx-label-all-loops]
        for(int j=0;j<KW;j++) {
        ^~~
        VITIS_LOOP_91_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38132:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38154:5: warning: Added loop label VITIS_LOOP_113_1:   [xilinx-label-all-loops]
    for(HLS_SIZE_T i=0;i<rows+ioffset;i++)
    ^~~
    VITIS_LOOP_113_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38154:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38157:2: warning: Added loop label VITIS_LOOP_116_2:   [xilinx-label-all-loops]
 for(HLS_SIZE_T j=0;j<cols+joffset;j++)
 ^~~
 VITIS_LOOP_116_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38157:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38164:13: warning: Added loop label VITIS_LOOP_123_3:   [xilinx-label-all-loops]
            for(int r= 0;r<KH;r++)
            ^~~
            VITIS_LOOP_123_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38164:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38166:17: warning: Added loop label VITIS_LOOP_125_4:   [xilinx-label-all-loops]
                for(int c=0;c<KW-1;c++)
                ^~~
                VITIS_LOOP_125_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38166:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38174:17: warning: Added loop label VITIS_LOOP_133_5:   [xilinx-label-all-loops]
                for(int buf_row= 1;buf_row< KH-1;buf_row++)
                ^~~
                VITIS_LOOP_133_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38174:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38187:17: warning: Added loop label VITIS_LOOP_146_6:   [xilinx-label-all-loops]
                for(int i= 1;i< KW;i++)
                ^~~
                VITIS_LOOP_146_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38187:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38223:5: warning: Added loop label VITIS_LOOP_182_1:   [xilinx-label-all-loops]
    for(HLS_SIZE_T i=0;i<rows;i++)
    ^~~
    VITIS_LOOP_182_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38223:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38226:2: warning: Added loop label VITIS_LOOP_185_2:   [xilinx-label-all-loops]
 for(HLS_SIZE_T j=0;j<cols;j++)
 ^~~
 VITIS_LOOP_185_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38226:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38455:9: warning: Added loop label VITIS_LOOP_134_1:   [xilinx-label-all-loops]
        for(int i=0;i<STAGE;i++)
        ^~~
        VITIS_LOOP_134_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38455:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38463:9: warning: Added loop label VITIS_LOOP_142_2:   [xilinx-label-all-loops]
        for(int i=0;i<CLASSIFIER_ALL;i++)
        ^~~
        VITIS_LOOP_142_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38463:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38466:16: warning: Added loop label VITIS_LOOP_145_3:   [xilinx-label-all-loops]
               for(int j=0;j<FEATURE_MAX;j++)
               ^~~
               VITIS_LOOP_145_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38466:16: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38474:23: warning: Added loop label VITIS_LOOP_153_4:   [xilinx-label-all-loops]
                      for(int n=0;n<3;n++)
                      ^~~
                      VITIS_LOOP_153_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38474:23: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38497:5: warning: Added loop label VITIS_LOOP_176_1:   [xilinx-label-all-loops]
    for(int j=0;j<COLS;j++)
    ^~~
    VITIS_LOOP_176_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38497:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38500:9: warning: Added loop label VITIS_LOOP_179_2:   [xilinx-label-all-loops]
        for(int i=0;i<ROWS;i++)
        ^~~
        VITIS_LOOP_179_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38500:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38517:5: warning: Added loop label VITIS_LOOP_196_1:   [xilinx-label-all-loops]
    for(m=0;m<FEATURE_MAX;m++)
    ^~~
    VITIS_LOOP_196_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38517:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38524:13: warning: Added loop label VITIS_LOOP_203_2:   [xilinx-label-all-loops]
            for(int j=1;j<3;j++)
            ^~~
            VITIS_LOOP_203_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38524:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38553:5: warning: Added loop label VITIS_LOOP_232_1:   [xilinx-label-all-loops]
    for (int i=0;i<CLASSIFIER_ALL;i++)
    ^~~
    VITIS_LOOP_232_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38553:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38601:5: warning: Added loop label VITIS_LOOP_280_1:   [xilinx-label-all-loops]
    for(int i=0;i<rows;i++)
    ^~~
    VITIS_LOOP_280_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38601:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38603:9: warning: Added loop label VITIS_LOOP_282_2:   [xilinx-label-all-loops]
        for(int j=0;j<cols;j++)
        ^~~
        VITIS_LOOP_282_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38603:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38616:13: warning: Added loop label VITIS_LOOP_295_3:   [xilinx-label-all-loops]
            for(int buf_row= 1;buf_row<K_H;buf_row++)
            ^~~
            VITIS_LOOP_295_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38616:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38716:9: warning: Added loop label VITIS_LOOP_416_1:   [xilinx-label-all-loops]
        for(int i=0;i<m;i++)
        ^~~
        VITIS_LOOP_416_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38716:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38718:17: warning: Added loop label VITIS_LOOP_418_2:   [xilinx-label-all-loops]
                for(int j=0;j<num;j++)
                ^~~
                VITIS_LOOP_418_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38718:17: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38726:9: warning: Added loop label VITIS_LOOP_426_3:   [xilinx-label-all-loops]
        for(int i=0;i<num;i++)
        ^~~
        VITIS_LOOP_426_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38726:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38755:5: warning: Added loop label VITIS_LOOP_455_1:   [xilinx-label-all-loops]
    for(int i=0;i<rows;i++)
    ^~~
    VITIS_LOOP_455_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38755:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38760:9: warning: Added loop label VITIS_LOOP_460_2:   [xilinx-label-all-loops]
        for(int j=0;j<cols;j++)
        ^~~
        VITIS_LOOP_460_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38760:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38922:13: warning: Added loop label VITIS_LOOP_186_1:   [xilinx-label-all-loops]
            for (int i = 0; i< PWSIZE; i++) {
            ^~~
            VITIS_LOOP_186_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38922:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38928:13: warning: Added loop label VITIS_LOOP_192_2:   [xilinx-label-all-loops]
            for (int i = 0; i < PWSIZE; i++) {
            ^~~
            VITIS_LOOP_192_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38928:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38932:13: warning: Added loop label VITIS_LOOP_196_3:   [xilinx-label-all-loops]
            for (int j = PWSIZE-1; j > 0; j--) {
            ^~~
            VITIS_LOOP_196_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38932:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38963:5: warning: Added loop label VITIS_LOOP_227_1:   [xilinx-label-all-loops]
    for (HLS_SIZE_T i = 0; i < rows; i++) {
    ^~~
    VITIS_LOOP_227_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38963:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38964:9: warning: Added loop label VITIS_LOOP_228_2:   [xilinx-label-all-loops]
        for (HLS_SIZE_T j = 0; j < cols; j++) {
        ^~~
        VITIS_LOOP_228_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38964:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38967:13: warning: Added loop label VITIS_LOOP_231_3:   [xilinx-label-all-loops]
            for (HLS_SIZE_T k = 0; k < ((((SRC_T) & ((512 - 1) << 11)) >> 11) + 1); k++) {
            ^~~
            VITIS_LOOP_231_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:38967:13: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39003:5: warning: Added loop label VITIS_LOOP_267_1:   [xilinx-label-all-loops]
    for (int i = 0; i < WSIZE; i++) {
    ^~~
    VITIS_LOOP_267_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39003:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39021:5: warning: Added loop label VITIS_LOOP_285_1:   [xilinx-label-all-loops]
    for (int i = 0; i < WSIZE; i++) {
    ^~~
    VITIS_LOOP_285_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39021:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39029:5: warning: Added loop label VITIS_LOOP_293_2:   [xilinx-label-all-loops]
    for (int j = WSIZE-1; j > 0; j--) {
    ^~~
    VITIS_LOOP_293_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39029:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39047:9: warning: Added loop label VITIS_LOOP_311_1:   [xilinx-label-all-loops]
        for(int i = 0; i < SIZE/2; i++) {
        ^~~
        VITIS_LOOP_311_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39047:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39050:9: warning: Added loop label VITIS_LOOP_314_2:   [xilinx-label-all-loops]
        for(int i = 0; i < SIZE-SIZE/2; i++) {
        ^~~
        VITIS_LOOP_314_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39050:9: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39154:25: warning: Added loop label VITIS_LOOP_418_1:   [xilinx-label-all-loops]
                        for (int i = 0; i < WSIZE; i++) {
                        ^~~
                        VITIS_LOOP_418_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39154:25: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39541:58: error: Invalid Directive: for current device, fifo + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS bind_storage variable=bytePlanes.plane1 type=fifo impl=bram
                                                         ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39545:58: error: Invalid Directive: for current device, fifo + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS bind_storage variable=bytePlanes.plane0 type=fifo impl=bram
                                                         ^
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39700:4: warning: Added loop label VITIS_LOOP_224_1:   [xilinx-label-all-loops]
   for (int l = 0; l < 1; l++) {
   ^~~
   VITIS_LOOP_224_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39700:4: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39701:5: warning: Added loop label VITIS_LOOP_225_2:   [xilinx-label-all-loops]
    for (int k = 0; k < 3; k++) {
    ^~~
    VITIS_LOOP_225_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39701:5: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39770:2: warning: Added loop label VITIS_LOOP_511_1:   [xilinx-label-all-loops]
 for (int x = 0; x < loopWidth; x++) {
 ^~~
 VITIS_LOOP_511_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39770:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39772:2: warning: Added loop label VITIS_LOOP_513_2:   [xilinx-label-all-loops]
 for (int i = 0;
 ^~~
 VITIS_LOOP_513_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39772:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39777:6: warning: Added loop label VITIS_LOOP_518_3:   [xilinx-label-all-loops]
     for (int l = 0; l < 1; l++) {
     ^~~
     VITIS_LOOP_518_3: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39777:6: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39778:7: warning: Added loop label VITIS_LOOP_519_4:   [xilinx-label-all-loops]
      for (int k = 0; k < 2; k++) {
      ^~~
      VITIS_LOOP_519_4: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39778:7: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39808:2: warning: Added loop label VITIS_LOOP_549_5:   [xilinx-label-all-loops]
 for (int x = 0; x < loopWidth; x++) {
 ^~~
 VITIS_LOOP_549_5: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39808:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39810:2: warning: Added loop label VITIS_LOOP_551_6:   [xilinx-label-all-loops]
 for (int i = 0;
 ^~~
 VITIS_LOOP_551_6: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39810:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39815:6: warning: Added loop label VITIS_LOOP_556_7:   [xilinx-label-all-loops]
     for (int l = 0; l < 1; l++) {
     ^~~
     VITIS_LOOP_556_7: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39815:6: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39845:2: warning: Added loop label VITIS_LOOP_586_8:   [xilinx-label-all-loops]
 for (int x = 0; x < loopWidth; x++) {
 ^~~
 VITIS_LOOP_586_8: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39845:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39847:2: warning: Added loop label VITIS_LOOP_588_9:   [xilinx-label-all-loops]
 for (int i = 0;
 ^~~
 VITIS_LOOP_588_9: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39847:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39851:6: warning: Added loop label VITIS_LOOP_592_10:   [xilinx-label-all-loops]
     for (int l = 0; l < 1; l++) {
     ^~~
     VITIS_LOOP_592_10: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39851:6: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39916:2: warning: Added loop label VITIS_LOOP_1117_1:   [xilinx-label-all-loops]
 for (int x = 0; x < (WidthInBytes+(64/8)-1)/(64/8); x++)
 ^~~
 VITIS_LOOP_1117_1: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39916:2: note: FIX-IT applied suggested code changes
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39926:13: warning: Added loop label VITIS_LOOP_1127_2:   [xilinx-label-all-loops]
            for (int x = 0; x < (WidthInBytes+(64/8)-1)/(64/8); x++)
            ^~~
            VITIS_LOOP_1127_2: 
/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp:39926:13: note: FIX-IT applied suggested code changes
