<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v</a>
defines: 
time_elapsed: 1.216s
ram usage: 39280 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpc2_kk_od/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-91" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:91</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-91" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:91</a>: Compile module &#34;work@test&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:17</a>: Compile generate block &#34;work@top.genblk1[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:17</a>: Compile generate block &#34;work@top.genblk1[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:53</a>: Compile generate block &#34;work@top.name6_sgl[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:53</a>: Compile generate block &#34;work@top.name6_sgl[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:61</a>: Compile generate block &#34;work@top.name7_sgi&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:84
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:85, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:86
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:87
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:88
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:89
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@test, id:90, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v</a>, line:91, parent:work@top
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiPort:
  \_port: (out), id:91, line:91
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:94
      |vpiActual:
      \_logic_net: (out), id:92, line:93
        |vpiName:out
        |vpiFullName:work@test.out
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (out), id:92, line:93
|uhdmallModules:
\_module: work@top, id:95, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v</a>, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:14
    |vpiStmt:
    \_named_begin: (name4_sb), id:15, line:41
      |vpiName:name4_sb
      |vpiFullName:work@top.name4_sb
      |vpiStmt:
      \_sys_func_call: ($display), id:16, line:42, parent:name4_sb
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:17, line:42
          |vpiConstType:6
          |vpiSize:20
          |STRING:&#34;FAILED in name4_sb&#34;
  |vpiProcess:
  \_initial: , id:30
    |vpiStmt:
    \_sys_func_call: ($display), id:31, line:88
      |vpiName:$display
      |vpiArgument:
      \_constant: , id:32, line:88
        |vpiConstType:6
        |vpiSize:8
        |STRING:&#34;FAILED&#34;
  |vpiContAssign:
  \_cont_assign: , id:21, line:71
    |vpiRhs:
    \_constant: , id:20, line:71
      |vpiConstType:7
      |vpiSize:32
      |INT:1
    |vpiLhs:
    \_bit_select: (out), id:18, line:71
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiIndex:
      \_constant: , id:19, line:71
        |vpiConstType:7
        |vpiSize:32
        |INT:1
  |vpiContAssign:
  \_cont_assign: , id:25, line:74
    |vpiRhs:
    \_constant: , id:24, line:74
      |vpiConstType:7
      |vpiSize:32
      |INT:0
    |vpiLhs:
    \_bit_select: (out), id:22, line:74
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiIndex:
      \_constant: , id:23, line:74
        |vpiConstType:7
        |vpiSize:32
        |INT:1
  |vpiContAssign:
  \_cont_assign: , id:29, line:83
    |vpiRhs:
    \_constant: , id:28, line:83
      |vpiConstType:7
      |vpiSize:32
      |INT:0
    |vpiLhs:
    \_bit_select: (out), id:26, line:83
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiIndex:
      \_constant: , id:27, line:83
        |vpiConstType:7
        |vpiSize:32
        |INT:0
  |vpiTaskFunc:
  \_task: (name1_st), id:6, line:24
    |vpiName:name1_st
    |vpiFullName:work@top.name1_st
    |vpiStmt:
    \_sys_func_call: ($display), id:7, line:25, parent:name1_st
      |vpiName:$display
      |vpiArgument:
      \_constant: , id:8, line:25
        |vpiConstType:6
        |vpiSize:25
        |STRING:&#34;FAILED in task name1_st&#34;
  |vpiTaskFunc:
  \_function: (name2_sf), id:9, line:30
    |vpiName:name2_sf
    |vpiFullName:work@top.name2_sf
    |vpiIODecl:
    \_io_decl: (in), id:10, line:31, parent:name2_sf
      |vpiName:in
      |vpiDirection:1
    |vpiStmt:
    \_assignment: , id:13, line:32, parent:name2_sf
      |vpiBlocking:1
      |vpiLhs:
      \_ref_obj: (name2_sf), id:11, line:32
        |vpiName:name2_sf
        |vpiFullName:work@top.name2_sf.name2_sf
      |vpiRhs:
      \_ref_obj: (in), id:12, line:32
        |vpiName:in
        |vpiFullName:work@top.name2_sf.in
  |vpiNet:
  \_logic_net: (out), id:96, line:6
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name0_s), id:97, line:12
    |vpiName:name0_s
    |vpiFullName:work@top.name0_s
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name0_v), id:98, line:21
    |vpiName:name0_v
    |vpiFullName:work@top.name0_v
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name1_st), id:99, line:27
    |vpiName:name1_st
    |vpiFullName:work@top.name1_st
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name2_sf), id:100, line:34
    |vpiName:name2_sf
    |vpiFullName:work@top.name2_sf
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name3_si), id:101, line:38
    |vpiName:name3_si
    |vpiFullName:work@top.name3_si
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name4_sb), id:102, line:44
    |vpiName:name4_sb
    |vpiFullName:work@top.name4_sb
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name5_se), id:103, line:47
    |vpiName:name5_se
    |vpiFullName:work@top.name5_se
  |vpiNet:
  \_logic_net: (name5_se), id:104, line:48
    |vpiName:name5_se
    |vpiFullName:work@top.name5_se
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name6_sgl), id:105, line:57
    |vpiName:name6_sgl
    |vpiFullName:work@top.name6_sgl
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name7_sgi), id:106, line:65
    |vpiName:name7_sgi
    |vpiFullName:work@top.name7_sgi
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name8_sgc), id:107, line:78
    |vpiName:name8_sgc
    |vpiFullName:work@top.name8_sgc
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name9_sgb), id:108, line:86
    |vpiName:name9_sgb
    |vpiFullName:work@top.name9_sgb
    |vpiNetType:1
  |vpiParamAssign:
  \_param_assign: , id:1, line:2
    |vpiRhs:
    \_constant: , id:2, line:2
      |vpiConstType:7
      |vpiSize:32
      |INT:1
    |vpiLhs:
    \_parameter: (parm), id:0, line:2
      |vpiName:parm
  |vpiParamAssign:
  \_param_assign: , id:4, line:4
    |vpiRhs:
    \_constant: , id:5, line:4
      |vpiConstType:7
      |vpiSize:32
      |INT:1
    |vpiLhs:
    \_parameter: (name0_s), id:3, line:4
      |vpiName:name0_s
  |vpiParameter:
  \_parameter: (parm), id:0, line:2
  |vpiParameter:
  \_parameter: (name0_s), id:3, line:4
|uhdmtopModules:
\_module: work@top (work@top), id:109, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v</a>, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiModule:
  \_module: work@test (name3_si), id:118, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v</a>, line:37, parent:work@top
    |vpiDefName:work@test
    |vpiName:name3_si
    |vpiFullName:work@top.name3_si
    |vpiPort:
    \_port: (out), id:73, line:91, parent:name3_si
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_unsupported_expr: , id:77, line:37
    |vpiInstance:
    \_module: work@top (work@top), id:109, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v</a>, line:1
    |vpiModule:
    \_module: work@top (work@top), id:109, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v</a>, line:1
    |vpiRegArray:
    \_array_var: , id:74
      |vpiReg:
      \_logic_var: (out), id:75, line:93
        |vpiName:out
        |vpiExpr:
        \_constant: , id:76, line:93
          |vpiConstType:3
          |vpiSize:1
          |BIN:0
  |vpiGenScopeArray:
  \_gen_scope_array: (genblk1[0]), id:112, line:17, parent:work@top
    |vpiName:genblk1[0]
    |vpiFullName:work@top.genblk1[0]
    |vpiGenScope:
    \_gen_scope: , id:113, parent:genblk1[0]
      |vpiFullName:work@top.genblk1[0]
      |vpiContAssign:
      \_cont_assign: , id:36, line:18
        |vpiRhs:
        \_ref_obj: (name0_v), id:35, line:18
          |vpiName:name0_v
          |vpiFullName:work@top.genblk1[0].name0_v
        |vpiLhs:
        \_bit_select: (out), id:33, line:18
          |vpiName:out
          |vpiFullName:work@top.genblk1[0].out
          |vpiIndex:
          \_ref_obj: (name0_v), id:34, line:18
            |vpiName:name0_v
      |vpiParameter:
      \_parameter: (name0_v), id:114, line:17
        |vpiName:name0_v
        |INT:0
  |vpiGenScopeArray:
  \_gen_scope_array: (genblk1[1]), id:115, line:17, parent:work@top
    |vpiName:genblk1[1]
    |vpiFullName:work@top.genblk1[1]
    |vpiGenScope:
    \_gen_scope: , id:116, parent:genblk1[1]
      |vpiFullName:work@top.genblk1[1]
      |vpiContAssign:
      \_cont_assign: , id:40, line:18
        |vpiRhs:
        \_ref_obj: (name0_v), id:39, line:18
          |vpiName:name0_v
          |vpiFullName:work@top.genblk1[1].name0_v
        |vpiLhs:
        \_bit_select: (out), id:37, line:18
          |vpiName:out
          |vpiFullName:work@top.genblk1[1].out
          |vpiIndex:
          \_ref_obj: (name0_v), id:38, line:18
            |vpiName:name0_v
      |vpiParameter:
      \_parameter: (name0_v), id:117, line:17
        |vpiName:name0_v
        |INT:1
  |vpiGenScopeArray:
  \_gen_scope_array: (name6_sgl[0]), id:119, line:53, parent:work@top
    |vpiName:name6_sgl[0]
    |vpiFullName:work@top.name6_sgl[0]
    |vpiGenScope:
    \_gen_scope: , id:120, parent:name6_sgl[0]
      |vpiFullName:work@top.name6_sgl[0]
      |vpiContAssign:
      \_cont_assign: , id:44, line:54
        |vpiRhs:
        \_ref_obj: (i), id:43, line:54
          |vpiName:i
          |vpiFullName:work@top.name6_sgl[0].i
        |vpiLhs:
        \_bit_select: (out), id:41, line:54
          |vpiName:out
          |vpiFullName:work@top.name6_sgl[0].out
          |vpiIndex:
          \_ref_obj: (i), id:42, line:54
            |vpiName:i
      |vpiParameter:
      \_parameter: (i), id:121, line:53
        |vpiName:i
        |INT:0
  |vpiGenScopeArray:
  \_gen_scope_array: (name6_sgl[1]), id:122, line:53, parent:work@top
    |vpiName:name6_sgl[1]
    |vpiFullName:work@top.name6_sgl[1]
    |vpiGenScope:
    \_gen_scope: , id:123, parent:name6_sgl[1]
      |vpiFullName:work@top.name6_sgl[1]
      |vpiContAssign:
      \_cont_assign: , id:48, line:54
        |vpiRhs:
        \_ref_obj: (i), id:47, line:54
          |vpiName:i
          |vpiFullName:work@top.name6_sgl[1].i
        |vpiLhs:
        \_bit_select: (out), id:45, line:54
          |vpiName:out
          |vpiFullName:work@top.name6_sgl[1].out
          |vpiIndex:
          \_ref_obj: (i), id:46, line:54
            |vpiName:i
      |vpiParameter:
      \_parameter: (i), id:124, line:53
        |vpiName:i
        |INT:1
  |vpiGenScopeArray:
  \_gen_scope_array: (name7_sgi), id:125, line:61, parent:work@top
    |vpiName:name7_sgi
    |vpiFullName:work@top.name7_sgi
    |vpiGenScope:
    \_gen_scope: , id:126, parent:name7_sgi
      |vpiFullName:work@top.name7_sgi
      |vpiContAssign:
      \_cont_assign: , id:52, line:62
        |vpiRhs:
        \_constant: , id:51, line:62
          |vpiConstType:7
          |vpiSize:32
          |INT:1
        |vpiLhs:
        \_bit_select: (out), id:49, line:62
          |vpiName:out
          |vpiFullName:work@top.name7_sgi.out
          |vpiIndex:
          \_constant: , id:50, line:62
            |vpiConstType:7
            |vpiSize:32
            |INT:1
  |vpiNet:
  \_logic_net: (out), id:56, line:6, parent:work@top
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiNetType:1
    |vpiRange:
    \_range: , id:55
      |vpiLeftRange:
      \_constant: , id:53
        |INT:1
      |vpiRightRange:
      \_constant: , id:54
        |INT:0
  |vpiNet:
  \_logic_net: (name0_s), id:57, line:12, parent:work@top
    |vpiName:name0_s
    |vpiFullName:work@top.name0_s
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name0_v), id:58, line:21, parent:work@top
    |vpiName:name0_v
    |vpiFullName:work@top.name0_v
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name1_st), id:59, line:27, parent:work@top
    |vpiName:name1_st
    |vpiFullName:work@top.name1_st
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name2_sf), id:60, line:34, parent:work@top
    |vpiName:name2_sf
    |vpiFullName:work@top.name2_sf
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name3_si), id:61, line:38, parent:work@top
    |vpiName:name3_si
    |vpiFullName:work@top.name3_si
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name4_sb), id:62, line:44, parent:work@top
    |vpiName:name4_sb
    |vpiFullName:work@top.name4_sb
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name5_se), id:63, line:47, parent:work@top
    |vpiName:name5_se
    |vpiFullName:work@top.name5_se
  |vpiNet:
  \_logic_net: (name5_se), id:64, line:48, parent:work@top
    |vpiName:name5_se
    |vpiFullName:work@top.name5_se
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name6_sgl), id:65, line:57, parent:work@top
    |vpiName:name6_sgl
    |vpiFullName:work@top.name6_sgl
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name7_sgi), id:66, line:65, parent:work@top
    |vpiName:name7_sgi
    |vpiFullName:work@top.name7_sgi
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name8_sgc), id:67, line:78, parent:work@top
    |vpiName:name8_sgc
    |vpiFullName:work@top.name8_sgc
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (name9_sgb), id:68, line:86, parent:work@top
    |vpiName:name9_sgb
    |vpiFullName:work@top.name9_sgb
    |vpiNetType:1
  |vpiParameter:
  \_parameter: (name0_s), id:110, line:4
    |vpiName:name0_s
    |INT:1
  |vpiParameter:
  \_parameter: (parm), id:111, line:2
    |vpiName:parm
    |INT:1

Object: work_test of type 32 @ 91
Object: work_top of type 32 @ 1
Object:  of type 8 @ 71
Object:  of type 7 @ 71
Object: out of type 106 @ 71
Object:  of type 7 @ 71
Object:  of type 8 @ 74
Object:  of type 7 @ 74
Object: out of type 106 @ 74
Object:  of type 7 @ 74
Object:  of type 8 @ 83
Object:  of type 7 @ 83
Object: out of type 106 @ 83
Object:  of type 7 @ 83
Object:  of type 40 @ 2
Object: parm of type 41 @ 2
Object:  of type 7 @ 2
Object:  of type 40 @ 4
Object: name0_s of type 41 @ 4
Object:  of type 7 @ 4
Object:  of type 24 @ 0
Object: name4_sb of type 33 @ 41
Object: $display of type 56 @ 42
Object:  of type 7 @ 42
%Error: 	! Encountered unhandled SysFuncCall: $display
Object:  of type 24 @ 0
Object: $display of type 56 @ 88
Object:  of type 7 @ 88
Object: name1_st of type 59 @ 24
Object: $display of type 56 @ 25
Object:  of type 7 @ 25
Object: name2_sf of type 20 @ 30
Object: in of type 28 @ 31
Object:  of type 3 @ 32
Object: in of type 608 @ 32
Object: name2_sf of type 608 @ 32
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 1
Object: name3_si of type 32 @ 37
Object: out of type 44 @ 91
Object:  of type 4001 @ 37
%Error: 	! Unhandled type: 4001
Object: out of type 36 @ 6
Object: name0_s of type 36 @ 12
Object: name0_v of type 36 @ 21
Object: name1_st of type 36 @ 27
Object: name2_sf of type 36 @ 34
Object: name3_si of type 36 @ 38
Object: name4_sb of type 36 @ 44
Object: name5_se of type 36 @ 47
%Error: 	! Unhandled net type: 0
Object: name5_se of type 36 @ 48
Object: name6_sgl of type 36 @ 57
Object: name7_sgi of type 36 @ 65
Object: name8_sgc of type 36 @ 78
Object: name9_sgb of type 36 @ 86
%Error: Exiting due to 3 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>