// Seed: 1338360614
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  parameter id_7 = 1 - 1;
  logic id_8;
  localparam id_9 = -1'h0;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri id_3,
    output supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7
);
  assign id_0 = id_5;
  wire id_9;
  xor primCall (id_4, id_9, id_6, id_2, id_1);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
