# Floor-planning
### Partitioning

Q: Draw a stick diagram for a CMOS inverter.

![image](https://github.com/coolnikitav/learning/assets/30304422/baf9f333-007e-4871-b32a-fc70636a57e1)

### Terminologies
![image](https://github.com/coolnikitav/learning/assets/30304422/7aac1af5-9a13-4fc1-951b-9820e4237f07)

Side rows, manufacturing grid

![image](https://github.com/coolnikitav/learning/assets/30304422/f554aed7-44ba-44e2-962d-e7eb45b2e52a)

![image](https://github.com/coolnikitav/learning/assets/30304422/edd26867-d973-4561-ae9c-8b9a66bdbd48)

# Floorplanning and IO placement
Q: What are the different types of ports?
Q: What is NDR and what signal typically uses it and why?
Q: What are blockeages?
Q: Define good port placement.

![image](https://github.com/coolnikitav/learning/assets/30304422/ccadb597-3538-467a-976f-f80b71332136)

Data cannot be in a bidirectional port. Those ports are usually used for power.

NDR - non default rule. Clock usually doesnt use default spacing because it switches frequently, creaing lots of noise.

![image](https://github.com/coolnikitav/learning/assets/30304422/94708162-5206-449f-85ba-1fed28b6db84)

Blockages block empty area without ports, so ports arent applied there.

![image](https://github.com/coolnikitav/learning/assets/30304422/51bb0e99-123e-49e3-af64-f9a5f4af5a50)
