# Verilog ðŸ“‘

![Verilog_Cheat_Sheet-1](https://user-images.githubusercontent.com/96662693/188354603-f4984989-bc1d-429f-87f3-9dc703ae6865.png)
![Verilog_Cheat_Sheet-2](https://user-images.githubusercontent.com/96662693/188354608-87e14c3c-ee02-4bdc-89e6-3eacd2816cfa.png)
