// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1962\sampleModel1962_5_sub_sub\Mysubsystem_11.v
// Created: 2024-08-16 02:01:57
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_11
// Source Path: sampleModel1962_5_sub_sub/Subsystem/Subsystem/Mysubsystem_11
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_11
          (In1,
           Out1);


  input   In1;
  output  [7:0] Out1;  // uint8


  wire bitMask_for_cfblk3;
  wire cfblk3_out1;
  wire [7:0] cfblk170_out1;  // uint8


  assign bitMask_for_cfblk3 = 1'b1;



  assign cfblk3_out1 = In1 & bitMask_for_cfblk3;



  assign cfblk170_out1 = {7'b0, cfblk3_out1};



  assign Out1 = cfblk170_out1;

endmodule  // Mysubsystem_11

