GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\ddr3_1_2code.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\ddr3_1_2code.v":4391)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\ddr3_1_2code.v":4391)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\ddr3_1_2code.v":4391)
WARN  (EX3801) : Parameter '**' becomes localparam in '**' with formal parameter declaration list("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\ddr3_1_2code.v":4391)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v'
Analyzing included file 'ddr3_name.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v":2)
Analyzing included file 'DDR3_define.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v":3)
Back to file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v":3)
Analyzing included file 'gwmc_param.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v":60)
Back to file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v":60)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\gwmc_local_param.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v":61)
Back to file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v":61)
Compiling module 'DDR3_Memory_Interface_Top'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v":5)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\ddr3_1_2code.v":4391)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\ddr3_1_2code.v":4391)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\ddr3_1_2code.v":4391)
WARN  (EX1998) : Net '**' does not have a driver("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\ddr3_1_2code.v":4391)
NOTE  (EX0101) : Current top module is "DDR3_Memory_Interface_Top"
[5%] Running netlist conversion ...
WARN  (CV0018) : Input addr[27] is unused("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v":73)
WARN  (CV0016) : Input ref_req is unused("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\DDR3_TOP.v":86)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "~IN_FIFO.DDR3_Memory_Interface_Top" instantiated to "u_in_fifo" is swept in optimizing("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\ddr3_1_2code.v":4391)
WARN  (NL0002) : The module "~OUT_FIFO.DDR3_Memory_Interface_Top" instantiated to "u_out_fifo" is swept in optimizing("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\ddr3_1_2code.v":4391)
WARN  (NL0002) : The module "~ddr_phy_reset_gen.DDR3_Memory_Interface_Top" instantiated to "u_ddr_phy_reset_gen" is swept in optimizing("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\DDR3\data\ddr3_1_2\ddr3_1_2code.v":4391)
[95%] Generate netlist file "E:\myWork\IP\releaseVerify\RefDesign\Memory_Control\DDR3\Gowin_DDR3_Memory_Interface_RefDesign\DDR3_MC_PHY_1vs2\project\src\ddr3_memory_interface\temp\DDR3\ddr3_memory_interface.vg" completed
Generate template file "E:\myWork\IP\releaseVerify\RefDesign\Memory_Control\DDR3\Gowin_DDR3_Memory_Interface_RefDesign\DDR3_MC_PHY_1vs2\project\src\ddr3_memory_interface\temp\DDR3\ddr3_memory_interface_tmp.v" completed
[100%] Generate report file "E:\myWork\IP\releaseVerify\RefDesign\Memory_Control\DDR3\Gowin_DDR3_Memory_Interface_RefDesign\DDR3_MC_PHY_1vs2\project\src\ddr3_memory_interface\temp\DDR3\ddr3_memory_interface_syn.rpt.html" completed
GowinSynthesis finish
