{
  "design": {
    "design_info": {
      "boundary_crc": "0xE1234BAD2E30934B",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../bram_dma_loop.gen/sources_1/bd/M_AXI_FULL_v1_0_bfm_1",
      "name": "M_AXI_FULL_v1_0_bfm_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "M_AXI_FULL_0": "",
      "slave_0": ""
    },
    "ports": {
      "ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ARESETN"
          },
          "CLK_DOMAIN": {
            "value": "M_AXI_FULL_v1_0_bfm_1_ACLK"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "ARESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "M00_AXI_INIT_AXI_TXN": {
        "direction": "I"
      },
      "M00_AXI_ERROR": {
        "direction": "O"
      },
      "M00_AXI_TXN_DONE": {
        "direction": "O"
      }
    },
    "components": {
      "M_AXI_FULL_0": {
        "vlnv": "xilinx.com:user:M_AXI_FULL:1.0",
        "xci_name": "M_AXI_FULL_v1_0_bfm_1_M_AXI_FULL_0_0",
        "xci_path": "ip\\M_AXI_FULL_v1_0_bfm_1_M_AXI_FULL_0_0\\M_AXI_FULL_v1_0_bfm_1_M_AXI_FULL_0_0.xci",
        "inst_hier_path": "M_AXI_FULL_0",
        "interface_ports": {
          "M00_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M00_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M00_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "slave_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "M_AXI_FULL_v1_0_bfm_1_slave_0_0",
        "xci_path": "ip\\M_AXI_FULL_v1_0_bfm_1_slave_0_0\\M_AXI_FULL_v1_0_bfm_1_slave_0_0.xci",
        "inst_hier_path": "slave_0",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          },
          "PROTOCOL": {
            "value": "AXI4"
          }
        }
      }
    },
    "interface_nets": {
      "M_AXI_FULL_0_M00_AXI": {
        "interface_ports": [
          "slave_0/S_AXI",
          "M_AXI_FULL_0/M00_AXI"
        ]
      }
    },
    "nets": {
      "aclk_net": {
        "ports": [
          "ACLK",
          "slave_0/aclk",
          "M_AXI_FULL_0/m00_axi_aclk"
        ]
      },
      "aresetn_net": {
        "ports": [
          "ARESETN",
          "slave_0/aresetn",
          "M_AXI_FULL_0/m00_axi_aresetn"
        ]
      },
      "error_00": {
        "ports": [
          "M_AXI_FULL_0/m00_axi_error",
          "M00_AXI_ERROR"
        ]
      },
      "init_axi_txn_00": {
        "ports": [
          "M00_AXI_INIT_AXI_TXN",
          "M_AXI_FULL_0/m00_axi_init_axi_txn"
        ]
      },
      "txn_done_00": {
        "ports": [
          "M_AXI_FULL_0/m00_axi_txn_done",
          "M00_AXI_TXN_DONE"
        ]
      }
    },
    "addressing": {
      "/M_AXI_FULL_0": {
        "address_spaces": {
          "M00_AXI": {
            "segments": {
              "SEG_slave_0_Reg": {
                "address_block": "/slave_0/S_AXI/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}