[11/24 19:01:45      0s] 
[11/24 19:01:45      0s] Cadence Innovus(TM) Implementation System.
[11/24 19:01:45      0s] Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/24 19:01:45      0s] 
[11/24 19:01:45      0s] Version:	v22.33-s094_1, built Fri Aug 25 16:48:21 PDT 2023
[11/24 19:01:45      0s] Options:	
[11/24 19:01:45      0s] Date:		Sun Nov 24 19:01:45 2024
[11/24 19:01:45      0s] Host:		ei-vm-011 (x86_64 w/Linux 4.18.0-553.22.1.el8_10.x86_64) (24cores*24cpus*QEMU Virtual CPU version 2.5+ 512KB)
[11/24 19:01:45      0s] OS:		Red Hat Enterprise Linux 8.10 (Green Obsidian)
[11/24 19:01:45      0s] 
[11/24 19:01:45      0s] License:
[11/24 19:01:45      0s] 		[19:01:45.434084] Configured Lic search path (21.01-s002): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[11/24 19:01:45      0s] 		invs	Innovus Implementation System	22.1	checkout succeeded
[11/24 19:01:45      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/24 19:01:59     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v22.33-s094_1 (64bit) 08/25/2023 16:48 (Linux 3.10.0-693.el7.x86_64)
[11/24 19:02:01     14s] @(#)CDS: NanoRoute 22.33-s094_1 NR230808-0153/22_13-UB (database version 18.20.615_1) {superthreading v2.20}
[11/24 19:02:01     14s] @(#)CDS: AAE 22.13-s029 (64bit) 08/25/2023 (Linux 3.10.0-693.el7.x86_64)
[11/24 19:02:01     14s] @(#)CDS: CTE 22.13-s030_1 () Aug 22 2023 02:51:11 ( )
[11/24 19:02:01     14s] @(#)CDS: SYNTECH 22.13-s015_1 () Aug 20 2023 22:21:55 ( )
[11/24 19:02:01     14s] @(#)CDS: CPE v22.13-s082
[11/24 19:02:01     14s] @(#)CDS: IQuantus/TQuantus 21.2.2-s211 (64bit) Tue Jun 20 22:12:10 PDT 2023 (Linux 3.10.0-693.el7.x86_64)
[11/24 19:02:01     14s] @(#)CDS: OA 22.60-p088 Tue Mar 21 03:05:14 2023
[11/24 19:02:01     14s] @(#)CDS: SGN 22.20-d001 (02-Jan-2023) (64 bit executable, TkQt5.9.1)
[11/24 19:02:01     14s] @(#)CDS: RCDB 11.15.0
[11/24 19:02:01     14s] @(#)CDS: STYLUS 22.11-s006_1 (04/03/2023 03:37 PDT)
[11/24 19:02:01     14s] @(#)CDS: IntegrityPlanner-22.13-12028 (22.13) (2023-07-13 13:54:54+0800)
[11/24 19:02:01     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_232628_ei-vm-011_cae1_86G6jk.

[11/24 19:02:01     14s] Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.
[11/24 19:02:02     15s] 
[11/24 19:02:02     15s] **INFO:  MMMC transition support version v31-84 
[11/24 19:02:02     15s] 
[11/24 19:02:02     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/24 19:02:02     15s] <CMD> suppressMessage ENCEXT-2799
[11/24 19:02:02     15s] <CMD> getVersion
[11/24 19:02:02     15s] <CMD> getVersion
[11/24 19:02:02     15s] <CMD> getVersion
[11/24 19:02:02     15s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[11/24 19:02:03     15s] [INFO] Loading Pegasus 23.11 fill procedures
[11/24 19:02:03     15s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/24 19:02:03     15s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/24 19:02:03     15s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/24 19:02:03     15s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/24 19:02:03     15s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[11/24 19:02:03     15s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[11/24 19:02:03     15s] <CMD> win
[11/24 19:02:03     15s] <CMD> set enc_check_rename_command_name 1
[11/24 19:03:46     22s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/cae1/cds.lib - Unable to open library gpdk045_v_6_0 at path /mnt/cae_storage_sw/eda/cadence/pdks/gpdk045_v_6_0/gpdk045: Invalid Lib Path..
[11/24 19:03:46     22s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/cae1/cds.lib - Unable to open library sky130_fd_pr_main at path /mnt/cae_storage_sw/eda/cadence/pdks/sky130_release_004a/libs/sky130_fd_pr_main: Invalid Lib Path..
[11/24 19:03:49     22s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/24 19:03:49     22s] <CMD> set conf_qxconf_file NULL
[11/24 19:03:49     22s] <CMD> set conf_qxlib_file NULL
[11/24 19:03:49     22s] <CMD> set dbgDualViewAwareXTree 1
[11/24 19:03:49     22s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[11/24 19:03:49     22s] <CMD> set defHierChar /
[11/24 19:03:49     22s] <CMD> set distributed_client_message_echo 1
[11/24 19:03:49     22s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/24 19:03:49     22s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/24 19:03:49     22s] <CMD> set enc_check_rename_command_name 1
[11/24 19:03:49     22s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/24 19:03:49     22s] <CMD> set init_design_uniquify 1
[11/24 19:03:49     22s] <CMD> set init_gnd_net {VSS VSSA VSSD VSSIO_Q VSSIO G_CORE}
[11/24 19:03:49     22s] <CMD> set init_lef_file {lef/sky130_scl_9T.tlef lef/sky130_scl_9T.lef lef/sky130_fd_io.lef}
[11/24 19:03:49     22s] <CMD> set init_mmmc_file Fabric.view
[11/24 19:03:49     22s] <CMD> set init_original_verilog_files SRC/comb_fabric.v
[11/24 19:03:49     22s] <CMD> set init_pwr_net {VDD VDDIO VDDIO_Q VDDA VCCD VSWITCH VCCHIB P_CORE}
[11/24 19:03:49     22s] <CMD> set init_verilog SRC/post_synth_fabric_netlist.v
[11/24 19:03:49     22s] <CMD> get_message -id GLOBAL-100 -suppress
[11/24 19:03:49     22s] <CMD> get_message -id GLOBAL-100 -suppress
[11/24 19:03:49     22s] <CMD> set latch_time_borrow_mode max_borrow
[11/24 19:03:49     22s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/24 19:03:49     22s] <CMD> set pegDefaultResScaleFactor 1
[11/24 19:03:49     22s] <CMD> set pegDetailResScaleFactor 1
[11/24 19:03:49     22s] <CMD> set pegEnableDualViewForTQuantus 1
[11/24 19:03:49     22s] <CMD> get_message -id GLOBAL-100 -suppress
[11/24 19:03:49     22s] <CMD> get_message -id GLOBAL-100 -suppress
[11/24 19:03:49     22s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/24 19:03:49     22s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/24 19:03:49     22s] <CMD> set timing_library_ca_derate_data_consistency 0
[11/24 19:03:49     22s] <CMD> get_message -id GLOBAL-100 -suppress
[11/24 19:03:49     22s] <CMD> get_message -id GLOBAL-100 -suppress
[11/24 19:03:49     22s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/24 19:03:49     22s] <CMD> set defStreamOutCheckUncolored false
[11/24 19:03:49     22s] <CMD> set init_lef_check_antenna 1
[11/24 19:03:49     22s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/24 19:03:49     22s] <CMD> set lefdefInputCheckColoredShape 0
[11/24 19:03:49     22s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/24 19:03:52     22s] <CMD> init_design
[11/24 19:03:52     22s] #% Begin Load MMMC data ... (date=11/24 19:03:52, mem=1458.7M)
[11/24 19:03:52     22s] #% End Load MMMC data ... (date=11/24 19:03:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1459.9M, current mem=1459.9M)
[11/24 19:03:52     22s] 
[11/24 19:03:52     22s] Loading LEF file lef/sky130_scl_9T.tlef ...
[11/24 19:03:52     22s] 
[11/24 19:03:52     22s] Loading LEF file lef/sky130_scl_9T.lef ...
[11/24 19:03:52     22s] Set DBUPerIGU to M2 pitch 460.
[11/24 19:03:52     22s] 
[11/24 19:03:52     22s] Loading LEF file lef/sky130_fd_io.lef ...
[11/24 19:03:52     22s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[11/24 19:03:52     22s] The NOWIREEXTENSIONATPIN statement will be ignored. See file lef/sky130_fd_io.lef at line 2.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__hvclampv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_amuxsplitv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_amuxsplitv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_analog_pad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_analog_pad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpiovrefv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_hvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_lvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/24 19:03:52     22s] Type 'man IMPLF-63' for more detail.
[11/24 19:03:52     22s] **WARN: (EMS-27):	Message (IMPLF-63) has exceeded the current message display limit of 20.
[11/24 19:03:52     22s] To increase the message display limit, refer to the product command reference manual.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'FILT_IN_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'TIE_WEAK_HI_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'TIE_WEAK_HI_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'PULLUP_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'PULLUP_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'TIE_LO_ESD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'TIE_HI_ESD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'pad<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'pad<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'vohref' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'voutref_dft' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_1_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_1_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'vinref_dft' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_1_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_1_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_0_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_0_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_0_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_0_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-200' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'pad_a_noesd_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/24 19:03:52     22s] To increase the message display limit, refer to the product command reference manual.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'pad_a_noesd_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'tie_lo_esd<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'tie_lo_esd<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'tie_lo_esd' in macro 'sky130_fd_io__top_pwrdetv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_power_lvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_power_lvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 19:03:52     22s] Type 'man IMPLF-201' for more detail.
[11/24 19:03:52     22s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/24 19:03:52     22s] To increase the message display limit, refer to the product command reference manual.
[11/24 19:03:52     22s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/24 19:03:52     22s] Loading view definition file from Fabric.view
[11/24 19:03:52     22s] Reading MAX_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib' ...
[11/24 19:03:52     22s] Read 109 cells in library 'sky130_ss_1.62_125' 
[11/24 19:03:52     22s] Reading MIN_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib' ...
[11/24 19:03:52     23s] Read 109 cells in library 'sky130_ff_1.98_0' 
[11/24 19:03:52     23s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1542.1M, current mem=1481.1M)
[11/24 19:03:52     23s] *** End library_loading (cpu=0.01min, real=0.00min, mem=32.0M, fe_cpu=0.38min, fe_real=2.12min, fe_mem=1478.9M) ***
[11/24 19:03:52     23s] #% Begin Load netlist data ... (date=11/24 19:03:52, mem=1481.1M)
[11/24 19:03:52     23s] *** Begin netlist parsing (mem=1478.9M) ***
[11/24 19:03:52     23s] Created 109 new cells from 2 timing libraries.
[11/24 19:03:52     23s] Reading netlist ...
[11/24 19:03:52     23s] Backslashed names will retain backslash and a trailing blank character.
[11/24 19:03:52     23s] Reading verilog netlist 'SRC/post_synth_fabric_netlist.v'
[11/24 19:03:52     23s] 
[11/24 19:03:52     23s] *** Memory Usage v#1 (Current mem = 1489.859M, initial mem = 635.109M) ***
[11/24 19:03:52     23s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1489.9M) ***
[11/24 19:03:52     23s] #% End Load netlist data ... (date=11/24 19:03:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1500.2M, current mem=1500.2M)
[11/24 19:03:52     23s] Top level cell is fpga_top.
[11/24 19:03:52     23s] Hooked 218 DB cells to tlib cells.
[11/24 19:03:52     23s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1505.5M, current mem=1505.5M)
[11/24 19:03:52     23s] Starting recursive module instantiation check.
[11/24 19:03:52     23s] No recursion found.
[11/24 19:03:52     23s] Building hierarchical netlist for Cell fpga_top ...
[11/24 19:03:52     23s] ***** UseNewTieNetMode *****.
[11/24 19:03:52     23s] *** Netlist is unique.
[11/24 19:03:52     23s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[11/24 19:03:52     23s] ** info: there are 975 modules.
[11/24 19:03:52     23s] ** info: there are 11552 stdCell insts.
[11/24 19:03:52     23s] ** info: there are 32 Pad insts.
[11/24 19:03:52     23s] 
[11/24 19:03:52     23s] *** Memory Usage v#1 (Current mem = 1551.773M, initial mem = 635.109M) ***
[11/24 19:03:52     23s] Initializing I/O assignment ...
[11/24 19:03:52     23s] Adjusting Core to Left to: 0.1000. Core to Bottom to: 0.1000.
[11/24 19:03:52     23s] Start create_tracks
[11/24 19:03:52     23s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[11/24 19:03:52     23s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[11/24 19:03:52     23s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[11/24 19:03:53     23s] Extraction setup Started 
[11/24 19:03:53     23s] eee: Trim Metal Layers: { }
[11/24 19:03:53     23s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/24 19:03:53     23s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/24 19:03:53     23s] eee: __QRC_SADV_USE_LE__ is set 0
[11/24 19:03:53     23s] eee: Metal Layer Id 1 is met1 
[11/24 19:03:53     23s] eee: Metal Layer Id 2 is met2 
[11/24 19:03:53     23s] eee: Metal Layer Id 3 is met3 
[11/24 19:03:53     23s] eee: Metal Layer Id 4 is met4 
[11/24 19:03:53     23s] eee: Metal Layer Id 5 is met5 
[11/24 19:03:53     23s] eee: Via Layer Id 33 is mcon 
[11/24 19:03:53     23s] eee: Via Layer Id 34 is via 
[11/24 19:03:53     23s] eee: Via Layer Id 35 is via2 
[11/24 19:03:53     23s] eee: Via Layer Id 36 is via3 
[11/24 19:03:53     23s] eee: Via Layer Id 37 is via4 
[11/24 19:03:53     23s] eee: Trim Metal Layers: { }
[11/24 19:03:53     23s] Generating auto layer map file.
[11/24 19:03:53     23s] eee:  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[11/24 19:03:53     23s] eee:  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[11/24 19:03:53     23s] eee:  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[11/24 19:03:53     23s] eee:  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[11/24 19:03:53     23s] eee:  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[11/24 19:03:53     23s] eee:  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[11/24 19:03:53     23s] eee:  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[11/24 19:03:53     23s] eee:  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[11/24 19:03:53     23s] eee:  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[11/24 19:03:53     23s] eee: Metal Layer Id 1 mapped to 7 
[11/24 19:03:53     23s] eee: Via Layer Id 1 mapped to 8 
[11/24 19:03:53     23s] eee: Metal Layer Id 2 mapped to 9 
[11/24 19:03:53     23s] eee: Via Layer Id 2 mapped to 10 
[11/24 19:03:53     23s] eee: Metal Layer Id 3 mapped to 11 
[11/24 19:03:53     23s] eee: Via Layer Id 3 mapped to 12 
[11/24 19:03:53     23s] eee: Metal Layer Id 4 mapped to 13 
[11/24 19:03:53     23s] eee: Via Layer Id 4 mapped to 14 
[11/24 19:03:53     23s] eee: Metal Layer Id 5 mapped to 15 
[11/24 19:03:53     23s] eee: TechFile: lef/qrcTechFile_RCgen
[11/24 19:03:53     23s] eee: HoWee: 0 0 0 0 0 
[11/24 19:03:53     23s] eee: Erosn: 0 0 0 0 0 
[11/24 19:03:53     23s] eee: pegPreRouteEnableSaveRestoreRCPatterns=1, retVal=1, doesAnyTechFileNeedExtraction=1
[11/24 19:03:53     23s] eee: Reading patterns meta data.
[11/24 19:03:53     23s] eee: PatternAvail=0, PreRoutePatternReadFailed=1
[11/24 19:03:53     23s] eee: Restore PreRoute Pattern Extraction data failed.
[11/24 19:03:53     23s] Importing multi-corner technology file(s) for preRoute extraction...
[11/24 19:03:53     23s] lef/qrcTechFile_RCgen
[11/24 19:03:53     23s] eee: Metal Layer Id 1 is met1 
[11/24 19:03:53     23s] eee: Metal Layer Id 2 is met2 
[11/24 19:03:53     23s] eee: Metal Layer Id 3 is met3 
[11/24 19:03:53     23s] eee: Metal Layer Id 4 is met4 
[11/24 19:03:53     23s] eee: Metal Layer Id 5 is met5 
[11/24 19:03:53     23s] eee: Via Layer Id 33 is mcon 
[11/24 19:03:53     23s] eee: Via Layer Id 34 is via 
[11/24 19:03:53     23s] eee: Via Layer Id 35 is via2 
[11/24 19:03:53     23s] eee: Via Layer Id 36 is via3 
[11/24 19:03:53     23s] eee: Via Layer Id 37 is via4 
[11/24 19:03:53     23s] eee: Trim Metal Layers: { }
[11/24 19:03:53     23s] Generating auto layer map file.
[11/24 19:03:53     23s] eee:  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[11/24 19:03:53     23s] eee:  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[11/24 19:03:53     23s] eee:  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[11/24 19:03:53     23s] eee:  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[11/24 19:03:53     23s] eee:  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[11/24 19:03:53     23s] eee:  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[11/24 19:03:53     23s] eee:  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[11/24 19:03:53     23s] eee:  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[11/24 19:03:53     23s] eee:  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[11/24 19:03:53     23s] eee: Metal Layer Id 1 mapped to 7 
[11/24 19:03:53     23s] eee: Via Layer Id 1 mapped to 8 
[11/24 19:03:53     23s] eee: Metal Layer Id 2 mapped to 9 
[11/24 19:03:53     23s] eee: Via Layer Id 2 mapped to 10 
[11/24 19:03:53     23s] eee: Metal Layer Id 3 mapped to 11 
[11/24 19:03:53     23s] eee: Via Layer Id 3 mapped to 12 
[11/24 19:03:53     23s] eee: Metal Layer Id 4 mapped to 13 
[11/24 19:03:53     23s] eee: Via Layer Id 4 mapped to 14 
[11/24 19:03:53     23s] eee: Metal Layer Id 5 mapped to 15 
[11/24 19:03:54     24s] Completed (cpu: 0:00:01.1 real: 0:00:01.0)
[11/24 19:03:54     24s] Set Shrink Factor to 1.00000
[11/24 19:03:54     24s] Summary of Active RC-Corners : 
[11/24 19:03:54     24s]  
[11/24 19:03:54     24s]  Analysis View: VIEW_SETUP
[11/24 19:03:54     24s]     RC-Corner Name        : RC_CORNER
[11/24 19:03:54     24s]     RC-Corner Index       : 0
[11/24 19:03:54     24s]     RC-Corner Temperature : 25 Celsius
[11/24 19:03:54     24s]     RC-Corner Cap Table   : ''
[11/24 19:03:54     24s]     RC-Corner PreRoute Res Factor         : 1
[11/24 19:03:54     24s]     RC-Corner PreRoute Cap Factor         : 1
[11/24 19:03:54     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/24 19:03:54     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/24 19:03:54     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/24 19:03:54     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/24 19:03:54     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/24 19:03:54     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/24 19:03:54     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/24 19:03:54     24s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/24 19:03:54     24s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[11/24 19:03:54     24s]  
[11/24 19:03:54     24s]  Analysis View: VIEW_HOLD
[11/24 19:03:54     24s]     RC-Corner Name        : RC_CORNER
[11/24 19:03:54     24s]     RC-Corner Index       : 0
[11/24 19:03:54     24s]     RC-Corner Temperature : 25 Celsius
[11/24 19:03:54     24s]     RC-Corner Cap Table   : ''
[11/24 19:03:54     24s]     RC-Corner PreRoute Res Factor         : 1
[11/24 19:03:54     24s]     RC-Corner PreRoute Cap Factor         : 1
[11/24 19:03:54     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/24 19:03:54     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/24 19:03:54     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/24 19:03:54     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/24 19:03:54     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/24 19:03:54     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/24 19:03:54     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/24 19:03:54     24s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/24 19:03:54     24s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[11/24 19:03:54     24s] eee: Trim Metal Layers: { }
[11/24 19:03:54     24s] eee: RC Grid Memory allocated=86640
[11/24 19:03:54     24s] eee: LayerId=1 widthSet size=1
[11/24 19:03:54     24s] eee: LayerId=2 widthSet size=1
[11/24 19:03:54     24s] eee: LayerId=3 widthSet size=1
[11/24 19:03:54     24s] eee: LayerId=4 widthSet size=1
[11/24 19:03:54     24s] eee: LayerId=5 widthSet size=1
[11/24 19:03:54     24s] eee: Total RC Grid memory=86640
[11/24 19:03:54     24s] Updating RC grid for preRoute extraction ...
[11/24 19:03:54     24s] eee: Metal Layers Info:
[11/24 19:03:54     24s] eee: L: met1 met2 met3 met4 met5
[11/24 19:03:54     24s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/24 19:03:54     24s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/24 19:03:54     24s] eee: pegSigSF=1.070000
[11/24 19:03:54     24s] Initializing multi-corner resistance tables ...
[11/24 19:03:54     24s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/24 19:03:54     24s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/24 19:03:54     24s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/24 19:03:54     24s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/24 19:03:54     24s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/24 19:03:54     24s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/24 19:03:54     24s] eee: LAM-FP: thresh=1 ; dimX=3304.347826 ; dimY=3304.347826 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/24 19:03:54     24s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.332500 newSi=0.000000 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/24 19:03:54     24s] eee: NetCapCache creation started. (Current Mem: 1802.562M) 
[11/24 19:03:54     24s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 1802.562M) 
[11/24 19:03:54     24s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/24 19:03:54     24s] *Info: initialize multi-corner CTS.
[11/24 19:03:54     24s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1812.6M, current mem=1570.6M)
[11/24 19:03:54     24s] Reading timing constraints file 'SDC/global_ports.sdc' ...
[11/24 19:03:54     24s] Current (total cpu=0:00:25.0, real=0:02:09, peak res=1950.1M, current mem=1950.1M)
[11/24 19:03:54     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/global_ports.sdc, Line 10).
[11/24 19:03:54     24s] 
[11/24 19:03:54     25s] INFO (CTE): Reading of timing constraints file SDC/global_ports.sdc completed, with 1 WARNING
[11/24 19:03:54     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1951.8M, current mem=1951.8M)
[11/24 19:03:54     25s] Current (total cpu=0:00:25.0, real=0:02:09, peak res=1951.8M, current mem=1951.8M)
[11/24 19:03:54     25s] Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
[11/24 19:03:54     25s] Current (total cpu=0:00:25.1, real=0:02:09, peak res=1951.8M, current mem=1951.8M)
[11/24 19:03:54     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__0_.sdc, Line 10).
[11/24 19:03:54     25s] 
[11/24 19:03:54     25s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__0_.sdc completed, with 1 WARNING
[11/24 19:03:54     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1993.1M, current mem=1993.1M)
[11/24 19:03:54     25s] Current (total cpu=0:00:25.1, real=0:02:09, peak res=1993.1M, current mem=1993.1M)
[11/24 19:03:54     25s] Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
[11/24 19:03:54     25s] Current (total cpu=0:00:25.1, real=0:02:09, peak res=1993.1M, current mem=1993.1M)
[11/24 19:03:54     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__1_.sdc, Line 10).
[11/24 19:03:54     25s] 
[11/24 19:03:54     25s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__1_.sdc completed, with 1 WARNING
[11/24 19:03:54     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1993.2M, current mem=1993.2M)
[11/24 19:03:54     25s] Current (total cpu=0:00:25.2, real=0:02:09, peak res=1993.2M, current mem=1993.2M)
[11/24 19:03:54     25s] Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
[11/24 19:03:54     25s] Current (total cpu=0:00:25.2, real=0:02:09, peak res=1993.2M, current mem=1993.2M)
[11/24 19:03:54     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_0__1_.sdc, Line 10).
[11/24 19:03:54     25s] 
[11/24 19:03:54     25s] INFO (CTE): Reading of timing constraints file SDC/cby_0__1_.sdc completed, with 1 WARNING
[11/24 19:03:54     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1993.9M, current mem=1993.8M)
[11/24 19:03:54     25s] Current (total cpu=0:00:25.3, real=0:02:09, peak res=1993.9M, current mem=1993.8M)
[11/24 19:03:54     25s] Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
[11/24 19:03:54     25s] Current (total cpu=0:00:25.3, real=0:02:09, peak res=1993.9M, current mem=1993.8M)
[11/24 19:03:54     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_1__1_.sdc, Line 10).
[11/24 19:03:54     25s] 
[11/24 19:03:54     25s] INFO (CTE): Reading of timing constraints file SDC/cby_1__1_.sdc completed, with 1 WARNING
[11/24 19:03:55     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1994.3M, current mem=1994.3M)
[11/24 19:03:55     25s] Current (total cpu=0:00:25.4, real=0:02:10, peak res=1994.3M, current mem=1994.3M)
[11/24 19:03:55     25s] Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
[11/24 19:03:55     25s] Current (total cpu=0:00:25.4, real=0:02:10, peak res=1994.3M, current mem=1994.3M)
[11/24 19:03:55     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_clb_.sdc, Line 10).
[11/24 19:03:55     25s] 
[11/24 19:03:55     25s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
[11/24 19:03:55     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1995.1M, current mem=1995.1M)
[11/24 19:03:55     25s] Current (total cpu=0:00:25.9, real=0:02:10, peak res=1995.1M, current mem=1995.1M)
[11/24 19:03:55     25s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle.sdc' ...
[11/24 19:03:55     25s] Current (total cpu=0:00:25.9, real=0:02:10, peak res=1995.1M, current mem=1995.1M)
[11/24 19:03:55     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle.sdc, Line 10).
[11/24 19:03:55     25s] 
[11/24 19:03:55     25s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle.sdc completed, with 1 WARNING
[11/24 19:03:55     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1995.5M, current mem=1995.5M)
[11/24 19:03:55     25s] Current (total cpu=0:00:26.0, real=0:02:10, peak res=1995.5M, current mem=1995.5M)
[11/24 19:03:55     25s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc' ...
[11/24 19:03:55     25s] Current (total cpu=0:00:26.0, real=0:02:10, peak res=1995.5M, current mem=1995.5M)
[11/24 19:03:55     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 10).
[11/24 19:03:55     25s] 
[11/24 19:03:55     25s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
[11/24 19:03:55     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1995.9M, current mem=1995.9M)
[11/24 19:03:55     26s] Current (total cpu=0:00:26.0, real=0:02:10, peak res=1995.9M, current mem=1995.9M)
[11/24 19:03:55     26s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc' ...
[11/24 19:03:55     26s] Current (total cpu=0:00:26.1, real=0:02:10, peak res=1995.9M, current mem=1995.9M)
[11/24 19:03:55     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 10).
[11/24 19:03:55     26s] 
[11/24 19:03:55     26s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
[11/24 19:03:55     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1996.2M, current mem=1996.2M)
[11/24 19:03:55     26s] Current (total cpu=0:00:26.1, real=0:02:10, peak res=1996.2M, current mem=1996.2M)
[11/24 19:03:55     26s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc' ...
[11/24 19:03:55     26s] Current (total cpu=0:00:26.1, real=0:02:10, peak res=1996.2M, current mem=1996.2M)
[11/24 19:03:55     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 10).
[11/24 19:03:55     26s] 
[11/24 19:03:55     26s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
[11/24 19:03:55     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1996.6M, current mem=1996.6M)
[11/24 19:03:55     26s] Current (total cpu=0:00:26.2, real=0:02:10, peak res=1996.6M, current mem=1996.6M)
[11/24 19:03:55     26s] Reading timing constraints file 'SDC/logical_tile_io_mode_io_.sdc' ...
[11/24 19:03:55     26s] Current (total cpu=0:00:26.2, real=0:02:10, peak res=1996.6M, current mem=1996.6M)
[11/24 19:03:55     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_io_mode_io_.sdc, Line 10).
[11/24 19:03:55     26s] 
[11/24 19:03:55     26s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_io_mode_io_.sdc completed, with 1 WARNING
[11/24 19:03:55     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1996.9M, current mem=1996.9M)
[11/24 19:03:55     26s] Current (total cpu=0:00:26.2, real=0:02:10, peak res=1996.9M, current mem=1996.9M)
[11/24 19:03:55     26s] Reading timing constraints file 'SDC/sb_0__0_.sdc' ...
[11/24 19:03:55     26s] Current (total cpu=0:00:26.3, real=0:02:10, peak res=1996.9M, current mem=1996.9M)
[11/24 19:03:55     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__0_.sdc, Line 10).
[11/24 19:03:55     26s] 
[11/24 19:03:55     26s] INFO (CTE): Reading of timing constraints file SDC/sb_0__0_.sdc completed, with 1 WARNING
[11/24 19:03:55     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1997.3M, current mem=1997.3M)
[11/24 19:03:55     26s] Current (total cpu=0:00:26.3, real=0:02:10, peak res=1997.3M, current mem=1997.3M)
[11/24 19:03:55     26s] Reading timing constraints file 'SDC/sb_0__1_.sdc' ...
[11/24 19:03:55     26s] Current (total cpu=0:00:26.3, real=0:02:10, peak res=1997.3M, current mem=1997.3M)
[11/24 19:03:56     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__1_.sdc, Line 10).
[11/24 19:03:56     26s] 
[11/24 19:03:56     26s] INFO (CTE): Reading of timing constraints file SDC/sb_0__1_.sdc completed, with 1 WARNING
[11/24 19:03:56     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1997.7M, current mem=1997.7M)
[11/24 19:03:56     26s] Current (total cpu=0:00:26.4, real=0:02:11, peak res=1997.7M, current mem=1997.7M)
[11/24 19:03:56     26s] Reading timing constraints file 'SDC/sb_1__0_.sdc' ...
[11/24 19:03:56     26s] Current (total cpu=0:00:26.4, real=0:02:11, peak res=1997.7M, current mem=1997.7M)
[11/24 19:03:56     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__0_.sdc, Line 10).
[11/24 19:03:56     26s] 
[11/24 19:03:56     26s] INFO (CTE): Reading of timing constraints file SDC/sb_1__0_.sdc completed, with 1 WARNING
[11/24 19:03:56     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1998.1M, current mem=1998.1M)
[11/24 19:03:56     26s] Current (total cpu=0:00:26.5, real=0:02:11, peak res=1998.1M, current mem=1998.1M)
[11/24 19:03:56     26s] Reading timing constraints file 'SDC/sb_1__1_.sdc' ...
[11/24 19:03:56     26s] Current (total cpu=0:00:26.5, real=0:02:11, peak res=1998.1M, current mem=1998.1M)
[11/24 19:03:56     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__1_.sdc, Line 10).
[11/24 19:03:56     26s] 
[11/24 19:03:56     26s] INFO (CTE): Reading of timing constraints file SDC/sb_1__1_.sdc completed, with 1 WARNING
[11/24 19:03:56     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1998.7M, current mem=1998.6M)
[11/24 19:03:56     26s] Current (total cpu=0:00:26.5, real=0:02:11, peak res=1998.7M, current mem=1998.6M)
[11/24 19:03:56     26s] Reading timing constraints file 'SDC/disable_configurable_memory_outputs.sdc' ...
[11/24 19:03:56     26s] Current (total cpu=0:00:26.6, real=0:02:11, peak res=1998.7M, current mem=1998.6M)
[11/24 19:03:56     26s] INFO (CTE): Constraints read successfully.
[11/24 19:03:56     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1999.4M, current mem=1999.4M)
[11/24 19:03:56     26s] Current (total cpu=0:00:26.6, real=0:02:11, peak res=1999.4M, current mem=1999.4M)
[11/24 19:03:56     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/24 19:03:56     26s] 
[11/24 19:03:56     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/24 19:03:56     26s] Summary for sequential cells identification: 
[11/24 19:03:56     26s]   Identified SBFF number: 16
[11/24 19:03:56     26s]   Identified MBFF number: 0
[11/24 19:03:56     26s]   Identified SB Latch number: 0
[11/24 19:03:56     26s]   Identified MB Latch number: 0
[11/24 19:03:56     26s]   Not identified SBFF number: 0
[11/24 19:03:56     26s]   Not identified MBFF number: 0
[11/24 19:03:56     26s]   Not identified SB Latch number: 0
[11/24 19:03:56     26s]   Not identified MB Latch number: 0
[11/24 19:03:56     26s]   Number of sequential cells which are not FFs: 3
[11/24 19:03:56     26s] Total number of combinational cells: 87
[11/24 19:03:56     26s] Total number of sequential cells: 19
[11/24 19:03:56     26s] Total number of tristate cells: 3
[11/24 19:03:56     26s] Total number of level shifter cells: 0
[11/24 19:03:56     26s] Total number of power gating cells: 0
[11/24 19:03:56     26s] Total number of isolation cells: 0
[11/24 19:03:56     26s] Total number of power switch cells: 0
[11/24 19:03:56     26s] Total number of pulse generator cells: 0
[11/24 19:03:56     26s] Total number of always on buffers: 0
[11/24 19:03:56     26s] Total number of retention cells: 0
[11/24 19:03:56     26s] Total number of physical cells: 0
[11/24 19:03:56     26s] List of usable buffers: BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8
[11/24 19:03:56     26s] Total number of usable buffers: 7
[11/24 19:03:56     26s] List of unusable buffers:
[11/24 19:03:56     26s] Total number of unusable buffers: 0
[11/24 19:03:56     26s] List of usable inverters: CLKINVX1 INVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX16 INVX2 INVX4 INVX8
[11/24 19:03:56     26s] Total number of usable inverters: 9
[11/24 19:03:56     26s] List of unusable inverters:
[11/24 19:03:56     26s] Total number of unusable inverters: 0
[11/24 19:03:56     26s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[11/24 19:03:56     26s] Total number of identified usable delay cells: 4
[11/24 19:03:56     26s] List of identified unusable delay cells:
[11/24 19:03:56     26s] Total number of identified unusable delay cells: 0
[11/24 19:03:56     26s] 
[11/24 19:03:56     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/24 19:03:56     26s] 
[11/24 19:03:56     26s] TimeStamp Deleting Cell Server Begin ...
[11/24 19:03:56     26s] 
[11/24 19:03:56     26s] TimeStamp Deleting Cell Server End ...
[11/24 19:03:56     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2010.1M, current mem=2001.1M)
[11/24 19:03:56     26s] 
[11/24 19:03:56     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 19:03:56     26s] Summary for sequential cells identification: 
[11/24 19:03:56     26s]   Identified SBFF number: 16
[11/24 19:03:56     26s]   Identified MBFF number: 0
[11/24 19:03:56     26s]   Identified SB Latch number: 0
[11/24 19:03:56     26s]   Identified MB Latch number: 0
[11/24 19:03:56     26s]   Not identified SBFF number: 0
[11/24 19:03:56     26s]   Not identified MBFF number: 0
[11/24 19:03:56     26s]   Not identified SB Latch number: 0
[11/24 19:03:56     26s]   Not identified MB Latch number: 0
[11/24 19:03:56     26s]   Number of sequential cells which are not FFs: 3
[11/24 19:03:56     26s]  Visiting view : VIEW_SETUP
[11/24 19:03:56     26s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[11/24 19:03:56     26s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[11/24 19:03:56     26s]  Visiting view : VIEW_HOLD
[11/24 19:03:56     26s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[11/24 19:03:56     26s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[11/24 19:03:56     26s] TLC MultiMap info (StdDelay):
[11/24 19:03:56     26s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[11/24 19:03:56     26s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[11/24 19:03:56     26s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[11/24 19:03:56     26s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[11/24 19:03:56     26s]  Setting StdDelay to: 58.5ps
[11/24 19:03:56     26s] 
[11/24 19:03:56     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 19:03:56     26s] 
[11/24 19:03:56     26s] TimeStamp Deleting Cell Server Begin ...
[11/24 19:03:56     26s] 
[11/24 19:03:56     26s] TimeStamp Deleting Cell Server End ...
[11/24 19:03:56     26s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/24 19:03:56     26s] Type 'man IMPSYC-2' for more detail.
[11/24 19:03:56     26s] 
[11/24 19:03:56     26s] *** Summary of all messages that are not suppressed in this session:
[11/24 19:03:56     26s] Severity  ID               Count  Summary                                  
[11/24 19:03:56     26s] WARNING   IMPLF-63            35  The layer '%s' referenced %s is not foun...
[11/24 19:03:56     26s] WARNING   IMPLF-200           95  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/24 19:03:56     26s] WARNING   IMPLF-201           82  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/24 19:03:56     26s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[11/24 19:03:56     26s] WARNING   TCLCMD-1461         15  Skipped unsupported command: %s          
[11/24 19:03:56     26s] *** Message Summary: 228 warning(s), 0 error(s)
[11/24 19:03:56     26s] 
[11/24 19:41:40    162s] <CMD> floorPlan -site CoreSite -noSnapToGrid -d 2118.665 2118.665 80 80 80 80
[11/24 19:41:40    162s] Start create_tracks
[11/24 19:41:40    162s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[11/24 19:41:40    162s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[11/24 19:41:40    162s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[11/24 19:41:40    162s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/24 19:41:40    162s] <CMD> loadIoFile IO_PAD.io
[11/24 19:41:40    162s] Reading IO assignment file "IO_PAD.io" ...
[11/24 19:41:40    162s] <CMD> setDesignMode -process 130
[11/24 19:41:40    162s] ##  Process: 130           (User Set)               
[11/24 19:41:40    162s] ##     Node: (not set)                           
[11/24 19:41:40    162s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/24 19:41:40    162s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[11/24 19:41:40    162s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/24 19:41:40    162s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/24 19:41:40    162s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/24 19:41:40    162s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[11/24 19:41:40    162s] 11552 new pwr-pin connections were made to global net 'VDD'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[11/24 19:41:40    162s] 11552 new gnd-pin connections were made to global net 'VSS'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VDD -type pgpin -pin VDDIO -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VSS -type pgpin -pin VSSIO -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VSS -type pgpin -pin VSSD -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VDD -type pgpin -pin VSWITCH -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VDD -type pgpin -pin VDDA -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VSS -type pgpin -pin VSSA -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VDD -type pgpin -pin VDDIO_Q -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VSS -type pgpin -pin VSSIO_Q -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VDD -type pgpin -pin P_CORE -override -verbose -netlistOverride
[11/24 19:41:40    162s] 3 new pwr-pin connections were made to global net 'VDD'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VSS -type pgpin -pin G_CORE -override -verbose -netlistOverride
[11/24 19:41:40    162s] 2 new gnd-pin connections were made to global net 'VSS'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VDDIO -type pgpin -pin VDDIO -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new pwr-pin connections were made to global net 'VDDIO'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VDDIO_Q -type pgpin -pin VDDIO_Q -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new pwr-pin connections were made to global net 'VDDIO_Q'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VDDIA -type pgpin -pin VDDIA -override -verbose -netlistOverride
[11/24 19:41:40    162s] **ERROR: (IMPDB-1216):	The global net 'VDDIA' specified in the global net connection(GNC) rule doesn't exist in the design.
Type 'man IMPDB-1216' for more detail.
[11/24 19:41:40    162s] <CMD> globalNetConnect VCCD -type pgpin -pin VCCD -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new pwr-pin connections were made to global net 'VCCD'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VSWITCH -type pgpin -pin VSWITCH -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new pwr-pin connections were made to global net 'VSWITCH'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VCCHIB -type pgpin -pin VCCHIB -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new pwr-pin connections were made to global net 'VCCHIB'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VSSA -type pgpin -pin VSSA -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new gnd-pin connections were made to global net 'VSSA'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VSSD -type pgpin -pin VSSD -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new gnd-pin connections were made to global net 'VSSD'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VSSIO_Q -type pgpin -pin VSSIO_Q -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new gnd-pin connections were made to global net 'VSSIO_Q'.
[11/24 19:41:40    162s] <CMD> globalNetConnect VSSIO -type pgpin -pin VSSIO -override -verbose -netlistOverride
[11/24 19:41:40    162s] 44 new gnd-pin connections were made to global net 'VSSIO'.
[11/24 19:41:40    162s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 20 bottom 20 left 20 right 20} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/24 19:41:40    162s] #% Begin addRing (date=11/24 19:41:40, mem=2233.5M)
[11/24 19:41:40    162s] 
[11/24 19:41:40    162s] 
[11/24 19:41:40    162s] viaInitial starts at Sun Nov 24 19:41:40 2024
viaInitial ends at Sun Nov 24 19:41:40 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Ring generation is complete.
[11/24 19:41:40    162s] vias are now being generated.
[11/24 19:41:40    162s] addRing created 8 wires.
[11/24 19:41:40    162s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/24 19:41:40    162s] +--------+----------------+----------------+
[11/24 19:41:40    162s] |  Layer |     Created    |     Deleted    |
[11/24 19:41:40    162s] +--------+----------------+----------------+
[11/24 19:41:40    162s] |  met4  |        4       |       NA       |
[11/24 19:41:40    162s] |  via4  |        8       |        0       |
[11/24 19:41:40    162s] |  met5  |        4       |       NA       |
[11/24 19:41:40    162s] +--------+----------------+----------------+
[11/24 19:41:40    162s] #% End addRing (date=11/24 19:41:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2236.4M, current mem=2236.4M)
[11/24 19:41:40    162s] <CMD> addStripe -nets {VDD VSS} -layer met4 -direction vertical -width 5 -spacing 5 -set_to_set_distance 120 -start_from left -start_offset 120 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit met5 -padcore_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/24 19:41:40    162s] #% Begin addStripe (date=11/24 19:41:40, mem=2236.4M)
[11/24 19:41:40    162s] 
[11/24 19:41:40    162s] Initialize fgc environment(mem: 2257.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Starting stripe generation ...
[11/24 19:41:40    162s] Non-Default Mode Option Settings :
[11/24 19:41:40    162s]   NONE
[11/24 19:41:40    162s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.4M)
[11/24 19:41:40    162s] Stripe generation is complete.
[11/24 19:41:40    162s] vias are now being generated.
[11/24 19:41:40    162s] addStripe created 24 wires.
[11/24 19:41:40    162s] ViaGen created 48 vias, deleted 0 via to avoid violation.
[11/24 19:41:40    162s] +--------+----------------+----------------+
[11/24 19:41:40    162s] |  Layer |     Created    |     Deleted    |
[11/24 19:41:40    162s] +--------+----------------+----------------+
[11/24 19:41:40    162s] |  met4  |       24       |       NA       |
[11/24 19:41:40    162s] |  via4  |       48       |        0       |
[11/24 19:41:40    162s] +--------+----------------+----------------+
[11/24 19:41:40    162s] #% End addStripe (date=11/24 19:41:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2237.6M, current mem=2237.6M)
[11/24 19:41:40    162s] <CMD> setPlaceMode -fp false
[11/24 19:41:45    162s] <CMD> fit
[11/24 19:42:38    166s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/24 19:42:38    166s] <CMD> sroute -connect { blockPin padPin corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[11/24 19:42:38    166s] *** Begin SPECIAL ROUTE on Sun Nov 24 19:42:38 2024 ***
[11/24 19:42:38    166s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[11/24 19:42:38    166s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.22.1.el8_10.x86_64 x86_64 3.79Ghz)
[11/24 19:42:38    166s] 
[11/24 19:42:38    166s] Begin option processing ...
[11/24 19:42:38    166s] srouteConnectPowerBump set to false
[11/24 19:42:38    166s] routeSelectNet set to "VDD VSS"
[11/24 19:42:38    166s] routeSpecial set to true
[11/24 19:42:38    166s] srouteBlockPin set to "useLef"
[11/24 19:42:38    166s] srouteBottomLayerLimit set to 1
[11/24 19:42:38    166s] srouteBottomTargetLayerLimit set to 1
[11/24 19:42:38    166s] srouteConnectConverterPin set to false
[11/24 19:42:38    166s] srouteCrossoverViaBottomLayer set to 1
[11/24 19:42:38    166s] srouteCrossoverViaTopLayer set to 5
[11/24 19:42:38    166s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/24 19:42:38    166s] srouteFollowCorePinEnd set to 3
[11/24 19:42:38    166s] srouteFollowPadPin set to false
[11/24 19:42:38    166s] srouteJogControl set to "preferWithChanges differentLayer"
[11/24 19:42:38    166s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/24 19:42:38    166s] sroutePadPinAllPorts set to true
[11/24 19:42:38    166s] sroutePreserveExistingRoutes set to true
[11/24 19:42:38    166s] srouteRoutePowerBarPortOnBothDir set to true
[11/24 19:42:38    166s] srouteStopBlockPin set to "nearestTarget"
[11/24 19:42:38    166s] srouteTopLayerLimit set to 5
[11/24 19:42:38    166s] srouteTopTargetLayerLimit set to 5
[11/24 19:42:38    166s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3764.00 megs.
[11/24 19:42:38    166s] 
[11/24 19:42:38    166s] Reading DB technology information...
[11/24 19:42:38    166s] Finished reading DB technology information.
[11/24 19:42:38    166s] Reading floorplan and netlist information...
[11/24 19:42:38    166s] Finished reading floorplan and netlist information.
[11/24 19:42:38    166s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/24 19:42:38    166s] Read in 11 layers, 5 routing layers, 1 overlap layer
[11/24 19:42:38    166s] Read in 121 macros, 17 used
[11/24 19:42:38    166s] Read in 60 components
[11/24 19:42:38    166s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[11/24 19:42:38    166s]   48 pad components: 0 unplaced, 0 placed, 48 fixed
[11/24 19:42:38    166s] Read in 39 logical pins
[11/24 19:42:38    166s] Read in 39 nets
[11/24 19:42:38    166s] Read in 14 special nets, 2 routed
[11/24 19:42:38    166s] Read in 469 terminals
[11/24 19:42:38    166s] 2 nets selected.
[11/24 19:42:38    166s] 
[11/24 19:42:38    166s] Begin power routing ...
[11/24 19:42:38    166s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:42:38    166s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:42:38    166s] Type 'man IMPSR-1256' for more detail.
[11/24 19:42:38    166s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:42:38    166s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:42:38    166s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:42:38    166s] Type 'man IMPSR-1256' for more detail.
[11/24 19:42:38    166s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:42:38    166s] CPU time for VDD FollowPin 0 seconds
[11/24 19:42:38    166s] CPU time for VSS FollowPin 0 seconds
[11/24 19:42:39    166s]   Number of IO ports routed: 0
[11/24 19:42:39    166s]   Number of Block ports routed: 0
[11/24 19:42:39    166s]   Number of Stripe ports routed: 0
[11/24 19:42:39    166s]   Number of Core ports routed: 754
[11/24 19:42:39    166s]   Number of Power Bump ports routed: 0
[11/24 19:42:39    166s]   Number of Followpin connections: 377
[11/24 19:42:39    166s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3766.00 megs.
[11/24 19:42:39    166s] 
[11/24 19:42:39    166s] 
[11/24 19:42:39    166s] 
[11/24 19:42:39    166s]  Begin updating DB with routing results ...
[11/24 19:42:39    166s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/24 19:42:39    166s] Pin and blockage extraction finished
[11/24 19:42:39    166s] 
[11/24 19:42:39    166s] sroute created 1131 wires.
[11/24 19:42:39    166s] ViaGen created 2262 vias, deleted 0 via to avoid violation.
[11/24 19:42:39    166s] +--------+----------------+----------------+
[11/24 19:42:39    166s] |  Layer |     Created    |     Deleted    |
[11/24 19:42:39    166s] +--------+----------------+----------------+
[11/24 19:42:39    166s] |  met1  |      1131      |       NA       |
[11/24 19:42:39    166s] |   via  |       754      |        0       |
[11/24 19:42:39    166s] |  via2  |       754      |        0       |
[11/24 19:42:39    166s] |  via3  |       754      |        0       |
[11/24 19:42:39    166s] +--------+----------------+----------------+
[11/24 19:45:47    177s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/24 19:45:47    177s] <CMD> sroute -connect { blockPin padPin corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { G_CORE P_CORE VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[11/24 19:45:47    177s] *** Begin SPECIAL ROUTE on Sun Nov 24 19:45:47 2024 ***
[11/24 19:45:47    177s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[11/24 19:45:47    177s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.22.1.el8_10.x86_64 x86_64 3.79Ghz)
[11/24 19:45:47    177s] 
[11/24 19:45:47    177s] Begin option processing ...
[11/24 19:45:47    177s] srouteConnectPowerBump set to false
[11/24 19:45:47    177s] routeSelectNet set to "G_CORE P_CORE VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH"
[11/24 19:45:47    177s] routeSpecial set to true
[11/24 19:45:47    177s] srouteBlockPin set to "useLef"
[11/24 19:45:47    177s] srouteBottomLayerLimit set to 1
[11/24 19:45:47    177s] srouteBottomTargetLayerLimit set to 1
[11/24 19:45:47    177s] srouteConnectConverterPin set to false
[11/24 19:45:47    177s] srouteCrossoverViaBottomLayer set to 1
[11/24 19:45:47    177s] srouteCrossoverViaTopLayer set to 5
[11/24 19:45:47    177s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/24 19:45:47    177s] srouteFollowCorePinEnd set to 3
[11/24 19:45:47    177s] srouteFollowPadPin set to false
[11/24 19:45:47    177s] srouteJogControl set to "preferWithChanges differentLayer"
[11/24 19:45:47    177s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/24 19:45:47    177s] sroutePadPinAllPorts set to true
[11/24 19:45:47    177s] sroutePreserveExistingRoutes set to true
[11/24 19:45:47    177s] srouteRoutePowerBarPortOnBothDir set to true
[11/24 19:45:47    177s] srouteStopBlockPin set to "nearestTarget"
[11/24 19:45:47    177s] srouteTopLayerLimit set to 5
[11/24 19:45:47    177s] srouteTopTargetLayerLimit set to 5
[11/24 19:45:47    177s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3766.00 megs.
[11/24 19:45:47    177s] 
[11/24 19:45:47    177s] Reading DB technology information...
[11/24 19:45:47    177s] Finished reading DB technology information.
[11/24 19:45:47    177s] Reading floorplan and netlist information...
[11/24 19:45:47    177s] Finished reading floorplan and netlist information.
[11/24 19:45:47    177s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/24 19:45:47    177s] Read in 11 layers, 5 routing layers, 1 overlap layer
[11/24 19:45:47    177s] Read in 121 macros, 17 used
[11/24 19:45:47    177s] Read in 60 components
[11/24 19:45:47    177s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[11/24 19:45:47    177s]   48 pad components: 0 unplaced, 0 placed, 48 fixed
[11/24 19:45:47    177s] Read in 39 logical pins
[11/24 19:45:47    177s] Read in 39 nets
[11/24 19:45:47    177s] Read in 14 special nets, 2 routed
[11/24 19:45:47    177s] Read in 469 terminals
[11/24 19:45:47    177s] 12 nets selected.
[11/24 19:45:47    177s] 
[11/24 19:45:47    177s] Begin power routing ...
[11/24 19:45:47    177s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the P_CORE net.
[11/24 19:45:47    177s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/24 19:45:47    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the P_CORE net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:45:47    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the P_CORE net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:45:47    177s] Type 'man IMPSR-1256' for more detail.
[11/24 19:45:47    177s] Cannot find any AREAIO class pad pin of net P_CORE. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:45:47    177s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VCCD net.
[11/24 19:45:47    177s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/24 19:45:47    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCCD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:45:47    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VCCD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:45:47    177s] Type 'man IMPSR-1256' for more detail.
[11/24 19:45:47    177s] Cannot find any AREAIO class pad pin of net VCCD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:45:47    177s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VCCHIB net.
[11/24 19:45:47    177s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/24 19:45:47    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCCHIB net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:45:47    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VCCHIB net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:45:47    177s] Type 'man IMPSR-1256' for more detail.
[11/24 19:45:47    177s] Cannot find any AREAIO class pad pin of net VCCHIB. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:45:47    177s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDDA net.
[11/24 19:45:47    177s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/24 19:45:47    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDDA net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:45:47    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDDA net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:45:47    177s] Type 'man IMPSR-1256' for more detail.
[11/24 19:45:47    177s] Cannot find any AREAIO class pad pin of net VDDA. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:45:47    177s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDDIO net.
[11/24 19:45:47    177s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/24 19:45:47    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDDIO net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:45:47    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDDIO net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:45:47    177s] Type 'man IMPSR-1256' for more detail.
[11/24 19:45:47    177s] Cannot find any AREAIO class pad pin of net VDDIO. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:45:47    177s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDDIO_Q net.
[11/24 19:45:47    177s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/24 19:45:47    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDDIO_Q net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:45:47    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDDIO_Q net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:45:47    177s] Type 'man IMPSR-1256' for more detail.
[11/24 19:45:47    177s] Cannot find any AREAIO class pad pin of net VDDIO_Q. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:45:47    177s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSWITCH net.
[11/24 19:45:47    177s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/24 19:45:47    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSWITCH net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:45:47    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSWITCH net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:45:47    177s] Type 'man IMPSR-1256' for more detail.
[11/24 19:45:47    177s] Cannot find any AREAIO class pad pin of net VSWITCH. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:45:47    177s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the G_CORE net.
[11/24 19:45:47    177s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/24 19:45:47    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the G_CORE net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:45:47    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the G_CORE net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:45:47    177s] Type 'man IMPSR-1256' for more detail.
[11/24 19:45:47    177s] Cannot find any AREAIO class pad pin of net G_CORE. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:45:47    177s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSSA net.
[11/24 19:45:47    177s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/24 19:45:47    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSSA net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:45:47    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSSA net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:45:47    177s] Type 'man IMPSR-1256' for more detail.
[11/24 19:45:47    177s] Cannot find any AREAIO class pad pin of net VSSA. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:45:47    177s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSSD net.
[11/24 19:45:47    177s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/24 19:45:47    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSSD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:45:47    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSSD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:45:47    177s] Type 'man IMPSR-1256' for more detail.
[11/24 19:45:47    177s] Cannot find any AREAIO class pad pin of net VSSD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:45:47    177s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSSIO net.
[11/24 19:45:47    177s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/24 19:45:47    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSSIO net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:45:47    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSSIO net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:45:47    177s] Type 'man IMPSR-1256' for more detail.
[11/24 19:45:47    177s] Cannot find any AREAIO class pad pin of net VSSIO. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:45:47    177s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSSIO_Q net.
[11/24 19:45:47    177s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/24 19:45:47    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSSIO_Q net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/24 19:45:47    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSSIO_Q net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/24 19:45:47    177s] Type 'man IMPSR-1256' for more detail.
[11/24 19:45:47    177s] Cannot find any AREAIO class pad pin of net VSSIO_Q. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net P_CORE.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net P_CORE.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VCCD.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VCCD.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VCCHIB.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VCCHIB.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDDA.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDDA.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDDIO.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDDIO.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDDIO_Q.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDDIO_Q.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSWITCH.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSWITCH.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net G_CORE.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net G_CORE.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSSA.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSSA.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSSD.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSSD.
[11/24 19:45:47    177s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 19:45:47    177s] **WARN: (EMS-27):	Message (IMPSR-468) has exceeded the current message display limit of 20.
[11/24 19:45:47    177s] To increase the message display limit, refer to the product command reference manual.
[11/24 19:45:47    177s] CPU time for P_CORE FollowPin 0 seconds
[11/24 19:45:47    177s] CPU time for VCCD FollowPin 0 seconds
[11/24 19:45:47    177s] CPU time for VCCHIB FollowPin 0 seconds
[11/24 19:45:47    177s] CPU time for VDDA FollowPin 0 seconds
[11/24 19:45:47    177s] CPU time for VDDIO FollowPin 0 seconds
[11/24 19:45:47    177s] CPU time for VDDIO_Q FollowPin 0 seconds
[11/24 19:45:47    177s] CPU time for VSWITCH FollowPin 0 seconds
[11/24 19:45:47    177s] CPU time for G_CORE FollowPin 0 seconds
[11/24 19:45:47    177s] CPU time for VSSA FollowPin 0 seconds
[11/24 19:45:47    177s] CPU time for VSSD FollowPin 0 seconds
[11/24 19:45:47    177s] CPU time for VSSIO FollowPin 0 seconds
[11/24 19:45:47    177s] CPU time for VSSIO_Q FollowPin 0 seconds
[11/24 19:45:47    177s]   Number of IO ports routed: 0
[11/24 19:45:47    177s]   Number of Block ports routed: 0
[11/24 19:45:47    177s]   Number of Stripe ports routed: 0
[11/24 19:45:47    177s]   Number of Core ports routed: 0
[11/24 19:45:47    177s]   Number of Power Bump ports routed: 0
[11/24 19:45:47    177s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3767.00 megs.
[11/24 19:45:47    177s] 
[11/24 19:45:47    177s] 
[11/24 19:45:47    177s] 
[11/24 19:45:47    177s]  Begin updating DB with routing results ...
[11/24 19:45:47    177s]  Updating DB with 0 via definition ...
[11/24 19:45:47    177s] sroute created 0 wire.
[11/24 19:45:47    177s] ViaGen created 0 via, deleted 0 via to avoid violation.
[11/24 19:46:06    179s] <CMD> zoomBox -584.65900 -299.08700 2478.07500 2442.71400
[11/24 19:46:07    179s] <CMD> zoomBox -242.33000 -105.93300 2360.99400 2224.59800
[11/24 19:46:25    180s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/24 19:46:25    180s] <CMD> sroute -connect { padRing } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { G_CORE P_CORE VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
[11/24 19:46:25    180s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[11/24 19:46:25    180s] *** Begin SPECIAL ROUTE on Sun Nov 24 19:46:25 2024 ***
[11/24 19:46:25    180s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[11/24 19:46:25    180s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.22.1.el8_10.x86_64 x86_64 3.79Ghz)
[11/24 19:46:25    180s] 
[11/24 19:46:25    180s] Begin option processing ...
[11/24 19:46:25    180s] srouteConnectPowerBump set to false
[11/24 19:46:25    180s] routeSelectNet set to "G_CORE P_CORE VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH"
[11/24 19:46:25    180s] routeSpecial set to true
[11/24 19:46:25    180s] srouteBottomLayerLimit set to 1
[11/24 19:46:25    180s] srouteBottomTargetLayerLimit set to 1
[11/24 19:46:25    180s] srouteConnectBlockPin set to false
[11/24 19:46:25    180s] srouteConnectConverterPin set to false
[11/24 19:46:25    180s] srouteConnectCorePin set to false
[11/24 19:46:25    180s] srouteConnectPadPin set to false
[11/24 19:46:25    180s] srouteConnectStripe set to false
[11/24 19:46:25    180s] srouteCrossoverViaBottomLayer set to 1
[11/24 19:46:25    180s] srouteCrossoverViaTopLayer set to 5
[11/24 19:46:25    180s] srouteFollowCorePinEnd set to 3
[11/24 19:46:25    180s] srouteJogControl set to "preferWithChanges differentLayer"
[11/24 19:46:25    180s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/24 19:46:25    180s] sroutePadPinAllPorts set to true
[11/24 19:46:25    180s] sroutePreserveExistingRoutes set to true
[11/24 19:46:25    180s] srouteRoutePowerBarPortOnBothDir set to true
[11/24 19:46:25    180s] srouteStopBlockPin set to "nearestTarget"
[11/24 19:46:25    180s] srouteTopLayerLimit set to 5
[11/24 19:46:25    180s] srouteTopTargetLayerLimit set to 5
[11/24 19:46:25    180s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3767.00 megs.
[11/24 19:46:25    180s] 
[11/24 19:46:25    180s] Reading DB technology information...
[11/24 19:46:25    180s] Finished reading DB technology information.
[11/24 19:46:25    180s] Reading floorplan and netlist information...
[11/24 19:46:25    180s] Finished reading floorplan and netlist information.
[11/24 19:46:25    180s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/24 19:46:25    180s] Read in 11 layers, 5 routing layers, 1 overlap layer
[11/24 19:46:25    180s] Read in 16 macros, 16 used
[11/24 19:46:25    180s] Read in 60 components
[11/24 19:46:25    180s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[11/24 19:46:25    180s]   48 pad components: 0 unplaced, 0 placed, 48 fixed
[11/24 19:46:25    180s] Read in 39 logical pins
[11/24 19:46:25    180s] Read in 39 nets
[11/24 19:46:25    180s] Read in 14 special nets, 2 routed
[11/24 19:46:25    180s] Read in 469 terminals
[11/24 19:46:25    180s] 12 nets selected.
[11/24 19:46:25    180s] 
[11/24 19:46:25    180s] Begin power routing ...
[11/24 19:46:25    180s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/24 19:46:25    180s]   Number of Pad ports routed: 0
[11/24 19:46:25    180s]   Number of Pad Ring connections: 1066
[11/24 19:46:25    180s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3775.00 megs.
[11/24 19:46:25    180s] 
[11/24 19:46:25    180s] 
[11/24 19:46:25    180s] 
[11/24 19:46:25    180s]  Begin updating DB with routing results ...
[11/24 19:46:25    180s]  Updating DB with 0 via definition ...
[11/24 19:46:25    180s] sroute created 1066 wires.
[11/24 19:46:25    180s] ViaGen created 0 via, deleted 0 via to avoid violation.
[11/24 19:46:25    180s] +--------+----------------+----------------+
[11/24 19:46:25    180s] |  Layer |     Created    |     Deleted    |
[11/24 19:46:25    180s] +--------+----------------+----------------+
[11/24 19:46:25    180s] |  met4  |       584      |       NA       |
[11/24 19:46:25    180s] |  met5  |       482      |       NA       |
[11/24 19:46:25    180s] +--------+----------------+----------------+
[11/24 19:46:35    181s] <CMD> zoomBox 1886.13200 1928.23000 2172.39600 1766.57500
[11/24 19:46:37    181s] <CMD> zoomBox 1895.58500 1740.95200 2102.41200 1926.10600
[11/24 19:46:37    181s] <CMD> zoomBox 1902.71300 1757.06400 2052.14600 1890.83800
[11/24 19:46:38    181s] <CMD> zoomBox 1905.49700 1763.35600 2032.51500 1877.06400
[11/24 19:46:39    181s] <CMD> zoomBox 1915.89400 1775.62200 2007.66400 1857.77600
[11/24 19:46:44    181s] <CMD> zoomBox 1921.32500 1780.71500 1999.33000 1850.54600
[11/24 19:46:44    181s] <CMD> zoomBox 1925.94100 1785.04400 1992.24600 1844.40100
[11/24 19:46:44    181s] <CMD> zoomBox 1929.86500 1788.72300 1986.22500 1839.17700
[11/24 19:46:44    181s] <CMD> zoomBox 1933.20100 1791.85100 1981.10700 1834.73700
[11/24 19:46:45    181s] <CMD> zoomBox 1940.49500 1798.69100 1969.91500 1825.02800
[11/24 19:46:58    182s] <CMD> zoomBox 1937.65400 1796.30600 1972.26600 1827.29100
[11/24 19:46:58    182s] <CMD> zoomBox 1934.31200 1793.50100 1975.03200 1829.95400
[11/24 19:46:59    182s] <CMD> zoomBox 1930.38000 1790.20100 1978.28600 1833.08700
[11/24 19:53:23    205s] <CMD> selectWire 1957.1050 1802.3950 1958.7500 1824.9350 5 VSSA
[11/24 19:53:30    206s] <CMD> deselectAll
[11/24 19:53:30    206s] <CMD> selectWire 1960.3500 1802.3950 1964.8000 1824.9350 5 VSSD
[11/24 19:53:33    206s] <CMD> deselectAll
[11/24 19:53:33    206s] <CMD> selectWire 1966.4000 1802.3950 1975.4000 1824.9350 5 VSSA
[11/24 19:53:42    207s] <CMD> zoomBox 1925.51200 1787.37900 1981.87300 1837.83400
[11/24 19:53:43    207s] <CMD> zoomBox 1919.78600 1784.05900 1986.09300 1843.41800
[11/24 19:53:44    207s] <CMD> zoomBox 1913.05000 1780.15400 1991.05800 1849.98800
[11/24 19:53:52    207s] <CMD> zoomBox 1900.69100 1775.52400 1992.46500 1857.68100
[11/24 19:53:53    207s] <CMD> zoomBox 1869.04500 1763.66800 1996.06700 1877.38000
[11/24 19:53:54    207s] <CMD> zoomBox 1825.24400 1747.25800 2001.05300 1904.64500
[11/24 19:53:57    208s] <CMD> fit
[11/24 19:54:05    208s] <CMD> zoomBox 1902.97100 1682.37900 2152.19000 1618.39100
[11/24 19:54:27    210s] <CMD> zoomBox 1921.40100 1568.80400 2101.46200 1729.99700
[11/24 19:55:37    214s] <CMD> deselectAll
[11/24 19:55:37    214s] <CMD> selectInst grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio
[11/24 19:55:38    214s] <CMD> zoomBox 1907.87600 1561.52800 2119.71300 1751.16700
[11/24 19:55:38    214s] <CMD> zoomBox 1891.96500 1552.96800 2141.18500 1776.07300
[11/24 19:55:38    214s] <CMD> zoomBox 1873.24600 1542.89700 2166.44600 1805.37400
[11/24 19:55:38    214s] <CMD> zoomBox 1851.22300 1531.04900 2196.16500 1839.84600
[11/24 19:55:39    214s] <CMD> zoomBox 1716.78800 1458.72400 2377.58900 2050.28200
[11/24 19:56:29    217s] <CMD> deselectAll
[11/24 19:56:47    219s] <CMD> zoomBox 1637.43800 1415.12600 2414.85100 2111.07700
[11/24 19:56:47    219s] <CMD> zoomBox 1544.08400 1363.83500 2458.68800 2182.60100
[11/24 19:56:48    219s] <CMD> zoomBox 1434.25500 1303.49200 2510.26100 2266.74700
[11/24 19:56:50    219s] <CMD> fit
[11/24 19:56:54    219s] <CMD> zoomBox 1320.33800 220.74500 1643.64900 96.13600
[11/24 19:56:56    219s] <CMD> zoomBox 1323.34900 33.73700 1598.16400 279.75500
[11/24 19:56:57    219s] <CMD> zoomBox 1328.08500 65.20800 1526.63900 242.95600
[11/24 19:56:57    219s] <CMD> zoomBox 1329.93400 77.49900 1498.70500 228.58500
[11/24 19:56:58    220s] <CMD> zoomBox 1332.84200 96.82600 1454.77900 205.98600
[11/24 19:57:15    221s] <CMD> zoomBox 1328.44400 92.56700 1471.89900 220.99000
[11/24 19:57:15    221s] <CMD> zoomBox 1323.26900 87.55600 1492.04000 238.64200
[11/24 19:57:16    221s] <CMD> zoomBox 1317.18100 81.66100 1515.73500 259.40900
[11/24 19:57:16    221s] <CMD> zoomBox 1310.01900 74.72500 1543.61200 283.84100
[11/24 19:57:16    221s] <CMD> zoomBox 1291.68000 56.96700 1614.99300 346.40100
[11/24 19:57:17    221s] <CMD> zoomBox 1280.01700 45.67400 1660.38600 386.18500
[11/24 19:57:17    221s] <CMD> zoomBox 1250.15500 16.75600 1776.61800 488.05300
[11/24 19:57:21    221s] <CMD> pan -14.30300 -1312.40300
[11/24 19:57:26    222s] <CMD> zoomBox 1331.20100 211.54000 1382.28100 -10.48700
[11/24 19:57:30    222s] <CMD> zoomBox 1285.35000 40.27200 1437.66400 176.62600
[11/24 19:57:31    222s] <CMD> zoomBox 1271.57900 24.58900 1450.77300 185.00600
[11/24 19:57:32    222s] <CMD> zoomBox 1236.32000 -15.56700 1484.34000 206.46400
[11/24 19:57:33    222s] <CMD> zoomBox 1255.76400 16.77500 1466.58100 205.50100
[11/24 19:57:34    222s] <CMD> zoomBox 1286.64200 66.42200 1438.95700 202.77600
[11/24 19:57:34    222s] <CMD> zoomBox 1298.70100 85.81100 1428.16900 201.71200
[11/24 19:57:35    222s] <CMD> zoomBox 1308.97600 102.26600 1419.02400 200.78200
[11/24 19:57:57    224s] <CMD> zoomBox 1317.26200 108.54400 1410.80300 192.28300
[11/24 21:07:00    465s] <CMD> selectInst pad_pwr3
[11/24 21:07:01    465s] <CMD> zoomBox 1282.51200 90.14300 1434.83000 226.50000
[11/24 21:07:03    465s] <CMD> fit
[11/24 21:07:06    465s] <CMD> zoomBox 1815.40800 2170.71300 2020.84500 1857.50600
[11/24 21:07:08    465s] <CMD> zoomBox 1768.78700 1868.50300 2066.17600 2134.73000
[11/24 21:07:09    465s] <CMD> zoomBox 1687.08000 1810.00300 2171.33000 2243.51000
[11/24 21:07:23    466s] <CMD> zoomBox 1721.28400 1824.94400 2132.89700 2193.42500
[11/24 21:07:23    466s] <CMD> zoomBox 1750.35800 1837.64400 2100.22900 2150.85300
[11/24 21:07:24    466s] <CMD> zoomBox 1813.93200 1865.41300 2028.79600 2057.76200
[11/24 21:07:25    466s] <CMD> zoomBox 1829.10800 1872.04200 2011.74300 2035.53900
[11/24 21:07:26    466s] <CMD> zoomBox 1843.49700 1876.01100 1998.73700 2014.98400
[11/24 21:07:26    466s] <CMD> zoomBox 1855.72700 1879.38500 1987.68100 1997.51200
[11/24 21:09:39    474s] <CMD> zoomBox 1846.99100 1873.39000 2002.23100 2012.36300
[11/24 21:09:39    474s] <CMD> zoomBox 1836.71300 1866.33700 2019.34900 2029.83500
[11/24 21:09:39    474s] <CMD> zoomBox 1824.62200 1858.04000 2039.48700 2050.39000
[11/24 21:09:39    474s] <CMD> zoomBox 1810.39700 1848.27900 2063.17900 2074.57300
[11/24 21:09:40    474s] <CMD> zoomBox 1723.55700 1788.68900 2207.81000 2222.19900
[11/24 21:09:41    474s] <CMD> zoomBox 1609.40400 1710.35700 2397.93000 2416.25600
[11/24 21:09:42    474s] <CMD> zoomBox 1714.14100 1764.42400 2283.85100 2274.43600
[11/24 21:10:08    475s] <CMD> deselectAll
[11/24 21:10:08    475s] <CMD> selectInst Corner_TR
[11/24 21:10:09    475s] <CMD> deselectAll
[11/24 21:10:09    475s] <CMD> selectInst Corner_TR
[11/24 21:10:54    478s] <CMD> deselectAll
[11/24 21:10:54    478s] <CMD> selectInst Corner_TR
[11/24 22:03:23    662s] <CMD> deselectAll
[11/24 22:03:24    662s] <CMD> zoomBox 1777.74700 1772.19600 2189.36200 2140.67900
[11/24 22:03:24    662s] <CMD> zoomBox 1802.58700 1775.23100 2152.46000 2088.44200
[11/24 22:03:24    662s] <CMD> zoomBox 1823.70200 1777.81100 2121.09400 2044.04000
[11/24 22:03:25    662s] <CMD> zoomBox 1873.28600 1783.89800 2055.92200 1947.39600
[11/24 22:03:26    662s] <CMD> zoomBox 1886.43400 1786.02400 2041.67500 1924.99800
[11/24 22:03:26    662s] <CMD> zoomBox 1897.61000 1787.83100 2029.56500 1905.95900
[11/24 22:03:27    662s] <CMD> zoomBox 1904.85700 1793.94100 2000.19500 1879.28900
[11/24 22:03:27    662s] <CMD> zoomBox 1907.68700 1796.32700 1988.72500 1868.87300
[11/24 22:03:28    662s] <CMD> zoomBox 1910.09200 1798.35500 1978.97500 1860.02000
[11/24 22:03:33    663s] <CMD> zoomBox 1904.85500 1796.27900 1985.89400 1868.82600
[11/24 22:03:34    663s] <CMD> zoomBox 1891.48700 1790.96300 2003.65200 1891.37500
[11/24 22:03:35    663s] <CMD> zoomBox 1872.98300 1783.60600 2028.23000 1922.58500
[11/24 22:03:35    663s] <CMD> zoomBox 1861.21600 1778.92700 2043.86000 1942.43200
[11/24 22:03:36    663s] <CMD> zoomBox 1811.92700 1759.32900 2109.33200 2025.57000
[11/24 22:03:37    663s] <CMD> zoomBox 1753.11300 1739.52800 2164.74700 2108.02800
[11/24 22:03:38    663s] <CMD> zoomBox 1796.64600 1750.15200 2146.53500 2063.37700
[11/24 22:03:39    663s] <CMD> zoomBox 1827.87800 1758.84200 2125.28400 2025.08400
[11/24 22:03:39    663s] <CMD> zoomBox 1868.98300 1773.36200 2083.85900 1965.72200
[11/24 22:03:40    663s] <CMD> zoomBox 1883.70200 1778.32400 2066.34700 1941.83000
[11/24 22:03:40    663s] <CMD> zoomBox 1896.21300 1782.54200 2051.46100 1921.52200
[11/24 22:03:41    663s] <CMD> zoomBox 1906.84700 1786.12700 2038.80800 1904.26000
[11/24 22:03:41    663s] <CMD> zoomBox 1930.23200 1794.09700 2011.27300 1866.64600
[11/24 22:03:41    663s] <CMD> zoomBox 1935.81500 1796.00000 2004.70000 1857.66700
[11/24 22:03:43    663s] <CMD> zoomBox 1940.56000 1797.61700 1999.11300 1850.03400
[11/24 22:03:43    663s] <CMD> zoomBox 1944.59300 1798.99100 1994.36400 1843.54700
[11/24 22:03:44    663s] <CMD> zoomBox 1948.02200 1800.16000 1990.32700 1838.03200
[11/24 22:03:44    663s] <CMD> zoomBox 1950.93600 1801.15300 1986.89600 1833.34500
[11/24 22:03:44    664s] <CMD> zoomBox 1953.41200 1801.99700 1983.97900 1829.36100
[11/24 22:03:45    664s] <CMD> zoomBox 1955.51800 1802.71500 1981.50000 1825.97400
[11/24 22:03:45    664s] <CMD> zoomBox 1957.30800 1803.32400 1979.39300 1823.09500
[11/24 22:03:47    664s] <CMD> zoomBox 1958.82900 1803.84200 1977.60200 1820.64800
[11/24 22:03:47    664s] <CMD> zoomBox 1960.12200 1804.28300 1976.07900 1818.56800
[11/24 22:03:47    664s] <CMD> zoomBox 1961.22100 1804.65700 1974.78500 1816.80000
[11/24 22:03:49    664s] <CMD> zoomBox 1962.15500 1804.97500 1973.68500 1815.29700
[11/24 22:03:50    664s] <CMD> zoomBox 1962.94900 1805.24500 1972.75000 1814.01900
[11/24 22:03:52    664s] <CMD> zoomBox 1962.15400 1804.97400 1973.68500 1815.29700
[11/24 22:03:52    664s] <CMD> zoomBox 1958.82400 1803.83800 1977.60300 1820.64900
[11/24 22:03:53    664s] <CMD> zoomBox 1955.51100 1802.70900 1981.50300 1825.97700
[11/24 22:03:53    664s] <CMD> zoomBox 1953.40400 1801.99000 1983.98300 1829.36500
[11/24 22:03:54    664s] <CMD> zoomBox 1950.92500 1801.14500 1986.90100 1833.35100
[11/24 22:03:54    664s] <CMD> zoomBox 1948.00900 1800.15100 1990.33400 1838.04100
[11/24 22:03:55    664s] <CMD> zoomBox 1935.79500 1795.98700 2004.71500 1857.68500
[11/24 22:03:56    664s] <CMD> zoomBox 1923.63800 1791.84300 2019.03000 1877.23900
[11/24 22:03:56    664s] <CMD> zoomBox 1896.11200 1782.46100 2051.44100 1921.51400
[11/24 22:03:57    664s] <CMD> zoomBox 1883.52200 1778.17000 2066.26300 1941.76200
[11/24 22:03:58    664s] <CMD> zoomBox 1868.71200 1773.12200 2083.70100 1965.58300
[11/24 22:03:58    664s] <CMD> zoomBox 1851.28800 1767.18300 2104.21700 1993.60800
[11/24 22:04:02    665s] <CMD> pan 13.74300 -217.27700
[11/24 22:04:03    665s] <CMD> zoomBox 1849.09400 1615.01300 2146.65800 1881.39600
[11/24 22:04:08    666s] <CMD> pan 3.07900 -153.62700
[11/24 22:04:09    666s] <CMD> zoomBox 1834.17100 1683.37500 2184.24600 1996.76700
[11/24 22:04:11    666s] <CMD> fit
[11/24 22:04:16    666s] <CMD> zoomBox 1327.07400 220.74500 1394.43000 -38.57700
[11/24 22:04:19    667s] <CMD> zoomBox 1238.06100 -3.05200 1484.28600 217.37200
[11/24 22:04:20    667s] <CMD> zoomBox 1256.83800 26.04500 1466.13000 213.40600
[11/24 22:04:20    667s] <CMD> zoomBox 1272.79900 50.77800 1450.69700 210.03500
[11/24 22:04:21    667s] <CMD> zoomBox 1286.36500 70.55800 1437.57900 205.92700
[11/24 22:04:22    667s] <CMD> zoomBox 1297.98500 84.96500 1426.51700 200.02900
[11/24 22:04:23    667s] <CMD> zoomBox 1316.25500 107.62000 1409.12100 190.75500
[11/24 22:04:26    667s] <CMD> zoomBox 1299.41200 91.70100 1427.94700 206.76700
[11/24 22:04:26    667s] <CMD> zoomBox 1261.27600 55.65400 1470.57500 243.02100
[11/24 22:04:27    667s] <CMD> zoomBox 1199.17900 -3.04200 1539.98800 302.05500
[11/24 22:04:27    667s] <CMD> zoomBox 1098.06300 -98.61600 1653.01500 398.18400
[11/24 22:04:28    667s] <CMD> zoomBox 933.41400 -254.24400 1837.06100 554.71300
[11/24 22:04:28    667s] <CMD> zoomBox 858.11600 -325.41600 1921.23000 626.29800
[11/24 22:04:29    667s] <CMD> zoomBox 398.45100 -759.89400 2435.04500 1063.29200
[11/24 22:04:31    668s] <CMD> zoomBox 132.50500 -933.31700 2528.49800 1211.60800
[11/24 22:04:32    668s] <CMD> zoomBox -184.20100 -1128.04500 2634.61400 1395.39600
[11/24 22:04:33    668s] <CMD> fit
[11/24 22:05:03    670s] <CMD> zoomBox 287.57100 -39.57900 2168.47300 1644.23000
[11/24 22:05:03    670s] <CMD> zoomBox 947.03700 42.99900 1928.88000 921.95800
[11/24 22:05:04    670s] <CMD> zoomBox 1054.49300 63.76600 1889.06000 810.88200
[11/24 22:05:05    670s] <CMD> zoomBox 1145.83000 81.41800 1855.21300 716.46700
[11/24 22:05:05    670s] <CMD> zoomBox 1223.46700 96.42200 1826.44300 636.21400
[11/24 22:05:05    670s] <CMD> selectInst grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio
[11/24 22:05:07    670s] <CMD> zoomBox 1372.76200 114.78200 1743.06600 446.28300
[11/24 22:05:07    670s] <CMD> zoomBox 1408.40300 119.16500 1723.16200 400.94100
[11/24 22:05:07    670s] <CMD> zoomBox 1464.44900 126.05700 1691.86200 329.64000
[11/24 22:05:08    670s] <CMD> zoomBox 1501.92100 138.38400 1666.22700 285.47300
[11/24 22:05:09    670s] <CMD> zoomBox 1516.55500 143.19800 1656.21600 268.22400
[11/24 22:05:09    670s] <CMD> zoomBox 1528.99400 147.28900 1647.70600 253.56200
[11/24 22:05:13    670s] <CMD> zoomBox 1516.55400 143.19700 1656.21600 268.22400
[11/24 22:05:13    670s] <CMD> zoomBox 1501.91900 138.38200 1666.22800 285.47400
[11/24 22:05:14    670s] <CMD> zoomBox 1484.70100 132.71800 1678.00600 305.76700
[11/24 22:05:14    670s] <CMD> zoomBox 1464.44500 126.05300 1691.86300 329.64100
[11/24 22:05:14    670s] <CMD> zoomBox 1440.61400 118.21300 1708.16600 357.72900
[11/24 22:05:15    670s] <CMD> zoomBox 1340.79000 85.37200 1776.45500 475.38500
[11/24 22:05:15    670s] <CMD> zoomBox 1295.13800 70.35300 1807.68500 529.19200
[11/24 22:05:16    671s] <CMD> zoomBox 1103.90600 7.44200 1938.50500 754.58600
[11/24 22:05:17    671s] <CMD> zoomBox 792.51700 -94.99800 2151.52300 1121.60200
[11/24 22:05:17    671s] <CMD> zoomBox 650.11100 -141.84700 2248.94200 1289.44800
[11/24 22:05:17    671s] <CMD> zoomBox 482.57500 -196.96300 2363.55300 1486.91400
[11/24 22:05:22    671s] <CMD> fit
[11/24 22:05:28    672s] **WARN: (IMPTCM-77):	Option "-allowSwapping" for command getScanReorderMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 22:05:38    672s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/24 22:05:38    672s] <CMD> setEndCapMode -reset
[11/24 22:05:38    672s] <CMD> setEndCapMode -boundary_tap false
[11/24 22:05:38    672s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[11/24 22:05:38    672s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
[11/24 22:05:38    672s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia {}
[11/24 22:05:38    672s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/24 22:05:38    672s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort {}
[11/24 22:05:38    672s] <CMD> setNanoRouteMode -quiet -drouteOnGridOnly 0
[11/24 22:05:38    672s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[11/24 22:05:38    672s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[11/24 22:05:38    672s] <CMD> setNanoRouteMode -quiet -routeIgnoreAntennaTopCellPin 0
[11/24 22:05:38    672s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/24 22:05:38    672s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[11/24 22:05:38    672s] <CMD> setPlaceMode -reset
[11/24 22:05:38    672s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 5 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/24 22:05:38    672s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[11/24 22:05:38    672s] **WARN: (IMPTCM-77):	Option "-allowSwapping" for command getScanReorderMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 22:05:40    672s] <CMD> setPlaceMode -fp false
[11/24 22:05:40    672s] <CMD> place_design
[11/24 22:05:40    672s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[11/24 22:05:40    672s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/24 22:05:40    672s] *** placeDesign #1 [begin] : totSession cpu/real = 0:11:12.8/3:03:53.5 (0.1), mem = 2273.5M
[11/24 22:05:40    672s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1478, percentage of missing scan cell = 0.00% (0 / 1478)
[11/24 22:05:41    673s] #Start colorize_geometry on Sun Nov 24 22:05:41 2024
[11/24 22:05:41    673s] #
[11/24 22:05:41    673s] ### Time Record (colorize_geometry) is installed.
[11/24 22:05:41    673s] ### Time Record (Pre Callback) is installed.
[11/24 22:05:41    673s] ### Time Record (Pre Callback) is uninstalled.
[11/24 22:05:41    673s] ### Time Record (DB Import) is installed.
[11/24 22:05:41    673s] ### info: trigger incremental cell import ( 149 new cells ).
[11/24 22:05:41    673s] ### info: trigger incremental reloading library data ( #cell = 149 ).
[11/24 22:05:41    673s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[11/24 22:05:41    673s] #WARNING (NRDB-741) Found shorts between two different ports on pin vrefgen_en of cell_view sky130_fd_io__top_gpiovrefv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/24 22:05:41    673s] #WARNING (NRDB-741) Found shorts between two different ports on pin ref_sel<0> of cell_view sky130_fd_io__top_gpiovrefv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/24 22:05:41    673s] #WARNING (NRDB-741) Found shorts between two different ports on pin in1_vddd_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/24 22:05:41    673s] #WARNING (NRDB-741) Found shorts between two different ports on pin in1_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/24 22:05:41    673s] #WARNING (NRDB-741) Found shorts between two different ports on pin in2_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/24 22:05:41    673s] #WARNING (NRDB-741) Found shorts between two different ports on pin in3_vddd_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/24 22:05:41    673s] #WARNING (NRDB-741) Found shorts between two different ports on pin in3_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/24 22:05:41    673s] #WARNING (NRDB-741) Found shorts between two different ports on pin vddd_present_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/24 22:05:41    673s] #WARNING (NRDB-741) Found shorts between two different ports on pin vddio_present_vddd_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/24 22:05:41    673s] #WARNING (NRDB-741) Found shorts between two different ports on pin enable_h of cell_view sky130_fd_io__top_sio_macro,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/24 22:05:41    673s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1487552149 placement=949074847 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/24 22:05:41    673s] ### Time Record (DB Import) is uninstalled.
[11/24 22:05:41    673s] ### Time Record (DB Export) is installed.
[11/24 22:05:41    673s] Extracting standard cell pins and blockage ...... 
[11/24 22:05:41    673s] Pin and blockage extraction finished
[11/24 22:05:41    673s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1487552149 placement=949074847 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/24 22:05:41    673s] ### Time Record (DB Export) is uninstalled.
[11/24 22:05:41    673s] ### Time Record (Post Callback) is installed.
[11/24 22:05:41    673s] ### Time Record (Post Callback) is uninstalled.
[11/24 22:05:41    673s] #
[11/24 22:05:41    673s] #colorize_geometry statistics:
[11/24 22:05:41    673s] #Cpu time = 00:00:00
[11/24 22:05:41    673s] #Elapsed time = 00:00:00
[11/24 22:05:41    673s] #Increased memory = 9.42 (MB)
[11/24 22:05:41    673s] #Total memory = 2267.26 (MB)
[11/24 22:05:41    673s] #Peak memory = 2270.43 (MB)
[11/24 22:05:41    673s] #Number of warnings = 10
[11/24 22:05:41    673s] #Total number of warnings = 12
[11/24 22:05:41    673s] #Number of fails = 0
[11/24 22:05:41    673s] #Total number of fails = 0
[11/24 22:05:41    673s] #Complete colorize_geometry on Sun Nov 24 22:05:41 2024
[11/24 22:05:41    673s] #
[11/24 22:05:41    673s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/24 22:05:41    673s] ### Time Record (colorize_geometry) is uninstalled.
[11/24 22:05:41    673s] ### 
[11/24 22:05:41    673s] ###   Scalability Statistics
[11/24 22:05:41    673s] ### 
[11/24 22:05:41    673s] ### ------------------------+----------------+----------------+----------------+
[11/24 22:05:41    673s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/24 22:05:41    673s] ### ------------------------+----------------+----------------+----------------+
[11/24 22:05:41    673s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/24 22:05:41    673s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/24 22:05:41    673s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/24 22:05:41    673s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/24 22:05:41    673s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/24 22:05:41    673s] ### ------------------------+----------------+----------------+----------------+
[11/24 22:05:41    673s] ### 
[11/24 22:05:41    673s] *** Starting placeDesign default flow ***
[11/24 22:05:41    673s] ### Creating LA Mngr. totSessionCpu=0:11:14 mem=2295.2M
[11/24 22:05:41    673s] ### Creating LA Mngr, finished. totSessionCpu=0:11:14 mem=2295.2M
[11/24 22:05:41    673s] *** Start deleteBufferTree ***
[11/24 22:05:41    673s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/24 22:05:41    674s] Info: Detect buffers to remove automatically.
[11/24 22:05:41    674s] Analyzing netlist ...
[11/24 22:05:41    674s] Updating netlist
[11/24 22:05:41    674s] 
[11/24 22:05:42    674s] *summary: 3206 instances (buffers/inverters) removed
[11/24 22:05:42    674s] *** Finish deleteBufferTree (0:00:00.6) ***
[11/24 22:05:42    674s] **INFO: Enable pre-place timing setting for timing analysis
[11/24 22:05:42    674s] Set Using Default Delay Limit as 101.
[11/24 22:05:42    674s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/24 22:05:42    674s] Set Default Net Delay as 0 ps.
[11/24 22:05:42    674s] Set Default Net Load as 0 pF. 
[11/24 22:05:42    674s] Set Default Input Pin Transition as 1 ps.
[11/24 22:05:42    674s] **INFO: Analyzing IO path groups for slack adjustment
[11/24 22:05:42    674s] Effort level <high> specified for reg2reg_tmp.232628 path_group
[11/24 22:05:42    674s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/24 22:05:42    675s] AAE DB initialization (MEM=2323.03 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/24 22:05:42    675s] #################################################################################
[11/24 22:05:42    675s] # Design Stage: PreRoute
[11/24 22:05:42    675s] # Design Name: fpga_top
[11/24 22:05:42    675s] # Design Mode: 130nm
[11/24 22:05:42    675s] # Analysis Mode: MMMC Non-OCV 
[11/24 22:05:42    675s] # Parasitics Mode: No SPEF/RCDB 
[11/24 22:05:42    675s] # Signoff Settings: SI Off 
[11/24 22:05:42    675s] #################################################################################
[11/24 22:05:42    675s] Calculate delays in BcWc mode...
[11/24 22:05:42    675s] Topological Sorting (REAL = 0:00:00.0, MEM = 2323.0M, InitMEM = 2323.0M)
[11/24 22:05:42    675s] Start delay calculation (fullDC) (1 T). (MEM=2323.03)
[11/24 22:05:42    675s] Start AAE Lib Loading. (MEM=2334.55)
[11/24 22:05:42    675s] End AAE Lib Loading. (MEM=2363.16 CPU=0:00:00.0 Real=0:00:00.0)
[11/24 22:05:42    675s] End AAE Lib Interpolated Model. (MEM=2363.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 22:05:44    676s] Total number of fetched objects 10448
[11/24 22:05:44    676s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 22:05:44    676s] End delay calculation. (MEM=2474.56 CPU=0:00:01.0 REAL=0:00:01.0)
[11/24 22:05:44    676s] End delay calculation (fullDC). (MEM=2474.56 CPU=0:00:01.2 REAL=0:00:02.0)
[11/24 22:05:44    676s] *** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 2474.6M) ***
[11/24 22:05:46    678s] **INFO: Disable pre-place timing setting for timing analysis
[11/24 22:05:46    678s] Set Using Default Delay Limit as 1000.
[11/24 22:05:46    678s] Set Default Net Delay as 1000 ps.
[11/24 22:05:46    678s] Set Default Input Pin Transition as 0.1 ps.
[11/24 22:05:46    678s] Set Default Net Load as 0.5 pF. 
[11/24 22:05:46    678s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/24 22:05:46    678s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2457.0M, EPOCH TIME: 1732482346.388101
[11/24 22:05:46    678s] Deleted 0 physical inst  (cell - / prefix -).
[11/24 22:05:46    678s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:2457.0M, EPOCH TIME: 1732482346.388325
[11/24 22:05:46    678s] INFO: #ExclusiveGroups=0
[11/24 22:05:46    678s] INFO: There are no Exclusive Groups.
[11/24 22:05:46    678s] *** Starting "NanoPlace(TM) placement v#7 (mem=2457.0M)" ...
[11/24 22:05:46    678s] Wait...
[11/24 22:05:46    678s] Estimated loop count for BSM: 7077
[11/24 22:05:46    678s] *** Build Buffered Sizing Timing Model
[11/24 22:05:46    678s] (cpu=0:00:00.2 mem=2465.0M) ***
[11/24 22:05:46    678s] *** Build Virtual Sizing Timing Model
[11/24 22:05:46    678s] (cpu=0:00:00.3 mem=2465.0M) ***
[11/24 22:05:46    678s] No user-set net weight.
[11/24 22:05:46    678s] Net fanout histogram:
[11/24 22:05:46    678s] 2		: 6733 (79.7%) nets
[11/24 22:05:46    678s] 3		: 1112 (13.2%) nets
[11/24 22:05:46    678s] 4     -	14	: 398 (4.7%) nets
[11/24 22:05:46    678s] 15    -	39	: 143 (1.7%) nets
[11/24 22:05:46    678s] 40    -	79	: 60 (0.7%) nets
[11/24 22:05:46    678s] 80    -	159	: 0 (0.0%) nets
[11/24 22:05:46    678s] 160   -	319	: 0 (0.0%) nets
[11/24 22:05:46    678s] 320   -	639	: 0 (0.0%) nets
[11/24 22:05:46    678s] 640   -	1279	: 0 (0.0%) nets
[11/24 22:05:46    678s] 1280  -	2559	: 2 (0.0%) nets
[11/24 22:05:46    678s] 2560  -	5119	: 0 (0.0%) nets
[11/24 22:05:46    678s] 5120+		: 0 (0.0%) nets
[11/24 22:05:46    678s] no activity file in design. spp won't run.
[11/24 22:05:46    678s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/24 22:05:46    678s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/24 22:05:46    678s] Define the scan chains before using this option.
[11/24 22:05:46    678s] Type 'man IMPSP-9042' for more detail.
[11/24 22:05:46    678s] Processing tracks to init pin-track alignment.
[11/24 22:05:46    678s] z: 2, totalTracks: 1
[11/24 22:05:46    678s] z: 4, totalTracks: 1
[11/24 22:05:46    678s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 22:05:46    678s] Cell fpga_top LLGs are deleted
[11/24 22:05:46    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:05:46    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:05:46    678s] # Building fpga_top llgBox search-tree.
[11/24 22:05:46    678s] #std cell=8346 (0 fixed + 8346 movable) #buf cell=43 #inv cell=2093 #block=0 (0 floating + 0 preplaced)
[11/24 22:05:46    678s] #ioInst=48 #net=8448 #term=29143 #term/net=3.45, #fixedIo=49, #floatIo=0, #fixedPin=32, #floatPin=7
[11/24 22:05:46    678s] stdCell: 8346 single + 0 double + 0 multi
[11/24 22:05:46    678s] Total standard cell length = 33.7838 (mm), area = 0.1399 (mm^2)
[11/24 22:05:46    678s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2465.0M, EPOCH TIME: 1732482346.669621
[11/24 22:05:46    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:05:46    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:05:46    678s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2465.0M, EPOCH TIME: 1732482346.669686
[11/24 22:05:46    678s] Max number of tech site patterns supported in site array is 256.
[11/24 22:05:46    678s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[11/24 22:05:46    678s] Type 'man IMPSP-362' for more detail.
[11/24 22:05:46    678s] Core basic site is CoreSite
[11/24 22:05:46    678s] DP-Init: Signature of floorplan is 4d5e65b8e0541500. Signature of routing blockage is f61be7670fa8c367.
[11/24 22:05:46    678s] After signature check, allow fast init is false, keep pre-filter is false.
[11/24 22:05:46    678s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/24 22:05:46    678s] Use non-trimmed site array because memory saving is not enough.
[11/24 22:05:46    678s] SiteArray: non-trimmed site array dimensions = 376 x 3388
[11/24 22:05:46    678s] SiteArray: use 6,737,920 bytes
[11/24 22:05:46    678s] SiteArray: current memory after site array memory allocation 2471.5M
[11/24 22:05:46    678s] SiteArray: FP blocked sites are writable
[11/24 22:05:46    678s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7f2ccdf73a40.
[11/24 22:05:46    678s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 1 thread pools are available.
[11/24 22:05:46    678s] Estimated cell power/ground rail width = 0.517 um
[11/24 22:05:46    678s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 22:05:46    678s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2599.5M, EPOCH TIME: 1732482346.683078
[11/24 22:05:46    678s] Process 1155 wires and vias for routing blockage analysis
[11/24 22:05:46    678s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.001, REAL:0.001, MEM:2599.5M, EPOCH TIME: 1732482346.683865
[11/24 22:05:46    678s] SiteArray: number of non floorplan blocked sites for llg default is 1273888
[11/24 22:05:46    678s] Atter site array init, number of instance map data is 0.
[11/24 22:05:46    678s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.022, REAL:0.022, MEM:2599.5M, EPOCH TIME: 1732482346.691497
[11/24 22:05:46    678s] 
[11/24 22:05:46    678s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/24 22:05:46    678s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.025, MEM:2599.5M, EPOCH TIME: 1732482346.694923
[11/24 22:05:46    678s] 
[11/24 22:05:46    678s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/24 22:05:46    678s] Average module density = 0.058.
[11/24 22:05:46    678s] Density for the design = 0.058.
[11/24 22:05:46    678s]        = stdcell_area 73443 sites (139865 um^2) / alloc_area 1273888 sites (2425992 um^2).
[11/24 22:05:46    678s] Pin Density = 0.02288.
[11/24 22:05:46    678s]             = total # of pins 29143 / total area 1273888.
[11/24 22:05:46    678s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2599.5M, EPOCH TIME: 1732482346.705031
[11/24 22:05:46    678s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.007, REAL:0.007, MEM:2599.5M, EPOCH TIME: 1732482346.712079
[11/24 22:05:46    678s] OPERPROF: Starting pre-place ADS at level 1, MEM:2599.5M, EPOCH TIME: 1732482346.714874
[11/24 22:05:46    678s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2599.5M, EPOCH TIME: 1732482346.728509
[11/24 22:05:46    678s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2599.5M, EPOCH TIME: 1732482346.728546
[11/24 22:05:46    678s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2599.5M, EPOCH TIME: 1732482346.728615
[11/24 22:05:46    678s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2599.5M, EPOCH TIME: 1732482346.728637
[11/24 22:05:46    678s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2599.5M, EPOCH TIME: 1732482346.728655
[11/24 22:05:46    678s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2599.5M, EPOCH TIME: 1732482346.729009
[11/24 22:05:46    678s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2599.5M, EPOCH TIME: 1732482346.729029
[11/24 22:05:46    678s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2599.5M, EPOCH TIME: 1732482346.729315
[11/24 22:05:46    678s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:2599.5M, EPOCH TIME: 1732482346.729332
[11/24 22:05:46    678s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2599.5M, EPOCH TIME: 1732482346.729630
[11/24 22:05:46    678s] ADSU 0.058 -> 0.058. site 1273888.000 -> 1273888.000. GS 33.120
[11/24 22:05:46    678s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.029, REAL:0.029, MEM:2599.5M, EPOCH TIME: 1732482346.743675
[11/24 22:05:46    678s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2549.5M, EPOCH TIME: 1732482346.744397
[11/24 22:05:46    678s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2549.5M, EPOCH TIME: 1732482346.744610
[11/24 22:05:46    678s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2549.5M, EPOCH TIME: 1732482346.744629
[11/24 22:05:46    678s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2549.5M, EPOCH TIME: 1732482346.744644
[11/24 22:05:46    678s] Initial padding reaches pin density 0.340 for top
[11/24 22:05:46    678s] InitPadU 0.058 -> 0.085 for top
[11/24 22:05:46    679s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2549.5M, EPOCH TIME: 1732482346.775564
[11/24 22:05:46    679s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2549.5M, EPOCH TIME: 1732482346.775636
[11/24 22:05:46    679s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2549.5M, EPOCH TIME: 1732482346.776040
[11/24 22:05:46    679s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.012, REAL:0.012, MEM:2549.5M, EPOCH TIME: 1732482346.787630
[11/24 22:05:46    679s] === lastAutoLevel = 10 
[11/24 22:05:46    679s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2549.5M, EPOCH TIME: 1732482346.793522
[11/24 22:05:46    679s] no activity file in design. spp won't run.
[11/24 22:05:46    679s] [spp] 0
[11/24 22:05:46    679s] [adp] 0:1:1:3
[11/24 22:05:48    680s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:1.649, REAL:1.653, MEM:2584.4M, EPOCH TIME: 1732482348.446288
[11/24 22:05:48    680s] Clock gating cells determined by native netlist tracing.
[11/24 22:05:48    680s] no activity file in design. spp won't run.
[11/24 22:05:48    680s] no activity file in design. spp won't run.
[11/24 22:05:49    681s] OPERPROF: Starting NP-MAIN at level 1, MEM:2584.4M, EPOCH TIME: 1732482349.603213
[11/24 22:05:50    681s] OPERPROF:   Starting NP-Place at level 2, MEM:2614.8M, EPOCH TIME: 1732482350.624713
[11/24 22:05:50    681s] Iteration  1: Total net bbox = 2.103e+05 (1.10e+05 1.00e+05)
[11/24 22:05:50    681s]               Est.  stn bbox = 2.247e+05 (1.17e+05 1.07e+05)
[11/24 22:05:50    681s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2648.8M
[11/24 22:05:50    681s] Iteration  2: Total net bbox = 2.103e+05 (1.10e+05 1.00e+05)
[11/24 22:05:50    681s]               Est.  stn bbox = 2.247e+05 (1.17e+05 1.07e+05)
[11/24 22:05:50    681s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2649.8M
[11/24 22:05:50    681s] exp_mt_sequential is set from setPlaceMode option to 1
[11/24 22:05:50    681s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/24 22:05:50    681s] place_exp_mt_interval set to default 32
[11/24 22:05:50    681s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/24 22:05:51    682s] Iteration  3: Total net bbox = 1.807e+05 (9.71e+04 8.36e+04)
[11/24 22:05:51    682s]               Est.  stn bbox = 2.273e+05 (1.21e+05 1.06e+05)
[11/24 22:05:51    682s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2683.4M
[11/24 22:05:51    682s] Total number of setup views is 1.
[11/24 22:05:51    682s] Total number of active setup views is 1.
[11/24 22:05:51    682s] Active setup views:
[11/24 22:05:51    682s]     VIEW_SETUP
[11/24 22:05:51    682s] Iteration  4: Total net bbox = 1.650e+05 (8.99e+04 7.51e+04)
[11/24 22:05:51    682s]               Est.  stn bbox = 2.053e+05 (1.12e+05 9.37e+04)
[11/24 22:05:51    682s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2683.4M
[11/24 22:05:52    683s] Iteration  5: Total net bbox = 2.180e+05 (9.24e+04 1.26e+05)
[11/24 22:05:52    683s]               Est.  stn bbox = 2.732e+05 (1.16e+05 1.57e+05)
[11/24 22:05:52    683s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 2683.4M
[11/24 22:05:52    683s] OPERPROF:   Finished NP-Place at level 2, CPU:1.816, REAL:1.900, MEM:2683.4M, EPOCH TIME: 1732482352.524665
[11/24 22:05:52    683s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.857, REAL:2.929, MEM:2683.4M, EPOCH TIME: 1732482352.532069
[11/24 22:05:52    683s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2683.4M, EPOCH TIME: 1732482352.546536
[11/24 22:05:52    683s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 22:05:52    683s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:2683.4M, EPOCH TIME: 1732482352.547938
[11/24 22:05:52    683s] OPERPROF: Starting NP-MAIN at level 1, MEM:2683.4M, EPOCH TIME: 1732482352.548359
[11/24 22:05:52    683s] OPERPROF:   Starting NP-Place at level 2, MEM:2683.4M, EPOCH TIME: 1732482352.579616
[11/24 22:05:53    685s] Iteration  6: Total net bbox = 2.209e+05 (1.09e+05 1.11e+05)
[11/24 22:05:53    685s]               Est.  stn bbox = 3.007e+05 (1.47e+05 1.54e+05)
[11/24 22:05:53    685s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 2702.7M
[11/24 22:05:53    685s] OPERPROF:   Finished NP-Place at level 2, CPU:1.279, REAL:1.325, MEM:2702.7M, EPOCH TIME: 1732482353.904996
[11/24 22:05:53    685s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.317, REAL:1.363, MEM:2702.7M, EPOCH TIME: 1732482353.911614
[11/24 22:05:53    685s] Iteration  7: Total net bbox = 2.441e+05 (1.23e+05 1.21e+05)
[11/24 22:05:53    685s]               Est.  stn bbox = 3.339e+05 (1.65e+05 1.69e+05)
[11/24 22:05:53    685s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2702.7M
[11/24 22:05:55    686s] 
[11/24 22:05:55    686s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 22:05:55    686s] TLC MultiMap info (StdDelay):
[11/24 22:05:55    686s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[11/24 22:05:55    686s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[11/24 22:05:55    686s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[11/24 22:05:55    686s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[11/24 22:05:55    686s]  Setting StdDelay to: 58.5ps
[11/24 22:05:55    686s] 
[11/24 22:05:55    686s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 22:05:57    688s] nrCritNet: 5.00% ( 422 / 8448 ) cutoffSlk: -6034.6ps stdDelay: 58.5ps
[11/24 22:06:00    691s] nrCritNet: 1.98% ( 167 / 8448 ) cutoffSlk: -5870.2ps stdDelay: 58.5ps
[11/24 22:06:00    691s] Iteration  8: Total net bbox = 2.487e+05 (1.25e+05 1.23e+05)
[11/24 22:06:00    691s]               Est.  stn bbox = 3.391e+05 (1.67e+05 1.72e+05)
[11/24 22:06:00    691s]               cpu = 0:00:06.7 real = 0:00:07.0 mem = 2702.7M
[11/24 22:06:00    691s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2702.7M, EPOCH TIME: 1732482360.612616
[11/24 22:06:00    691s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 22:06:00    691s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2702.7M, EPOCH TIME: 1732482360.613047
[11/24 22:06:00    691s] OPERPROF: Starting NP-MAIN at level 1, MEM:2702.7M, EPOCH TIME: 1732482360.613512
[11/24 22:06:00    691s] OPERPROF:   Starting NP-Place at level 2, MEM:2702.7M, EPOCH TIME: 1732482360.644391
[11/24 22:06:02    693s] OPERPROF:   Finished NP-Place at level 2, CPU:1.615, REAL:1.682, MEM:2702.7M, EPOCH TIME: 1732482362.326637
[11/24 22:06:02    693s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.653, REAL:1.720, MEM:2702.7M, EPOCH TIME: 1732482362.333881
[11/24 22:06:02    693s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2702.7M, EPOCH TIME: 1732482362.334314
[11/24 22:06:02    693s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 22:06:02    693s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2702.7M, EPOCH TIME: 1732482362.334708
[11/24 22:06:02    693s] OPERPROF: Starting HUM-Estimate at level 1, MEM:2702.7M, EPOCH TIME: 1732482362.334804
[11/24 22:06:02    693s] Starting Early Global Route rough congestion estimation: mem = 2702.7M
[11/24 22:06:02    693s] (I)      Initializing eGR engine (rough)
[11/24 22:06:02    693s] Set min layer with default ( 2 )
[11/24 22:06:02    693s] Set max layer with parameter ( 5 )
[11/24 22:06:02    693s] (I)      Initializing eGR engine (rough)
[11/24 22:06:02    693s] Set min layer with default ( 2 )
[11/24 22:06:02    693s] Set max layer with parameter ( 5 )
[11/24 22:06:02    693s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.59 MB )
[11/24 22:06:02    693s] (I)      Running eGR Rough flow
[11/24 22:06:02    693s] (I)      # wire layers (front) : 6
[11/24 22:06:02    693s] (I)      # wire layers (back)  : 0
[11/24 22:06:02    693s] (I)      min wire layer : 1
[11/24 22:06:02    693s] (I)      max wire layer : 5
[11/24 22:06:02    693s] (I)      # cut layers (front) : 5
[11/24 22:06:02    693s] (I)      # cut layers (back)  : 0
[11/24 22:06:02    693s] (I)      min cut layer : 1
[11/24 22:06:02    693s] (I)      max cut layer : 4
[11/24 22:06:02    693s] (I)      ================================ Layers ================================
[11/24 22:06:02    693s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:02    693s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/24 22:06:02    693s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:02    693s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/24 22:06:02    693s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/24 22:06:02    693s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/24 22:06:02    693s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/24 22:06:02    693s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/24 22:06:02    693s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/24 22:06:02    693s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/24 22:06:02    693s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/24 22:06:02    693s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/24 22:06:02    693s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/24 22:06:02    693s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/24 22:06:02    693s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:02    693s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/24 22:06:02    693s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/24 22:06:02    693s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:02    693s] (I)      Started Import and model ( Curr Mem: 2.59 MB )
[11/24 22:06:02    693s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:02    693s] (I)      == Non-default Options ==
[11/24 22:06:02    693s] (I)      Print mode                                         : 2
[11/24 22:06:02    693s] (I)      Stop if highly congested                           : false
[11/24 22:06:02    693s] (I)      Local connection modeling                          : true
[11/24 22:06:02    693s] (I)      Maximum routing layer                              : 5
[11/24 22:06:02    693s] (I)      Top routing layer                                  : 5
[11/24 22:06:02    693s] (I)      Assign partition pins                              : false
[11/24 22:06:02    693s] (I)      Support large GCell                                : true
[11/24 22:06:02    693s] (I)      Number of threads                                  : 1
[11/24 22:06:02    693s] (I)      Number of rows per GCell                           : 12
[11/24 22:06:02    693s] (I)      Max num rows per GCell                             : 32
[11/24 22:06:02    693s] (I)      Route tie net to shape                             : auto
[11/24 22:06:02    693s] (I)      Method to set GCell size                           : row
[11/24 22:06:02    693s] (I)      Tie hi/lo max distance                             : 41.400000
[11/24 22:06:02    693s] (I)      Counted 4547 PG shapes. eGR will not process PG shapes layer by layer.
[11/24 22:06:02    693s] (I)      ============== Pin Summary ==============
[11/24 22:06:02    693s] (I)      +-------+--------+---------+------------+
[11/24 22:06:02    693s] (I)      | Layer | # pins | % total |      Group |
[11/24 22:06:02    693s] (I)      +-------+--------+---------+------------+
[11/24 22:06:02    693s] (I)      |     1 |  28880 |   99.23 |        Pin |
[11/24 22:06:02    693s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/24 22:06:02    693s] (I)      |     3 |    192 |    0.66 | Pin access |
[11/24 22:06:02    693s] (I)      |     4 |      0 |    0.00 |      Other |
[11/24 22:06:02    693s] (I)      |     5 |     32 |    0.11 |      Other |
[11/24 22:06:02    693s] (I)      +-------+--------+---------+------------+
[11/24 22:06:02    693s] (I)      Use row-based GCell size
[11/24 22:06:02    693s] (I)      Use row-based GCell align
[11/24 22:06:02    693s] (I)      layer 0 area = 83000
[11/24 22:06:02    693s] (I)      layer 1 area = 67600
[11/24 22:06:02    693s] (I)      layer 2 area = 240000
[11/24 22:06:02    693s] (I)      layer 3 area = 240000
[11/24 22:06:02    693s] (I)      layer 4 area = 4000000
[11/24 22:06:02    693s] (I)      GCell unit size   : 4140
[11/24 22:06:02    693s] (I)      GCell multiplier  : 12
[11/24 22:06:02    693s] (I)      GCell row height  : 4140
[11/24 22:06:02    693s] (I)      Actual row height : 4140
[11/24 22:06:02    693s] (I)      GCell align ref   : 280000 280000
[11/24 22:06:02    693s] (I)      Track table information for default rule: 
[11/24 22:06:02    693s] (I)      met1 has single uniform track structure
[11/24 22:06:02    693s] (I)      met2 has single uniform track structure
[11/24 22:06:02    693s] (I)      met3 has single uniform track structure
[11/24 22:06:02    693s] (I)      met4 has single uniform track structure
[11/24 22:06:02    693s] (I)      met5 has single uniform track structure
[11/24 22:06:02    693s] (I)      =============== Default via ===============
[11/24 22:06:02    693s] (I)      +---+------------------+------------------+
[11/24 22:06:02    693s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/24 22:06:02    693s] (I)      +---+------------------+------------------+
[11/24 22:06:02    693s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/24 22:06:02    693s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/24 22:06:02    693s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/24 22:06:02    693s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/24 22:06:02    693s] (I)      +---+------------------+------------------+
[11/24 22:06:02    693s] (I)      Read 4980 PG shapes
[11/24 22:06:02    693s] (I)      Read 0 clock shapes
[11/24 22:06:02    693s] (I)      Read 0 other shapes
[11/24 22:06:02    693s] (I)      #Routing Blockages  : 0
[11/24 22:06:02    693s] (I)      #Instance Blockages : 9014
[11/24 22:06:02    693s] (I)      #PG Blockages       : 4980
[11/24 22:06:02    693s] (I)      #Halo Blockages     : 0
[11/24 22:06:02    693s] (I)      #Boundary Blockages : 0
[11/24 22:06:02    693s] (I)      #Clock Blockages    : 0
[11/24 22:06:02    693s] (I)      #Other Blockages    : 0
[11/24 22:06:02    693s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/24 22:06:02    693s] (I)      Custom ignore net properties:
[11/24 22:06:02    693s] (I)      1 : NotLegal
[11/24 22:06:02    693s] (I)      Default ignore net properties:
[11/24 22:06:02    693s] (I)      1 : Special
[11/24 22:06:02    693s] (I)      2 : Analog
[11/24 22:06:02    693s] (I)      3 : Fixed
[11/24 22:06:02    693s] (I)      4 : Skipped
[11/24 22:06:02    693s] (I)      5 : MixedSignal
[11/24 22:06:02    693s] (I)      Prerouted net properties:
[11/24 22:06:02    693s] (I)      1 : NotLegal
[11/24 22:06:02    693s] (I)      2 : Special
[11/24 22:06:02    693s] (I)      3 : Analog
[11/24 22:06:02    693s] (I)      4 : Fixed
[11/24 22:06:02    693s] (I)      5 : Skipped
[11/24 22:06:02    693s] (I)      6 : MixedSignal
[11/24 22:06:02    693s] (I)      Early global route reroute all routable nets
[11/24 22:06:02    693s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/24 22:06:02    693s] (I)      Read 8447 nets ( ignored 0 )
[11/24 22:06:02    693s] (I)        Front-side 8447 ( ignored 0 )
[11/24 22:06:02    693s] (I)        Back-side  0 ( ignored 0 )
[11/24 22:06:02    693s] (I)        Both-side  0 ( ignored 0 )
[11/24 22:06:02    693s] (I)      early_global_route_priority property id does not exist.
[11/24 22:06:02    693s] (I)      Read Num Blocks=13994  Num Prerouted Wires=0  Num CS=0
[11/24 22:06:02    693s] (I)      Layer 1 (V) : #blockages 1733 : #preroutes 0
[11/24 22:06:02    693s] (I)      Layer 2 (H) : #blockages 5498 : #preroutes 0
[11/24 22:06:02    693s] (I)      Layer 3 (V) : #blockages 4393 : #preroutes 0
[11/24 22:06:02    693s] (I)      Layer 4 (H) : #blockages 2370 : #preroutes 0
[11/24 22:06:02    693s] (I)      Number of ignored nets                =      0
[11/24 22:06:02    693s] (I)      Number of connected nets              =      0
[11/24 22:06:02    693s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/24 22:06:02    693s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/24 22:06:02    693s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/24 22:06:02    693s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/24 22:06:02    693s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/24 22:06:02    693s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/24 22:06:02    693s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/24 22:06:02    693s] (I)      There are 2 clock nets ( 0 with NDR ).
[11/24 22:06:02    693s] (I)      Ndr track 0 does not exist
[11/24 22:06:02    693s] (I)      ---------------------Grid Graph Info--------------------
[11/24 22:06:02    693s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/24 22:06:02    693s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/24 22:06:02    693s] (I)      Site width          :   460  (dbu)
[11/24 22:06:02    693s] (I)      Row height          :  4140  (dbu)
[11/24 22:06:02    693s] (I)      GCell row height    :  4140  (dbu)
[11/24 22:06:02    693s] (I)      GCell width         : 49680  (dbu)
[11/24 22:06:02    693s] (I)      GCell height        : 49680  (dbu)
[11/24 22:06:02    693s] (I)      Grid                :    43    43     5
[11/24 22:06:02    693s] (I)      Layer numbers       :     1     2     3     4     5
[11/24 22:06:02    693s] (I)      Vertical capacity   :     0 49680     0 49680     0
[11/24 22:06:02    693s] (I)      Horizontal capacity :     0     0 49680     0 49680
[11/24 22:06:02    693s] (I)      Default wire width  :   140   140   300   300  1600
[11/24 22:06:02    693s] (I)      Default wire space  :   140   140   300   300  1600
[11/24 22:06:02    693s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/24 22:06:02    693s] (I)      Default pitch size  :   280   460   610   615  3660
[11/24 22:06:02    693s] (I)      First track coord   :   320   320   620   790  1840
[11/24 22:06:02    693s] (I)      Num tracks per GCell: 177.43 108.00 81.44 80.78 13.57
[11/24 22:06:02    693s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/24 22:06:02    693s] (I)      Num of masks        :     1     1     1     1     1
[11/24 22:06:02    693s] (I)      Num of trim masks   :     0     0     0     0     0
[11/24 22:06:02    693s] (I)      --------------------------------------------------------
[11/24 22:06:02    693s] 
[11/24 22:06:02    693s] (I)      ============ Routing rule table ============
[11/24 22:06:02    693s] (I)      Rule id: 0  Nets: 8415
[11/24 22:06:02    693s] (I)      ========================================
[11/24 22:06:02    693s] (I)      
[11/24 22:06:02    693s] (I)      ======== NDR :  =========
[11/24 22:06:02    693s] (I)      +--------------+--------+
[11/24 22:06:02    693s] (I)      |           ID |      0 |
[11/24 22:06:02    693s] (I)      |         Name |        |
[11/24 22:06:02    693s] (I)      |      Default |    yes |
[11/24 22:06:02    693s] (I)      |  Clk Special |     no |
[11/24 22:06:02    693s] (I)      | Hard spacing |     no |
[11/24 22:06:02    693s] (I)      |    NDR track | (none) |
[11/24 22:06:02    693s] (I)      |      NDR via | (none) |
[11/24 22:06:02    693s] (I)      |  Extra space |      0 |
[11/24 22:06:02    693s] (I)      |      Shields |      0 |
[11/24 22:06:02    693s] (I)      |   Demand (H) |      1 |
[11/24 22:06:02    693s] (I)      |   Demand (V) |      1 |
[11/24 22:06:02    693s] (I)      |        #Nets |   8415 |
[11/24 22:06:02    693s] (I)      +--------------+--------+
[11/24 22:06:02    693s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:02    693s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/24 22:06:02    693s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:02    693s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/24 22:06:02    693s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/24 22:06:02    693s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/24 22:06:02    693s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/24 22:06:02    693s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:02    693s] (I)      =============== Blocked Tracks ===============
[11/24 22:06:02    693s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:02    693s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/24 22:06:02    693s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:02    693s] (I)      |     1 |       0 |        0 |         0.00% |
[11/24 22:06:02    693s] (I)      |     2 |  198015 |    63211 |        31.92% |
[11/24 22:06:02    693s] (I)      |     3 |  149296 |    48118 |        32.23% |
[11/24 22:06:02    693s] (I)      |     4 |  148092 |    60786 |        41.05% |
[11/24 22:06:02    693s] (I)      |     5 |   24897 |     9569 |        38.43% |
[11/24 22:06:02    693s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:02    693s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2.58 MB )
[11/24 22:06:02    693s] (I)      Reset routing kernel
[11/24 22:06:02    693s] (I)      numLocalWires=32688  numGlobalNetBranches=7795  numLocalNetBranches=8584
[11/24 22:06:02    693s] (I)      totalPins=29071  totalGlobalPin=6077 (20.90%)
[11/24 22:06:02    693s] (I)      total 2D Cap : 359694 = (124303 H, 235391 V)
[11/24 22:06:02    693s] (I)      total 2D Demand : 1092 = (0 H, 1092 V)
[11/24 22:06:02    693s] (I)      
[11/24 22:06:02    693s] (I)      ============  Phase 1a Route ============
[11/24 22:06:02    693s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 12
[11/24 22:06:02    693s] (I)      Usage: 6574 = (3184 H, 3390 V) = (2.56% H, 1.44% V) = (1.582e+05um H, 1.684e+05um V)
[11/24 22:06:02    693s] (I)      
[11/24 22:06:02    693s] (I)      ============  Phase 1b Route ============
[11/24 22:06:02    693s] (I)      Usage: 6574 = (3184 H, 3390 V) = (2.56% H, 1.44% V) = (1.582e+05um H, 1.684e+05um V)
[11/24 22:06:02    693s] (I)      eGR overflow: 0.22% H + 0.00% V
[11/24 22:06:02    693s] 
[11/24 22:06:02    693s] (I)      Updating congestion map
[11/24 22:06:02    693s] (I)      Overflow after Early Global Route 0.19% H + 0.00% V
[11/24 22:06:02    693s] (I)      Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2.59 MB )
[11/24 22:06:02    693s] Finished Early Global Route rough congestion estimation: mem = 2671.0M
[11/24 22:06:02    693s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.052, REAL:0.052, MEM:2671.0M, EPOCH TIME: 1732482362.386885
[11/24 22:06:02    693s] earlyGlobalRoute rough estimation gcell size 12 row height
[11/24 22:06:02    693s] OPERPROF: Starting CDPad at level 1, MEM:2671.0M, EPOCH TIME: 1732482362.387033
[11/24 22:06:02    693s] CDPadU 0.085 -> 0.084. R=0.058, N=8346, GS=49.680
[11/24 22:06:02    693s] OPERPROF: Finished CDPad at level 1, CPU:0.043, REAL:0.044, MEM:2671.0M, EPOCH TIME: 1732482362.430734
[11/24 22:06:02    693s] OPERPROF: Starting NP-MAIN at level 1, MEM:2671.0M, EPOCH TIME: 1732482362.431217
[11/24 22:06:02    693s] OPERPROF:   Starting NP-Place at level 2, MEM:2677.5M, EPOCH TIME: 1732482362.460686
[11/24 22:06:02    693s] OPERPROF:   Finished NP-Place at level 2, CPU:0.067, REAL:0.067, MEM:2705.8M, EPOCH TIME: 1732482362.527655
[11/24 22:06:02    693s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.104, REAL:0.105, MEM:2705.8M, EPOCH TIME: 1732482362.536468
[11/24 22:06:02    693s] Global placement CDP skipped at cutLevel 9.
[11/24 22:06:02    693s] Iteration  9: Total net bbox = 2.525e+05 (1.32e+05 1.20e+05)
[11/24 22:06:02    693s]               Est.  stn bbox = 3.501e+05 (1.79e+05 1.71e+05)
[11/24 22:06:02    693s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 2705.8M
[11/24 22:06:05    696s] nrCritNet: 5.00% ( 422 / 8448 ) cutoffSlk: -5731.6ps stdDelay: 58.5ps
[11/24 22:06:09    700s] nrCritNet: 1.99% ( 168 / 8448 ) cutoffSlk: -5621.0ps stdDelay: 58.5ps
[11/24 22:06:09    700s] Iteration 10: Total net bbox = 2.556e+05 (1.34e+05 1.22e+05)
[11/24 22:06:09    700s]               Est.  stn bbox = 3.534e+05 (1.81e+05 1.73e+05)
[11/24 22:06:09    700s]               cpu = 0:00:06.9 real = 0:00:07.0 mem = 2705.8M
[11/24 22:06:09    700s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2705.8M, EPOCH TIME: 1732482369.477236
[11/24 22:06:09    700s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 22:06:09    700s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2705.8M, EPOCH TIME: 1732482369.477683
[11/24 22:06:09    700s] OPERPROF: Starting NP-MAIN at level 1, MEM:2705.8M, EPOCH TIME: 1732482369.478141
[11/24 22:06:09    700s] OPERPROF:   Starting NP-Place at level 2, MEM:2705.8M, EPOCH TIME: 1732482369.507675
[11/24 22:06:10    701s] OPERPROF:   Finished NP-Place at level 2, CPU:1.208, REAL:1.251, MEM:2705.8M, EPOCH TIME: 1732482370.758795
[11/24 22:06:10    701s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.244, REAL:1.288, MEM:2705.8M, EPOCH TIME: 1732482370.765905
[11/24 22:06:10    701s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2705.8M, EPOCH TIME: 1732482370.766416
[11/24 22:06:10    701s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 22:06:10    701s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2705.8M, EPOCH TIME: 1732482370.766799
[11/24 22:06:10    701s] OPERPROF: Starting HUM-Estimate at level 1, MEM:2705.8M, EPOCH TIME: 1732482370.766894
[11/24 22:06:10    701s] Starting Early Global Route rough congestion estimation: mem = 2705.8M
[11/24 22:06:10    701s] (I)      Initializing eGR engine (rough)
[11/24 22:06:10    701s] Set min layer with default ( 2 )
[11/24 22:06:10    701s] Set max layer with parameter ( 5 )
[11/24 22:06:10    701s] (I)      Initializing eGR engine (rough)
[11/24 22:06:10    701s] Set min layer with default ( 2 )
[11/24 22:06:10    701s] Set max layer with parameter ( 5 )
[11/24 22:06:10    701s] (I)      Started Early Global Route kernel ( Curr Mem: 2.59 MB )
[11/24 22:06:10    701s] (I)      Running eGR Rough flow
[11/24 22:06:10    701s] (I)      # wire layers (front) : 6
[11/24 22:06:10    701s] (I)      # wire layers (back)  : 0
[11/24 22:06:10    701s] (I)      min wire layer : 1
[11/24 22:06:10    701s] (I)      max wire layer : 5
[11/24 22:06:10    701s] (I)      # cut layers (front) : 5
[11/24 22:06:10    701s] (I)      # cut layers (back)  : 0
[11/24 22:06:10    701s] (I)      min cut layer : 1
[11/24 22:06:10    701s] (I)      max cut layer : 4
[11/24 22:06:10    701s] (I)      ================================ Layers ================================
[11/24 22:06:10    701s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:10    701s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/24 22:06:10    701s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:10    701s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/24 22:06:10    701s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/24 22:06:10    701s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/24 22:06:10    701s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/24 22:06:10    701s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/24 22:06:10    701s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/24 22:06:10    701s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/24 22:06:10    701s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/24 22:06:10    701s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/24 22:06:10    701s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/24 22:06:10    701s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/24 22:06:10    701s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:10    701s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/24 22:06:10    701s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/24 22:06:10    701s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:10    701s] (I)      Started Import and model ( Curr Mem: 2.59 MB )
[11/24 22:06:10    701s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:10    701s] (I)      == Non-default Options ==
[11/24 22:06:10    701s] (I)      Print mode                                         : 2
[11/24 22:06:10    701s] (I)      Stop if highly congested                           : false
[11/24 22:06:10    701s] (I)      Local connection modeling                          : true
[11/24 22:06:10    701s] (I)      Maximum routing layer                              : 5
[11/24 22:06:10    701s] (I)      Top routing layer                                  : 5
[11/24 22:06:10    701s] (I)      Assign partition pins                              : false
[11/24 22:06:10    701s] (I)      Support large GCell                                : true
[11/24 22:06:10    701s] (I)      Number of threads                                  : 1
[11/24 22:06:10    701s] (I)      Number of rows per GCell                           : 6
[11/24 22:06:10    701s] (I)      Max num rows per GCell                             : 32
[11/24 22:06:10    701s] (I)      Route tie net to shape                             : auto
[11/24 22:06:10    701s] (I)      Method to set GCell size                           : row
[11/24 22:06:10    701s] (I)      Tie hi/lo max distance                             : 41.400000
[11/24 22:06:10    701s] (I)      Counted 4547 PG shapes. eGR will not process PG shapes layer by layer.
[11/24 22:06:10    701s] (I)      ============== Pin Summary ==============
[11/24 22:06:10    701s] (I)      +-------+--------+---------+------------+
[11/24 22:06:10    701s] (I)      | Layer | # pins | % total |      Group |
[11/24 22:06:10    701s] (I)      +-------+--------+---------+------------+
[11/24 22:06:10    701s] (I)      |     1 |  28880 |   99.23 |        Pin |
[11/24 22:06:10    701s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/24 22:06:10    701s] (I)      |     3 |    192 |    0.66 | Pin access |
[11/24 22:06:10    701s] (I)      |     4 |      0 |    0.00 |      Other |
[11/24 22:06:10    701s] (I)      |     5 |     32 |    0.11 |      Other |
[11/24 22:06:10    701s] (I)      +-------+--------+---------+------------+
[11/24 22:06:10    701s] (I)      Use row-based GCell size
[11/24 22:06:10    701s] (I)      Use row-based GCell align
[11/24 22:06:10    701s] (I)      layer 0 area = 83000
[11/24 22:06:10    701s] (I)      layer 1 area = 67600
[11/24 22:06:10    701s] (I)      layer 2 area = 240000
[11/24 22:06:10    701s] (I)      layer 3 area = 240000
[11/24 22:06:10    701s] (I)      layer 4 area = 4000000
[11/24 22:06:10    701s] (I)      GCell unit size   : 4140
[11/24 22:06:10    701s] (I)      GCell multiplier  : 6
[11/24 22:06:10    701s] (I)      GCell row height  : 4140
[11/24 22:06:10    701s] (I)      Actual row height : 4140
[11/24 22:06:10    701s] (I)      GCell align ref   : 280000 280000
[11/24 22:06:10    701s] (I)      Track table information for default rule: 
[11/24 22:06:10    701s] (I)      met1 has single uniform track structure
[11/24 22:06:10    701s] (I)      met2 has single uniform track structure
[11/24 22:06:10    701s] (I)      met3 has single uniform track structure
[11/24 22:06:10    701s] (I)      met4 has single uniform track structure
[11/24 22:06:10    701s] (I)      met5 has single uniform track structure
[11/24 22:06:10    701s] (I)      =============== Default via ===============
[11/24 22:06:10    701s] (I)      +---+------------------+------------------+
[11/24 22:06:10    701s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/24 22:06:10    701s] (I)      +---+------------------+------------------+
[11/24 22:06:10    701s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/24 22:06:10    701s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/24 22:06:10    701s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/24 22:06:10    701s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/24 22:06:10    701s] (I)      +---+------------------+------------------+
[11/24 22:06:10    701s] (I)      Read 4980 PG shapes
[11/24 22:06:10    701s] (I)      Read 0 clock shapes
[11/24 22:06:10    701s] (I)      Read 0 other shapes
[11/24 22:06:10    701s] (I)      #Routing Blockages  : 0
[11/24 22:06:10    701s] (I)      #Instance Blockages : 9014
[11/24 22:06:10    701s] (I)      #PG Blockages       : 4980
[11/24 22:06:10    701s] (I)      #Halo Blockages     : 0
[11/24 22:06:10    701s] (I)      #Boundary Blockages : 0
[11/24 22:06:10    701s] (I)      #Clock Blockages    : 0
[11/24 22:06:10    701s] (I)      #Other Blockages    : 0
[11/24 22:06:10    701s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/24 22:06:10    701s] (I)      Custom ignore net properties:
[11/24 22:06:10    701s] (I)      1 : NotLegal
[11/24 22:06:10    701s] (I)      Default ignore net properties:
[11/24 22:06:10    701s] (I)      1 : Special
[11/24 22:06:10    701s] (I)      2 : Analog
[11/24 22:06:10    701s] (I)      3 : Fixed
[11/24 22:06:10    701s] (I)      4 : Skipped
[11/24 22:06:10    701s] (I)      5 : MixedSignal
[11/24 22:06:10    701s] (I)      Prerouted net properties:
[11/24 22:06:10    701s] (I)      1 : NotLegal
[11/24 22:06:10    701s] (I)      2 : Special
[11/24 22:06:10    701s] (I)      3 : Analog
[11/24 22:06:10    701s] (I)      4 : Fixed
[11/24 22:06:10    701s] (I)      5 : Skipped
[11/24 22:06:10    701s] (I)      6 : MixedSignal
[11/24 22:06:10    701s] (I)      Early global route reroute all routable nets
[11/24 22:06:10    701s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/24 22:06:10    701s] (I)      Read 8447 nets ( ignored 0 )
[11/24 22:06:10    701s] (I)        Front-side 8447 ( ignored 0 )
[11/24 22:06:10    701s] (I)        Back-side  0 ( ignored 0 )
[11/24 22:06:10    701s] (I)        Both-side  0 ( ignored 0 )
[11/24 22:06:10    701s] (I)      early_global_route_priority property id does not exist.
[11/24 22:06:10    701s] (I)      Read Num Blocks=13994  Num Prerouted Wires=0  Num CS=0
[11/24 22:06:10    701s] (I)      Layer 1 (V) : #blockages 1733 : #preroutes 0
[11/24 22:06:10    701s] (I)      Layer 2 (H) : #blockages 5498 : #preroutes 0
[11/24 22:06:10    701s] (I)      Layer 3 (V) : #blockages 4393 : #preroutes 0
[11/24 22:06:10    701s] (I)      Layer 4 (H) : #blockages 2370 : #preroutes 0
[11/24 22:06:10    701s] (I)      Number of ignored nets                =      0
[11/24 22:06:10    701s] (I)      Number of connected nets              =      0
[11/24 22:06:10    701s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/24 22:06:10    701s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/24 22:06:10    701s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/24 22:06:10    701s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/24 22:06:10    701s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/24 22:06:10    701s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/24 22:06:10    701s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/24 22:06:10    701s] (I)      There are 2 clock nets ( 0 with NDR ).
[11/24 22:06:10    701s] (I)      Ndr track 0 does not exist
[11/24 22:06:10    701s] (I)      ---------------------Grid Graph Info--------------------
[11/24 22:06:10    701s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/24 22:06:10    701s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/24 22:06:10    701s] (I)      Site width          :   460  (dbu)
[11/24 22:06:10    701s] (I)      Row height          :  4140  (dbu)
[11/24 22:06:10    701s] (I)      GCell row height    :  4140  (dbu)
[11/24 22:06:10    701s] (I)      GCell width         : 24840  (dbu)
[11/24 22:06:10    701s] (I)      GCell height        : 24840  (dbu)
[11/24 22:06:10    701s] (I)      Grid                :    86    86     5
[11/24 22:06:10    701s] (I)      Layer numbers       :     1     2     3     4     5
[11/24 22:06:10    701s] (I)      Vertical capacity   :     0 24840     0 24840     0
[11/24 22:06:10    701s] (I)      Horizontal capacity :     0     0 24840     0 24840
[11/24 22:06:10    701s] (I)      Default wire width  :   140   140   300   300  1600
[11/24 22:06:10    701s] (I)      Default wire space  :   140   140   300   300  1600
[11/24 22:06:10    701s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/24 22:06:10    701s] (I)      Default pitch size  :   280   460   610   615  3660
[11/24 22:06:10    701s] (I)      First track coord   :   320   320   620   790  1840
[11/24 22:06:10    701s] (I)      Num tracks per GCell: 88.71 54.00 40.72 40.39  6.79
[11/24 22:06:10    701s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/24 22:06:10    701s] (I)      Num of masks        :     1     1     1     1     1
[11/24 22:06:10    701s] (I)      Num of trim masks   :     0     0     0     0     0
[11/24 22:06:10    701s] (I)      --------------------------------------------------------
[11/24 22:06:10    701s] 
[11/24 22:06:10    701s] (I)      ============ Routing rule table ============
[11/24 22:06:10    701s] (I)      Rule id: 0  Nets: 8415
[11/24 22:06:10    701s] (I)      ========================================
[11/24 22:06:10    701s] (I)      
[11/24 22:06:10    701s] (I)      ======== NDR :  =========
[11/24 22:06:10    701s] (I)      +--------------+--------+
[11/24 22:06:10    701s] (I)      |           ID |      0 |
[11/24 22:06:10    701s] (I)      |         Name |        |
[11/24 22:06:10    701s] (I)      |      Default |    yes |
[11/24 22:06:10    701s] (I)      |  Clk Special |     no |
[11/24 22:06:10    701s] (I)      | Hard spacing |     no |
[11/24 22:06:10    701s] (I)      |    NDR track | (none) |
[11/24 22:06:10    701s] (I)      |      NDR via | (none) |
[11/24 22:06:10    701s] (I)      |  Extra space |      0 |
[11/24 22:06:10    701s] (I)      |      Shields |      0 |
[11/24 22:06:10    701s] (I)      |   Demand (H) |      1 |
[11/24 22:06:10    701s] (I)      |   Demand (V) |      1 |
[11/24 22:06:10    701s] (I)      |        #Nets |   8415 |
[11/24 22:06:10    701s] (I)      +--------------+--------+
[11/24 22:06:10    701s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:10    701s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/24 22:06:10    701s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:10    701s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/24 22:06:10    701s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/24 22:06:10    701s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/24 22:06:10    701s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/24 22:06:10    701s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:10    701s] (I)      =============== Blocked Tracks ===============
[11/24 22:06:10    701s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:10    701s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/24 22:06:10    701s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:10    701s] (I)      |     1 |       0 |        0 |         0.00% |
[11/24 22:06:10    701s] (I)      |     2 |  396030 |   119309 |        30.13% |
[11/24 22:06:10    701s] (I)      |     3 |  298592 |    89732 |        30.05% |
[11/24 22:06:10    701s] (I)      |     4 |  296184 |   117841 |        39.79% |
[11/24 22:06:10    701s] (I)      |     5 |   49794 |    18220 |        36.59% |
[11/24 22:06:10    701s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:10    701s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.59 MB )
[11/24 22:06:10    701s] (I)      Reset routing kernel
[11/24 22:06:10    701s] (I)      numLocalWires=26063  numGlobalNetBranches=7018  numLocalNetBranches=6029
[11/24 22:06:10    701s] (I)      totalPins=29071  totalGlobalPin=10694 (36.79%)
[11/24 22:06:10    701s] (I)      total 2D Cap : 726012 = (250765 H, 475247 V)
[11/24 22:06:10    701s] (I)      total 2D Demand : 1860 = (0 H, 1860 V)
[11/24 22:06:10    701s] (I)      
[11/24 22:06:10    701s] (I)      ============  Phase 1a Route ============
[11/24 22:06:10    701s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 22
[11/24 22:06:10    701s] (I)      Usage: 14131 = (6986 H, 7145 V) = (2.79% H, 1.50% V) = (1.735e+05um H, 1.775e+05um V)
[11/24 22:06:10    701s] (I)      
[11/24 22:06:10    701s] (I)      ============  Phase 1b Route ============
[11/24 22:06:10    701s] (I)      Usage: 14132 = (6986 H, 7146 V) = (2.79% H, 1.50% V) = (1.735e+05um H, 1.775e+05um V)
[11/24 22:06:10    701s] (I)      eGR overflow: 0.18% H + 0.00% V
[11/24 22:06:10    701s] 
[11/24 22:06:10    701s] (I)      Updating congestion map
[11/24 22:06:10    701s] (I)      Overflow after Early Global Route 0.07% H + 0.00% V
[11/24 22:06:10    701s] (I)      Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2.59 MB )
[11/24 22:06:10    701s] Finished Early Global Route rough congestion estimation: mem = 2676.4M
[11/24 22:06:10    701s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.068, REAL:0.067, MEM:2676.4M, EPOCH TIME: 1732482370.834388
[11/24 22:06:10    701s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/24 22:06:10    701s] OPERPROF: Starting CDPad at level 1, MEM:2676.4M, EPOCH TIME: 1732482370.834612
[11/24 22:06:10    701s] CDPadU 0.084 -> 0.084. R=0.058, N=8346, GS=24.840
[11/24 22:06:10    701s] OPERPROF: Finished CDPad at level 1, CPU:0.051, REAL:0.052, MEM:2676.4M, EPOCH TIME: 1732482370.886440
[11/24 22:06:10    701s] OPERPROF: Starting NP-MAIN at level 1, MEM:2676.4M, EPOCH TIME: 1732482370.886929
[11/24 22:06:10    701s] OPERPROF:   Starting NP-Place at level 2, MEM:2680.6M, EPOCH TIME: 1732482370.915536
[11/24 22:06:10    701s] OPERPROF:   Finished NP-Place at level 2, CPU:0.073, REAL:0.073, MEM:2705.1M, EPOCH TIME: 1732482370.988847
[11/24 22:06:10    701s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.108, REAL:0.108, MEM:2705.1M, EPOCH TIME: 1732482370.995007
[11/24 22:06:10    701s] Global placement CDP skipped at cutLevel 11.
[11/24 22:06:11    701s] Iteration 11: Total net bbox = 2.696e+05 (1.43e+05 1.26e+05)
[11/24 22:06:11    701s]               Est.  stn bbox = 3.712e+05 (1.94e+05 1.77e+05)
[11/24 22:06:11    701s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 2705.1M
[11/24 22:06:14    705s] nrCritNet: 4.76% ( 402 / 8448 ) cutoffSlk: -5583.5ps stdDelay: 58.5ps
[11/24 22:06:18    709s] nrCritNet: 1.96% ( 166 / 8448 ) cutoffSlk: -5542.3ps stdDelay: 58.5ps
[11/24 22:06:18    709s] Iteration 12: Total net bbox = 2.756e+05 (1.46e+05 1.29e+05)
[11/24 22:06:18    709s]               Est.  stn bbox = 3.779e+05 (1.98e+05 1.80e+05)
[11/24 22:06:18    709s]               cpu = 0:00:07.4 real = 0:00:08.0 mem = 2705.1M
[11/24 22:06:18    709s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2705.1M, EPOCH TIME: 1732482378.366598
[11/24 22:06:18    709s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 22:06:18    709s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2705.1M, EPOCH TIME: 1732482378.367001
[11/24 22:06:18    709s] OPERPROF: Starting NP-MAIN at level 1, MEM:2705.1M, EPOCH TIME: 1732482378.367454
[11/24 22:06:18    709s] OPERPROF:   Starting NP-Place at level 2, MEM:2705.1M, EPOCH TIME: 1732482378.395579
[11/24 22:06:20    711s] OPERPROF:   Finished NP-Place at level 2, CPU:1.857, REAL:1.913, MEM:2711.2M, EPOCH TIME: 1732482380.308733
[11/24 22:06:20    711s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.892, REAL:1.948, MEM:2711.2M, EPOCH TIME: 1732482380.315887
[11/24 22:06:20    711s] Legalizing MH Cells... 0 / 0 (level 7)
[11/24 22:06:20    711s] MH packer: No MH instances from GP
[11/24 22:06:20    711s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2711.2M, DRC: 0)
[11/24 22:06:20    711s] 0 (out of 0) MH cells were successfully legalized.
[11/24 22:06:20    711s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2711.2M, EPOCH TIME: 1732482380.316845
[11/24 22:06:20    711s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 22:06:20    711s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2711.2M, EPOCH TIME: 1732482380.317207
[11/24 22:06:20    711s] OPERPROF: Starting HUM-Estimate at level 1, MEM:2711.2M, EPOCH TIME: 1732482380.317293
[11/24 22:06:20    711s] Starting Early Global Route rough congestion estimation: mem = 2711.2M
[11/24 22:06:20    711s] (I)      Initializing eGR engine (rough)
[11/24 22:06:20    711s] Set min layer with default ( 2 )
[11/24 22:06:20    711s] Set max layer with parameter ( 5 )
[11/24 22:06:20    711s] (I)      Initializing eGR engine (rough)
[11/24 22:06:20    711s] Set min layer with default ( 2 )
[11/24 22:06:20    711s] Set max layer with parameter ( 5 )
[11/24 22:06:20    711s] (I)      Started Early Global Route kernel ( Curr Mem: 2.60 MB )
[11/24 22:06:20    711s] (I)      Running eGR Rough flow
[11/24 22:06:20    711s] (I)      # wire layers (front) : 6
[11/24 22:06:20    711s] (I)      # wire layers (back)  : 0
[11/24 22:06:20    711s] (I)      min wire layer : 1
[11/24 22:06:20    711s] (I)      max wire layer : 5
[11/24 22:06:20    711s] (I)      # cut layers (front) : 5
[11/24 22:06:20    711s] (I)      # cut layers (back)  : 0
[11/24 22:06:20    711s] (I)      min cut layer : 1
[11/24 22:06:20    711s] (I)      max cut layer : 4
[11/24 22:06:20    711s] (I)      ================================ Layers ================================
[11/24 22:06:20    711s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:20    711s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/24 22:06:20    711s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:20    711s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/24 22:06:20    711s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/24 22:06:20    711s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/24 22:06:20    711s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/24 22:06:20    711s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/24 22:06:20    711s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/24 22:06:20    711s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/24 22:06:20    711s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/24 22:06:20    711s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/24 22:06:20    711s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/24 22:06:20    711s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/24 22:06:20    711s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:20    711s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/24 22:06:20    711s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/24 22:06:20    711s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:20    711s] (I)      Started Import and model ( Curr Mem: 2.60 MB )
[11/24 22:06:20    711s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:20    711s] (I)      == Non-default Options ==
[11/24 22:06:20    711s] (I)      Print mode                                         : 2
[11/24 22:06:20    711s] (I)      Stop if highly congested                           : false
[11/24 22:06:20    711s] (I)      Local connection modeling                          : true
[11/24 22:06:20    711s] (I)      Maximum routing layer                              : 5
[11/24 22:06:20    711s] (I)      Top routing layer                                  : 5
[11/24 22:06:20    711s] (I)      Assign partition pins                              : false
[11/24 22:06:20    711s] (I)      Support large GCell                                : true
[11/24 22:06:20    711s] (I)      Number of threads                                  : 1
[11/24 22:06:20    711s] (I)      Number of rows per GCell                           : 3
[11/24 22:06:20    711s] (I)      Max num rows per GCell                             : 32
[11/24 22:06:20    711s] (I)      Route tie net to shape                             : auto
[11/24 22:06:20    711s] (I)      Method to set GCell size                           : row
[11/24 22:06:20    711s] (I)      Tie hi/lo max distance                             : 41.400000
[11/24 22:06:20    711s] (I)      Counted 4547 PG shapes. eGR will not process PG shapes layer by layer.
[11/24 22:06:20    711s] (I)      ============== Pin Summary ==============
[11/24 22:06:20    711s] (I)      +-------+--------+---------+------------+
[11/24 22:06:20    711s] (I)      | Layer | # pins | % total |      Group |
[11/24 22:06:20    711s] (I)      +-------+--------+---------+------------+
[11/24 22:06:20    711s] (I)      |     1 |  28880 |   99.23 |        Pin |
[11/24 22:06:20    711s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/24 22:06:20    711s] (I)      |     3 |    192 |    0.66 | Pin access |
[11/24 22:06:20    711s] (I)      |     4 |      0 |    0.00 |      Other |
[11/24 22:06:20    711s] (I)      |     5 |     32 |    0.11 |      Other |
[11/24 22:06:20    711s] (I)      +-------+--------+---------+------------+
[11/24 22:06:20    711s] (I)      Use row-based GCell size
[11/24 22:06:20    711s] (I)      Use row-based GCell align
[11/24 22:06:20    711s] (I)      layer 0 area = 83000
[11/24 22:06:20    711s] (I)      layer 1 area = 67600
[11/24 22:06:20    711s] (I)      layer 2 area = 240000
[11/24 22:06:20    711s] (I)      layer 3 area = 240000
[11/24 22:06:20    711s] (I)      layer 4 area = 4000000
[11/24 22:06:20    711s] (I)      GCell unit size   : 4140
[11/24 22:06:20    711s] (I)      GCell multiplier  : 3
[11/24 22:06:20    711s] (I)      GCell row height  : 4140
[11/24 22:06:20    711s] (I)      Actual row height : 4140
[11/24 22:06:20    711s] (I)      GCell align ref   : 280000 280000
[11/24 22:06:20    711s] (I)      Track table information for default rule: 
[11/24 22:06:20    711s] (I)      met1 has single uniform track structure
[11/24 22:06:20    711s] (I)      met2 has single uniform track structure
[11/24 22:06:20    711s] (I)      met3 has single uniform track structure
[11/24 22:06:20    711s] (I)      met4 has single uniform track structure
[11/24 22:06:20    711s] (I)      met5 has single uniform track structure
[11/24 22:06:20    711s] (I)      =============== Default via ===============
[11/24 22:06:20    711s] (I)      +---+------------------+------------------+
[11/24 22:06:20    711s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/24 22:06:20    711s] (I)      +---+------------------+------------------+
[11/24 22:06:20    711s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/24 22:06:20    711s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/24 22:06:20    711s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/24 22:06:20    711s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/24 22:06:20    711s] (I)      +---+------------------+------------------+
[11/24 22:06:20    711s] (I)      Read 4980 PG shapes
[11/24 22:06:20    711s] (I)      Read 0 clock shapes
[11/24 22:06:20    711s] (I)      Read 0 other shapes
[11/24 22:06:20    711s] (I)      #Routing Blockages  : 0
[11/24 22:06:20    711s] (I)      #Instance Blockages : 9014
[11/24 22:06:20    711s] (I)      #PG Blockages       : 4980
[11/24 22:06:20    711s] (I)      #Halo Blockages     : 0
[11/24 22:06:20    711s] (I)      #Boundary Blockages : 0
[11/24 22:06:20    711s] (I)      #Clock Blockages    : 0
[11/24 22:06:20    711s] (I)      #Other Blockages    : 0
[11/24 22:06:20    711s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/24 22:06:20    711s] (I)      Custom ignore net properties:
[11/24 22:06:20    711s] (I)      1 : NotLegal
[11/24 22:06:20    711s] (I)      Default ignore net properties:
[11/24 22:06:20    711s] (I)      1 : Special
[11/24 22:06:20    711s] (I)      2 : Analog
[11/24 22:06:20    711s] (I)      3 : Fixed
[11/24 22:06:20    711s] (I)      4 : Skipped
[11/24 22:06:20    711s] (I)      5 : MixedSignal
[11/24 22:06:20    711s] (I)      Prerouted net properties:
[11/24 22:06:20    711s] (I)      1 : NotLegal
[11/24 22:06:20    711s] (I)      2 : Special
[11/24 22:06:20    711s] (I)      3 : Analog
[11/24 22:06:20    711s] (I)      4 : Fixed
[11/24 22:06:20    711s] (I)      5 : Skipped
[11/24 22:06:20    711s] (I)      6 : MixedSignal
[11/24 22:06:20    711s] (I)      Early global route reroute all routable nets
[11/24 22:06:20    711s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/24 22:06:20    711s] (I)      Read 8447 nets ( ignored 0 )
[11/24 22:06:20    711s] (I)        Front-side 8447 ( ignored 0 )
[11/24 22:06:20    711s] (I)        Back-side  0 ( ignored 0 )
[11/24 22:06:20    711s] (I)        Both-side  0 ( ignored 0 )
[11/24 22:06:20    711s] (I)      early_global_route_priority property id does not exist.
[11/24 22:06:20    711s] (I)      Read Num Blocks=13994  Num Prerouted Wires=0  Num CS=0
[11/24 22:06:20    711s] (I)      Layer 1 (V) : #blockages 1733 : #preroutes 0
[11/24 22:06:20    711s] (I)      Layer 2 (H) : #blockages 5498 : #preroutes 0
[11/24 22:06:20    711s] (I)      Layer 3 (V) : #blockages 4393 : #preroutes 0
[11/24 22:06:20    711s] (I)      Layer 4 (H) : #blockages 2370 : #preroutes 0
[11/24 22:06:20    711s] (I)      Number of ignored nets                =      0
[11/24 22:06:20    711s] (I)      Number of connected nets              =      0
[11/24 22:06:20    711s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/24 22:06:20    711s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/24 22:06:20    711s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/24 22:06:20    711s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/24 22:06:20    711s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/24 22:06:20    711s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/24 22:06:20    711s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/24 22:06:20    711s] (I)      There are 2 clock nets ( 0 with NDR ).
[11/24 22:06:20    711s] (I)      Ndr track 0 does not exist
[11/24 22:06:20    711s] (I)      ---------------------Grid Graph Info--------------------
[11/24 22:06:20    711s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/24 22:06:20    711s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/24 22:06:20    711s] (I)      Site width          :   460  (dbu)
[11/24 22:06:20    711s] (I)      Row height          :  4140  (dbu)
[11/24 22:06:20    711s] (I)      GCell row height    :  4140  (dbu)
[11/24 22:06:20    711s] (I)      GCell width         : 12420  (dbu)
[11/24 22:06:20    711s] (I)      GCell height        : 12420  (dbu)
[11/24 22:06:20    711s] (I)      Grid                :   171   171     5
[11/24 22:06:20    711s] (I)      Layer numbers       :     1     2     3     4     5
[11/24 22:06:20    711s] (I)      Vertical capacity   :     0 12420     0 12420     0
[11/24 22:06:20    711s] (I)      Horizontal capacity :     0     0 12420     0 12420
[11/24 22:06:20    711s] (I)      Default wire width  :   140   140   300   300  1600
[11/24 22:06:20    711s] (I)      Default wire space  :   140   140   300   300  1600
[11/24 22:06:20    711s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/24 22:06:20    711s] (I)      Default pitch size  :   280   460   610   615  3660
[11/24 22:06:20    711s] (I)      First track coord   :   320   320   620   790  1840
[11/24 22:06:20    711s] (I)      Num tracks per GCell: 44.36 27.00 20.36 20.20  3.39
[11/24 22:06:20    711s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/24 22:06:20    711s] (I)      Num of masks        :     1     1     1     1     1
[11/24 22:06:20    711s] (I)      Num of trim masks   :     0     0     0     0     0
[11/24 22:06:20    711s] (I)      --------------------------------------------------------
[11/24 22:06:20    711s] 
[11/24 22:06:20    711s] (I)      ============ Routing rule table ============
[11/24 22:06:20    711s] (I)      Rule id: 0  Nets: 8415
[11/24 22:06:20    711s] (I)      ========================================
[11/24 22:06:20    711s] (I)      
[11/24 22:06:20    711s] (I)      ======== NDR :  =========
[11/24 22:06:20    711s] (I)      +--------------+--------+
[11/24 22:06:20    711s] (I)      |           ID |      0 |
[11/24 22:06:20    711s] (I)      |         Name |        |
[11/24 22:06:20    711s] (I)      |      Default |    yes |
[11/24 22:06:20    711s] (I)      |  Clk Special |     no |
[11/24 22:06:20    711s] (I)      | Hard spacing |     no |
[11/24 22:06:20    711s] (I)      |    NDR track | (none) |
[11/24 22:06:20    711s] (I)      |      NDR via | (none) |
[11/24 22:06:20    711s] (I)      |  Extra space |      0 |
[11/24 22:06:20    711s] (I)      |      Shields |      0 |
[11/24 22:06:20    711s] (I)      |   Demand (H) |      1 |
[11/24 22:06:20    711s] (I)      |   Demand (V) |      1 |
[11/24 22:06:20    711s] (I)      |        #Nets |   8415 |
[11/24 22:06:20    711s] (I)      +--------------+--------+
[11/24 22:06:20    711s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:20    711s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/24 22:06:20    711s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:20    711s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/24 22:06:20    711s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/24 22:06:20    711s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/24 22:06:20    711s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/24 22:06:20    711s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:20    711s] (I)      =============== Blocked Tracks ===============
[11/24 22:06:20    711s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:20    711s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/24 22:06:20    711s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:20    711s] (I)      |     1 |       0 |        0 |         0.00% |
[11/24 22:06:20    711s] (I)      |     2 |  787455 |   228962 |        29.08% |
[11/24 22:06:20    711s] (I)      |     3 |  593712 |   170163 |        28.66% |
[11/24 22:06:20    711s] (I)      |     4 |  588924 |   230620 |        39.16% |
[11/24 22:06:20    711s] (I)      |     5 |   99009 |    35265 |        35.62% |
[11/24 22:06:20    711s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:20    711s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.60 MB )
[11/24 22:06:20    711s] (I)      Reset routing kernel
[11/24 22:06:20    711s] (I)      numLocalWires=17376  numGlobalNetBranches=4614  numLocalNetBranches=4085
[11/24 22:06:20    711s] (I)      totalPins=29071  totalGlobalPin=16502 (56.76%)
[11/24 22:06:20    711s] (I)      total 2D Cap : 1441493 = (498546 H, 942947 V)
[11/24 22:06:20    711s] (I)      total 2D Demand : 2984 = (0 H, 2984 V)
[11/24 22:06:20    711s] (I)      
[11/24 22:06:20    711s] (I)      ============  Phase 1a Route ============
[11/24 22:06:20    711s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[11/24 22:06:20    711s] (I)      Usage: 28968 = (14600 H, 14368 V) = (2.93% H, 1.52% V) = (1.813e+05um H, 1.785e+05um V)
[11/24 22:06:20    711s] (I)      
[11/24 22:06:20    711s] (I)      ============  Phase 1b Route ============
[11/24 22:06:20    711s] (I)      Usage: 28985 = (14602 H, 14383 V) = (2.93% H, 1.53% V) = (1.814e+05um H, 1.786e+05um V)
[11/24 22:06:20    711s] (I)      eGR overflow: 0.29% H + 0.00% V
[11/24 22:06:20    711s] 
[11/24 22:06:20    711s] (I)      Updating congestion map
[11/24 22:06:20    711s] (I)      Overflow after Early Global Route 0.16% H + 0.00% V
[11/24 22:06:20    711s] (I)      Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2.60 MB )
[11/24 22:06:20    711s] Finished Early Global Route rough congestion estimation: mem = 2686.9M
[11/24 22:06:20    711s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.074, REAL:0.074, MEM:2686.9M, EPOCH TIME: 1732482380.390909
[11/24 22:06:20    711s] earlyGlobalRoute rough estimation gcell size 3 row height
[11/24 22:06:20    711s] OPERPROF: Starting CDPad at level 1, MEM:2686.9M, EPOCH TIME: 1732482380.391041
[11/24 22:06:20    711s] CDPadU 0.084 -> 0.085. R=0.058, N=8346, GS=12.420
[11/24 22:06:20    711s] OPERPROF: Finished CDPad at level 1, CPU:0.089, REAL:0.090, MEM:2686.9M, EPOCH TIME: 1732482380.481287
[11/24 22:06:20    711s] OPERPROF: Starting NP-MAIN at level 1, MEM:2686.9M, EPOCH TIME: 1732482380.481825
[11/24 22:06:20    711s] OPERPROF:   Starting NP-Place at level 2, MEM:2688.9M, EPOCH TIME: 1732482380.513857
[11/24 22:06:20    711s] OPERPROF:   Finished NP-Place at level 2, CPU:0.074, REAL:0.074, MEM:2714.4M, EPOCH TIME: 1732482380.587766
[11/24 22:06:20    711s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.115, REAL:0.116, MEM:2714.4M, EPOCH TIME: 1732482380.597876
[11/24 22:06:20    711s] Global placement CDP skipped at cutLevel 13.
[11/24 22:06:20    711s] Iteration 13: Total net bbox = 2.759e+05 (1.48e+05 1.28e+05)
[11/24 22:06:20    711s]               Est.  stn bbox = 3.774e+05 (2.00e+05 1.77e+05)
[11/24 22:06:20    711s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 2714.4M
[11/24 22:06:20    711s] Iteration 14: Total net bbox = 2.759e+05 (1.48e+05 1.28e+05)
[11/24 22:06:20    711s]               Est.  stn bbox = 3.774e+05 (2.00e+05 1.77e+05)
[11/24 22:06:20    711s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2714.4M
[11/24 22:06:20    711s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2714.4M, EPOCH TIME: 1732482380.626055
[11/24 22:06:20    711s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 22:06:20    711s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:2714.4M, EPOCH TIME: 1732482380.626561
[11/24 22:06:20    711s] Legalizing MH Cells... 0 / 0 (level 10)
[11/24 22:06:20    711s] MH packer: No MH instances from GP
[11/24 22:06:20    711s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2714.4M, DRC: 0)
[11/24 22:06:20    711s] 0 (out of 0) MH cells were successfully legalized.
[11/24 22:06:20    711s] OPERPROF: Starting NP-MAIN at level 1, MEM:2714.4M, EPOCH TIME: 1732482380.626991
[11/24 22:06:20    711s] OPERPROF:   Starting NP-Place at level 2, MEM:2714.4M, EPOCH TIME: 1732482380.657833
[11/24 22:06:23    714s] GP RA stats: MHOnly 0 nrInst 8346 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/24 22:06:24    715s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:2742.9M, EPOCH TIME: 1732482384.880859
[11/24 22:06:24    715s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:2754.9M, EPOCH TIME: 1732482384.881149
[11/24 22:06:24    715s] OPERPROF:   Finished NP-Place at level 2, CPU:4.104, REAL:4.224, MEM:2754.9M, EPOCH TIME: 1732482384.881819
[11/24 22:06:24    715s] OPERPROF: Finished NP-MAIN at level 1, CPU:4.141, REAL:4.262, MEM:2738.9M, EPOCH TIME: 1732482384.889082
[11/24 22:06:24    715s] Iteration 15: Total net bbox = 2.982e+05 (1.59e+05 1.39e+05)
[11/24 22:06:24    715s]               Est.  stn bbox = 3.978e+05 (2.10e+05 1.88e+05)
[11/24 22:06:24    715s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 2738.9M
[11/24 22:06:24    715s] [adp] clock
[11/24 22:06:24    715s] [adp] weight, nr nets, wire length
[11/24 22:06:24    715s] [adp]      0        2  6244.138000
[11/24 22:06:24    715s] [adp] data
[11/24 22:06:24    715s] [adp] weight, nr nets, wire length
[11/24 22:06:24    715s] [adp]      0     8446  291924.771000
[11/24 22:06:24    715s] [adp] 0.000000|0.000000|0.000000
[11/24 22:06:24    715s] Iteration 16: Total net bbox = 2.982e+05 (1.59e+05 1.39e+05)
[11/24 22:06:24    715s]               Est.  stn bbox = 3.978e+05 (2.10e+05 1.88e+05)
[11/24 22:06:24    715s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2738.9M
[11/24 22:06:24    715s] *** cost = 2.982e+05 (1.59e+05 1.39e+05) (cpu for global=0:00:35.0) real=0:00:36.0***
[11/24 22:06:24    715s] Info: 0 clock gating cells identified, 0 (on average) moved 0/8
[11/24 22:06:24    715s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2738.9M, EPOCH TIME: 1732482384.920636
[11/24 22:06:24    715s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2738.9M, EPOCH TIME: 1732482384.920678
[11/24 22:06:24    715s] Saved padding area to DB
[11/24 22:06:24    715s] Cell fpga_top LLGs are deleted
[11/24 22:06:24    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:24    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:24    715s] # Resetting pin-track-align track data.
[11/24 22:06:24    715s] Solver runtime cpu: 0:00:11.0 real: 0:00:11.5
[11/24 22:06:24    715s] Core Placement runtime cpu: 0:00:12.4 real: 0:00:13.0
[11/24 22:06:24    715s] Begin: Reorder Scan Chains
[11/24 22:06:24    715s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/24 22:06:24    715s] Type 'man IMPSP-9025' for more detail.
[11/24 22:06:24    715s] End: Reorder Scan Chains
[11/24 22:06:24    715s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2738.9M, EPOCH TIME: 1732482384.929425
[11/24 22:06:24    715s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2738.9M, EPOCH TIME: 1732482384.929480
[11/24 22:06:24    715s] Processing tracks to init pin-track alignment.
[11/24 22:06:24    715s] z: 2, totalTracks: 1
[11/24 22:06:24    715s] z: 4, totalTracks: 1
[11/24 22:06:24    715s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 22:06:24    715s] Cell fpga_top LLGs are deleted
[11/24 22:06:24    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:24    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:24    715s] # Building fpga_top llgBox search-tree.
[11/24 22:06:24    715s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2738.9M, EPOCH TIME: 1732482384.932712
[11/24 22:06:24    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:24    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:24    715s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2738.9M, EPOCH TIME: 1732482384.932924
[11/24 22:06:24    715s] Max number of tech site patterns supported in site array is 256.
[11/24 22:06:24    715s] Core basic site is CoreSite
[11/24 22:06:24    715s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 22:06:24    715s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 22:06:24    715s] Fast DP-INIT is on for default
[11/24 22:06:24    715s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 22:06:24    715s] Atter site array init, number of instance map data is 0.
[11/24 22:06:24    715s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.009, REAL:0.009, MEM:2738.9M, EPOCH TIME: 1732482384.942024
[11/24 22:06:24    715s] 
[11/24 22:06:24    715s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/24 22:06:24    715s] OPERPROF:       Starting CMU at level 4, MEM:2738.9M, EPOCH TIME: 1732482384.944379
[11/24 22:06:24    715s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2738.9M, EPOCH TIME: 1732482384.944760
[11/24 22:06:24    715s] 
[11/24 22:06:24    715s] Bad Lib Cell Checking (CMU) is done! (0)
[11/24 22:06:24    715s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.013, REAL:0.013, MEM:2738.9M, EPOCH TIME: 1732482384.945971
[11/24 22:06:24    715s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2738.9M, EPOCH TIME: 1732482384.946003
[11/24 22:06:24    715s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2738.9M, EPOCH TIME: 1732482384.946190
[11/24 22:06:24    715s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2738.9MB).
[11/24 22:06:24    715s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.025, REAL:0.025, MEM:2738.9M, EPOCH TIME: 1732482384.954236
[11/24 22:06:24    715s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.025, REAL:0.025, MEM:2738.9M, EPOCH TIME: 1732482384.954272
[11/24 22:06:24    715s] TDRefine: refinePlace mode is spiral
[11/24 22:06:24    715s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.232628.1
[11/24 22:06:24    715s] OPERPROF: Starting Refine-Place at level 1, MEM:2738.9M, EPOCH TIME: 1732482384.954375
[11/24 22:06:24    715s] *** Starting refinePlace (0:11:56 mem=2738.9M) ***
[11/24 22:06:24    715s] Total net bbox length = 2.982e+05 (1.587e+05 1.395e+05) (ext = 7.139e+04)
[11/24 22:06:24    715s] 
[11/24 22:06:24    715s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/24 22:06:24    715s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/24 22:06:24    715s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:24    715s] Set min layer with default ( 2 )
[11/24 22:06:24    715s] Set max layer with parameter ( 5 )
[11/24 22:06:24    715s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:24    715s] Set min layer with default ( 2 )
[11/24 22:06:24    715s] Set max layer with parameter ( 5 )
[11/24 22:06:24    715s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2738.9M, EPOCH TIME: 1732482384.964680
[11/24 22:06:24    715s] Starting refinePlace ...
[11/24 22:06:24    715s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:24    715s] Set min layer with default ( 2 )
[11/24 22:06:24    715s] Set max layer with parameter ( 5 )
[11/24 22:06:24    715s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:24    715s] Set min layer with default ( 2 )
[11/24 22:06:24    715s] Set max layer with parameter ( 5 )
[11/24 22:06:24    715s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2738.9M, EPOCH TIME: 1732482384.980326
[11/24 22:06:24    715s] DDP initSite1 nrRow 376 nrJob 376
[11/24 22:06:24    715s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2738.9M, EPOCH TIME: 1732482384.980377
[11/24 22:06:24    715s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.001, MEM:2738.9M, EPOCH TIME: 1732482384.981309
[11/24 22:06:24    715s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2738.9M, EPOCH TIME: 1732482384.981332
[11/24 22:06:24    715s] DDP markSite nrRow 376 nrJob 376
[11/24 22:06:24    715s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.003, REAL:0.003, MEM:2738.9M, EPOCH TIME: 1732482384.984115
[11/24 22:06:24    715s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.004, REAL:0.004, MEM:2738.9M, EPOCH TIME: 1732482384.984157
[11/24 22:06:24    715s]   Spread Effort: high, standalone mode, useDDP on.
[11/24 22:06:24    715s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2738.9MB) @(0:11:56 - 0:11:56).
[11/24 22:06:24    715s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/24 22:06:24    715s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:2738.9M, EPOCH TIME: 1732482384.985935
[11/24 22:06:24    715s] Tweakage: fix icg 1, fix clk 0.
[11/24 22:06:24    715s] Tweakage: density cost 0, scale 0.4.
[11/24 22:06:24    715s] Tweakage: activity cost 0, scale 1.0.
[11/24 22:06:24    715s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:2738.9M, EPOCH TIME: 1732482384.992748
[11/24 22:06:24    715s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:2738.9M, EPOCH TIME: 1732482384.995617
[11/24 22:06:25    715s] Tweakage swap 1075 pairs.
[11/24 22:06:25    715s] Tweakage perm 223 insts, flip 3384 insts.
[11/24 22:06:25    715s] Tweakage perm 73 insts, flip 290 insts.
[11/24 22:06:25    716s] Tweakage swap 308 pairs.
[11/24 22:06:25    716s] Tweakage perm 51 insts, flip 159 insts.
[11/24 22:06:25    716s] Tweakage perm 5 insts, flip 12 insts.
[11/24 22:06:25    716s] Tweakage swap 351 pairs.
[11/24 22:06:25    716s] Tweakage swap 54 pairs.
[11/24 22:06:25    716s] Tweakage perm 91 insts, flip 714 insts.
[11/24 22:06:25    716s] Tweakage perm 21 insts, flip 59 insts.
[11/24 22:06:25    716s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.808, REAL:0.810, MEM:3718.9M, EPOCH TIME: 1732482385.805815
[11/24 22:06:25    716s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.813, REAL:0.815, MEM:3718.9M, EPOCH TIME: 1732482385.807462
[11/24 22:06:25    716s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.832, REAL:0.834, MEM:2815.9M, EPOCH TIME: 1732482385.819936
[11/24 22:06:25    716s] Move report: Congestion aware Tweak moves 6816 insts, mean move: 3.30 um, max move: 48.05 um 
[11/24 22:06:25    716s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_0_): (927.53, 1282.86) --> (962.18, 1269.46)
[11/24 22:06:25    716s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.8, real=0:00:01.0, mem=2815.9mb) @(0:11:56 - 0:11:57).
[11/24 22:06:25    716s] 
[11/24 22:06:25    716s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[11/24 22:06:25    716s] Move report: legalization moves 1559 insts, mean move: 0.98 um, max move: 4.14 um spiral
[11/24 22:06:25    716s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g24): (936.42, 963.10) --> (936.42, 958.96)
[11/24 22:06:25    716s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/24 22:06:25    716s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/24 22:06:25    716s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2783.9MB) @(0:11:57 - 0:11:57).
[11/24 22:06:25    716s] Move report: Detail placement moves 8346 insts, mean move: 2.87 um, max move: 48.05 um 
[11/24 22:06:25    716s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_0_): (927.53, 1282.86) --> (962.18, 1269.46)
[11/24 22:06:25    716s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2783.9MB
[11/24 22:06:25    716s] Statistics of distance of Instance movement in refine placement:
[11/24 22:06:25    716s]   maximum (X+Y) =        48.05 um
[11/24 22:06:25    716s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_0_) with max move: (927.53, 1282.86) -> (962.18, 1269.46)
[11/24 22:06:25    716s]   mean    (X+Y) =         2.87 um
[11/24 22:06:25    716s] Summary Report:
[11/24 22:06:25    716s] Instances move: 8346 (out of 8346 movable)
[11/24 22:06:25    716s] Instances flipped: 0
[11/24 22:06:25    716s] Mean displacement: 2.87 um
[11/24 22:06:25    716s] Max displacement: 48.05 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_0_) (927.53, 1282.86) -> (962.18, 1269.46)
[11/24 22:06:25    716s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[11/24 22:06:25    716s] 	Violation at original loc: Overlapping with other instance
[11/24 22:06:25    716s] Total instances moved : 8346
[11/24 22:06:25    716s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.998, REAL:0.995, MEM:2783.9M, EPOCH TIME: 1732482385.959749
[11/24 22:06:25    716s] Total net bbox length = 2.875e+05 (1.495e+05 1.381e+05) (ext = 7.150e+04)
[11/24 22:06:25    716s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2783.9MB
[11/24 22:06:25    716s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2783.9MB) @(0:11:56 - 0:11:57).
[11/24 22:06:25    716s] *** Finished refinePlace (0:11:57 mem=2783.9M) ***
[11/24 22:06:25    716s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.232628.1
[11/24 22:06:25    716s] OPERPROF: Finished Refine-Place at level 1, CPU:1.012, REAL:1.009, MEM:2783.9M, EPOCH TIME: 1732482385.963305
[11/24 22:06:25    716s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2783.9M, EPOCH TIME: 1732482385.963381
[11/24 22:06:25    716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8346).
[11/24 22:06:25    716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:25    716s] Cell fpga_top LLGs are deleted
[11/24 22:06:25    716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:25    716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:25    716s] # Resetting pin-track-align track data.
[11/24 22:06:25    716s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.008, REAL:0.008, MEM:2772.9M, EPOCH TIME: 1732482385.971664
[11/24 22:06:25    716s] *** End of Placement (cpu=0:00:38.2, real=0:00:39.0, mem=2772.9M) ***
[11/24 22:06:25    716s] Processing tracks to init pin-track alignment.
[11/24 22:06:25    716s] z: 2, totalTracks: 1
[11/24 22:06:25    716s] z: 4, totalTracks: 1
[11/24 22:06:25    716s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 22:06:25    716s] Cell fpga_top LLGs are deleted
[11/24 22:06:25    716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:25    716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:25    716s] # Building fpga_top llgBox search-tree.
[11/24 22:06:25    716s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2772.9M, EPOCH TIME: 1732482385.974548
[11/24 22:06:25    716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:25    716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:25    716s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2772.9M, EPOCH TIME: 1732482385.974622
[11/24 22:06:25    716s] Max number of tech site patterns supported in site array is 256.
[11/24 22:06:25    716s] Core basic site is CoreSite
[11/24 22:06:25    716s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 22:06:25    716s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 22:06:25    716s] Fast DP-INIT is on for default
[11/24 22:06:25    716s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 22:06:25    716s] Atter site array init, number of instance map data is 0.
[11/24 22:06:25    716s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.009, REAL:0.009, MEM:2772.9M, EPOCH TIME: 1732482385.983351
[11/24 22:06:25    716s] 
[11/24 22:06:25    716s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/24 22:06:25    716s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:2772.9M, EPOCH TIME: 1732482385.986491
[11/24 22:06:25    716s] OPERPROF: Starting Report-Density-Map (include fixed instaces) at level 1, MEM:2772.9M, EPOCH TIME: 1732482385.992893
[11/24 22:06:25    716s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2772.9M, EPOCH TIME: 1732482385.994236
[11/24 22:06:26    716s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.012, REAL:0.012, MEM:2772.9M, EPOCH TIME: 1732482386.006046
[11/24 22:06:26    716s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1444 )
[11/24 22:06:26    716s] Density distribution unevenness ratio = 86.935%
[11/24 22:06:26    716s] Density distribution unevenness ratio (U70) = 0.000%
[11/24 22:06:26    716s] Density distribution unevenness ratio (U80) = 0.000%
[11/24 22:06:26    716s] Density distribution unevenness ratio (U90) = 0.000%
[11/24 22:06:26    716s] OPERPROF: Finished Report-Density-Map (include fixed instaces) at level 1, CPU:0.013, REAL:0.013, MEM:2772.9M, EPOCH TIME: 1732482386.006166
[11/24 22:06:26    716s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2772.9M, EPOCH TIME: 1732482386.006189
[11/24 22:06:26    716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:26    716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:26    716s] Cell fpga_top LLGs are deleted
[11/24 22:06:26    716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:26    716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:26    716s] # Resetting pin-track-align track data.
[11/24 22:06:26    716s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:2772.9M, EPOCH TIME: 1732482386.011026
[11/24 22:06:26    716s] *** Free Virtual Timing Model ...(mem=2772.9M)
[11/24 22:06:26    716s] **INFO: Enable pre-place timing setting for timing analysis
[11/24 22:06:26    716s] Set Using Default Delay Limit as 101.
[11/24 22:06:26    716s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/24 22:06:26    716s] Set Default Net Delay as 0 ps.
[11/24 22:06:26    716s] Set Default Net Load as 0 pF. 
[11/24 22:06:26    716s] **INFO: Analyzing IO path groups for slack adjustment
[11/24 22:06:26    717s] Effort level <high> specified for reg2reg_tmp.232628 path_group
[11/24 22:06:26    717s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/24 22:06:26    717s] #################################################################################
[11/24 22:06:26    717s] # Design Stage: PreRoute
[11/24 22:06:26    717s] # Design Name: fpga_top
[11/24 22:06:26    717s] # Design Mode: 130nm
[11/24 22:06:26    717s] # Analysis Mode: MMMC Non-OCV 
[11/24 22:06:26    717s] # Parasitics Mode: No SPEF/RCDB 
[11/24 22:06:26    717s] # Signoff Settings: SI Off 
[11/24 22:06:26    717s] #################################################################################
[11/24 22:06:26    717s] Calculate delays in BcWc mode...
[11/24 22:06:26    717s] Topological Sorting (REAL = 0:00:00.0, MEM = 2761.4M, InitMEM = 2761.4M)
[11/24 22:06:26    717s] Start delay calculation (fullDC) (1 T). (MEM=2761.36)
[11/24 22:06:26    717s] End AAE Lib Interpolated Model. (MEM=2772.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 22:06:27    718s] Total number of fetched objects 10517
[11/24 22:06:27    718s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 22:06:27    718s] End delay calculation. (MEM=2830.57 CPU=0:00:00.9 REAL=0:00:01.0)
[11/24 22:06:27    718s] End delay calculation (fullDC). (MEM=2830.57 CPU=0:00:01.0 REAL=0:00:01.0)
[11/24 22:06:27    718s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2830.6M) ***
[11/24 22:06:29    719s] **INFO: Disable pre-place timing setting for timing analysis
[11/24 22:06:29    719s] Set Using Default Delay Limit as 1000.
[11/24 22:06:29    719s] Set Default Net Delay as 1000 ps.
[11/24 22:06:29    719s] Set Default Net Load as 0.5 pF. 
[11/24 22:06:29    719s] Info: Disable timing driven in postCTS congRepair.
[11/24 22:06:29    719s] 
[11/24 22:06:29    719s] Starting congRepair ...
[11/24 22:06:29    719s] User Input Parameters:
[11/24 22:06:29    719s] - Congestion Driven    : On
[11/24 22:06:29    719s] - Timing Driven        : Off
[11/24 22:06:29    719s] - Area-Violation Based : On
[11/24 22:06:29    719s] - Start Rollback Level : -5
[11/24 22:06:29    719s] - Legalized            : On
[11/24 22:06:29    719s] - Window Based         : Off
[11/24 22:06:29    719s] - eDen incr mode       : Off
[11/24 22:06:29    719s] - Small incr mode      : Off
[11/24 22:06:29    719s] 
[11/24 22:06:29    719s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2821.1M, EPOCH TIME: 1732482389.117665
[11/24 22:06:29    719s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2821.1M, EPOCH TIME: 1732482389.117712
[11/24 22:06:29    719s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2821.1M, EPOCH TIME: 1732482389.118046
[11/24 22:06:29    719s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:2821.1M, EPOCH TIME: 1732482389.123428
[11/24 22:06:29    719s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2821.1M, EPOCH TIME: 1732482389.123481
[11/24 22:06:29    719s] Starting Early Global Route congestion estimation: mem = 2821.1M
[11/24 22:06:29    719s] (I)      Initializing eGR engine (regular)
[11/24 22:06:29    719s] Set min layer with default ( 2 )
[11/24 22:06:29    719s] Set max layer with parameter ( 5 )
[11/24 22:06:29    719s] (I)      Initializing eGR engine (regular)
[11/24 22:06:29    719s] Set min layer with default ( 2 )
[11/24 22:06:29    719s] Set max layer with parameter ( 5 )
[11/24 22:06:29    719s] (I)      Started Early Global Route kernel ( Curr Mem: 2.55 MB )
[11/24 22:06:29    719s] (I)      Running eGR Regular flow
[11/24 22:06:29    719s] (I)      # wire layers (front) : 6
[11/24 22:06:29    719s] (I)      # wire layers (back)  : 0
[11/24 22:06:29    719s] (I)      min wire layer : 1
[11/24 22:06:29    719s] (I)      max wire layer : 5
[11/24 22:06:29    719s] (I)      # cut layers (front) : 5
[11/24 22:06:29    719s] (I)      # cut layers (back)  : 0
[11/24 22:06:29    719s] (I)      min cut layer : 1
[11/24 22:06:29    719s] (I)      max cut layer : 4
[11/24 22:06:29    719s] (I)      ================================ Layers ================================
[11/24 22:06:29    719s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:29    719s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/24 22:06:29    719s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:29    719s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/24 22:06:29    719s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/24 22:06:29    719s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/24 22:06:29    719s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/24 22:06:29    719s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/24 22:06:29    719s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/24 22:06:29    719s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/24 22:06:29    719s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/24 22:06:29    719s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/24 22:06:29    719s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/24 22:06:29    719s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/24 22:06:29    719s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:29    719s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/24 22:06:29    719s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/24 22:06:29    719s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:29    719s] (I)      Started Import and model ( Curr Mem: 2.55 MB )
[11/24 22:06:29    719s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:29    719s] (I)      == Non-default Options ==
[11/24 22:06:29    719s] (I)      Maximum routing layer                              : 5
[11/24 22:06:29    719s] (I)      Top routing layer                                  : 5
[11/24 22:06:29    719s] (I)      Number of threads                                  : 1
[11/24 22:06:29    719s] (I)      Route tie net to shape                             : auto
[11/24 22:06:29    719s] (I)      Use non-blocking free Dbs wires                    : false
[11/24 22:06:29    719s] (I)      Method to set GCell size                           : row
[11/24 22:06:29    719s] (I)      Tie hi/lo max distance                             : 41.400000
[11/24 22:06:29    719s] (I)      Counted 4547 PG shapes. eGR will not process PG shapes layer by layer.
[11/24 22:06:29    719s] (I)      ============== Pin Summary ==============
[11/24 22:06:29    719s] (I)      +-------+--------+---------+------------+
[11/24 22:06:29    719s] (I)      | Layer | # pins | % total |      Group |
[11/24 22:06:29    719s] (I)      +-------+--------+---------+------------+
[11/24 22:06:29    719s] (I)      |     1 |  30358 |   99.27 |        Pin |
[11/24 22:06:29    719s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/24 22:06:29    719s] (I)      |     3 |    192 |    0.63 | Pin access |
[11/24 22:06:29    719s] (I)      |     4 |      0 |    0.00 |      Other |
[11/24 22:06:29    719s] (I)      |     5 |     32 |    0.10 |      Other |
[11/24 22:06:29    719s] (I)      +-------+--------+---------+------------+
[11/24 22:06:29    719s] (I)      Use row-based GCell size
[11/24 22:06:29    719s] (I)      Use row-based GCell align
[11/24 22:06:29    719s] (I)      layer 0 area = 83000
[11/24 22:06:29    719s] (I)      layer 1 area = 67600
[11/24 22:06:29    719s] (I)      layer 2 area = 240000
[11/24 22:06:29    719s] (I)      layer 3 area = 240000
[11/24 22:06:29    719s] (I)      layer 4 area = 4000000
[11/24 22:06:29    719s] (I)      GCell unit size   : 4140
[11/24 22:06:29    719s] (I)      GCell multiplier  : 1
[11/24 22:06:29    719s] (I)      GCell row height  : 4140
[11/24 22:06:29    719s] (I)      Actual row height : 4140
[11/24 22:06:29    719s] (I)      GCell align ref   : 280000 280000
[11/24 22:06:29    719s] [NR-eGR] Track table information for default rule: 
[11/24 22:06:29    719s] [NR-eGR] met1 has single uniform track structure
[11/24 22:06:29    719s] [NR-eGR] met2 has single uniform track structure
[11/24 22:06:29    719s] [NR-eGR] met3 has single uniform track structure
[11/24 22:06:29    719s] [NR-eGR] met4 has single uniform track structure
[11/24 22:06:29    719s] [NR-eGR] met5 has single uniform track structure
[11/24 22:06:29    719s] (I)      =============== Default via ===============
[11/24 22:06:29    719s] (I)      +---+------------------+------------------+
[11/24 22:06:29    719s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/24 22:06:29    719s] (I)      +---+------------------+------------------+
[11/24 22:06:29    719s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/24 22:06:29    719s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/24 22:06:29    719s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/24 22:06:29    719s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/24 22:06:29    719s] (I)      +---+------------------+------------------+
[11/24 22:06:29    719s] [NR-eGR] Read 4980 PG shapes
[11/24 22:06:29    719s] [NR-eGR] Read 0 clock shapes
[11/24 22:06:29    719s] [NR-eGR] Read 0 other shapes
[11/24 22:06:29    719s] [NR-eGR] #Routing Blockages  : 0
[11/24 22:06:29    719s] [NR-eGR] #Instance Blockages : 9014
[11/24 22:06:29    719s] [NR-eGR] #PG Blockages       : 4980
[11/24 22:06:29    719s] [NR-eGR] #Halo Blockages     : 0
[11/24 22:06:29    719s] [NR-eGR] #Boundary Blockages : 0
[11/24 22:06:29    719s] [NR-eGR] #Clock Blockages    : 0
[11/24 22:06:29    719s] [NR-eGR] #Other Blockages    : 0
[11/24 22:06:29    719s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/24 22:06:29    719s] (I)      Custom ignore net properties:
[11/24 22:06:29    719s] (I)      1 : NotLegal
[11/24 22:06:29    719s] (I)      Default ignore net properties:
[11/24 22:06:29    719s] (I)      1 : Special
[11/24 22:06:29    719s] (I)      2 : Analog
[11/24 22:06:29    719s] (I)      3 : Fixed
[11/24 22:06:29    719s] (I)      4 : Skipped
[11/24 22:06:29    719s] (I)      5 : MixedSignal
[11/24 22:06:29    719s] (I)      Prerouted net properties:
[11/24 22:06:29    719s] (I)      1 : NotLegal
[11/24 22:06:29    719s] (I)      2 : Special
[11/24 22:06:29    719s] (I)      3 : Analog
[11/24 22:06:29    719s] (I)      4 : Fixed
[11/24 22:06:29    719s] (I)      5 : Skipped
[11/24 22:06:29    719s] (I)      6 : MixedSignal
[11/24 22:06:29    719s] [NR-eGR] Early global route reroute all routable nets
[11/24 22:06:29    719s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/24 22:06:29    719s] [NR-eGR] Read 8447 nets ( ignored 0 )
[11/24 22:06:29    719s] (I)        Front-side 8447 ( ignored 0 )
[11/24 22:06:29    719s] (I)        Back-side  0 ( ignored 0 )
[11/24 22:06:29    719s] (I)        Both-side  0 ( ignored 0 )
[11/24 22:06:29    719s] (I)      early_global_route_priority property id does not exist.
[11/24 22:06:29    719s] (I)      Read Num Blocks=13994  Num Prerouted Wires=0  Num CS=0
[11/24 22:06:29    719s] (I)      Layer 1 (V) : #blockages 1733 : #preroutes 0
[11/24 22:06:29    719s] (I)      Layer 2 (H) : #blockages 5498 : #preroutes 0
[11/24 22:06:29    719s] (I)      Layer 3 (V) : #blockages 4393 : #preroutes 0
[11/24 22:06:29    719s] (I)      Layer 4 (H) : #blockages 2370 : #preroutes 0
[11/24 22:06:29    719s] (I)      Number of ignored nets                =      0
[11/24 22:06:29    719s] (I)      Number of connected nets              =      0
[11/24 22:06:29    719s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/24 22:06:29    719s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/24 22:06:29    719s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/24 22:06:29    719s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/24 22:06:29    719s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/24 22:06:29    719s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/24 22:06:29    719s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/24 22:06:29    719s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/24 22:06:29    719s] (I)      Ndr track 0 does not exist
[11/24 22:06:29    720s] (I)      ---------------------Grid Graph Info--------------------
[11/24 22:06:29    720s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/24 22:06:29    720s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/24 22:06:29    720s] (I)      Site width          :   460  (dbu)
[11/24 22:06:29    720s] (I)      Row height          :  4140  (dbu)
[11/24 22:06:29    720s] (I)      GCell row height    :  4140  (dbu)
[11/24 22:06:29    720s] (I)      GCell width         :  4140  (dbu)
[11/24 22:06:29    720s] (I)      GCell height        :  4140  (dbu)
[11/24 22:06:29    720s] (I)      Grid                :   512   512     5
[11/24 22:06:29    720s] (I)      Layer numbers       :     1     2     3     4     5
[11/24 22:06:29    720s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/24 22:06:29    720s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/24 22:06:29    720s] (I)      Default wire width  :   140   140   300   300  1600
[11/24 22:06:29    720s] (I)      Default wire space  :   140   140   300   300  1600
[11/24 22:06:29    720s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/24 22:06:29    720s] (I)      Default pitch size  :   280   460   610   615  3660
[11/24 22:06:29    720s] (I)      First track coord   :   320   320   620   790  1840
[11/24 22:06:29    720s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/24 22:06:29    720s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/24 22:06:29    720s] (I)      Num of masks        :     1     1     1     1     1
[11/24 22:06:29    720s] (I)      Num of trim masks   :     0     0     0     0     0
[11/24 22:06:29    720s] (I)      --------------------------------------------------------
[11/24 22:06:29    720s] 
[11/24 22:06:29    720s] [NR-eGR] ============ Routing rule table ============
[11/24 22:06:29    720s] [NR-eGR] Rule id: 0  Nets: 8415
[11/24 22:06:29    720s] [NR-eGR] ========================================
[11/24 22:06:29    720s] [NR-eGR] 
[11/24 22:06:29    720s] (I)      ======== NDR :  =========
[11/24 22:06:29    720s] (I)      +--------------+--------+
[11/24 22:06:29    720s] (I)      |           ID |      0 |
[11/24 22:06:29    720s] (I)      |         Name |        |
[11/24 22:06:29    720s] (I)      |      Default |    yes |
[11/24 22:06:29    720s] (I)      |  Clk Special |     no |
[11/24 22:06:29    720s] (I)      | Hard spacing |     no |
[11/24 22:06:29    720s] (I)      |    NDR track | (none) |
[11/24 22:06:29    720s] (I)      |      NDR via | (none) |
[11/24 22:06:29    720s] (I)      |  Extra space |      0 |
[11/24 22:06:29    720s] (I)      |      Shields |      0 |
[11/24 22:06:29    720s] (I)      |   Demand (H) |      1 |
[11/24 22:06:29    720s] (I)      |   Demand (V) |      1 |
[11/24 22:06:29    720s] (I)      |        #Nets |   8415 |
[11/24 22:06:29    720s] (I)      +--------------+--------+
[11/24 22:06:29    720s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:29    720s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/24 22:06:29    720s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:29    720s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/24 22:06:29    720s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/24 22:06:29    720s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/24 22:06:29    720s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/24 22:06:29    720s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:29    720s] (I)      =============== Blocked Tracks ===============
[11/24 22:06:29    720s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:29    720s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/24 22:06:29    720s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:29    720s] (I)      |     1 |       0 |        0 |         0.00% |
[11/24 22:06:29    720s] (I)      |     2 | 2357760 |   656686 |        27.85% |
[11/24 22:06:29    720s] (I)      |     3 | 1777664 |   487175 |        27.41% |
[11/24 22:06:29    720s] (I)      |     4 | 1763328 |   678274 |        38.47% |
[11/24 22:06:29    720s] (I)      |     5 |  296448 |   102766 |        34.67% |
[11/24 22:06:29    720s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:29    720s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2.59 MB )
[11/24 22:06:29    720s] (I)      Reset routing kernel
[11/24 22:06:29    720s] (I)      Started Global Routing ( Curr Mem: 2.59 MB )
[11/24 22:06:29    720s] (I)      totalPins=29071  totalGlobalPin=28858 (99.27%)
[11/24 22:06:29    720s] (I)      ================= Net Group Info =================
[11/24 22:06:29    720s] (I)      +----+----------------+--------------+-----------+
[11/24 22:06:29    720s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/24 22:06:29    720s] (I)      +----+----------------+--------------+-----------+
[11/24 22:06:29    720s] (I)      |  1 |           8415 |      met2(2) |   met5(5) |
[11/24 22:06:29    720s] (I)      +----+----------------+--------------+-----------+
[11/24 22:06:29    720s] (I)      total 2D Cap : 4313833 = (1492375 H, 2821458 V)
[11/24 22:06:29    720s] (I)      total 2D Demand : 213 = (0 H, 213 V)
[11/24 22:06:29    720s] (I)      Adjusted 0 GCells for pin access
[11/24 22:06:29    720s] [NR-eGR] Layer group 1: route 8415 net(s) in layer range [2, 5]
[11/24 22:06:29    720s] (I)      
[11/24 22:06:29    720s] (I)      ============  Phase 1a Route ============
[11/24 22:06:29    720s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/24 22:06:29    720s] (I)      Usage: 91619 = (45366 H, 46253 V) = (3.04% H, 1.64% V) = (1.878e+05um H, 1.915e+05um V)
[11/24 22:06:29    720s] (I)      
[11/24 22:06:29    720s] (I)      ============  Phase 1b Route ============
[11/24 22:06:29    720s] (I)      Usage: 91750 = (45406 H, 46344 V) = (3.04% H, 1.64% V) = (1.880e+05um H, 1.919e+05um V)
[11/24 22:06:29    720s] (I)      Overflow of layer group 1: 0.73% H + 0.00% V. EstWL: 3.798450e+05um
[11/24 22:06:29    720s] (I)      Congestion metric : 5.67%H 0.00%V, 5.67%HV
[11/24 22:06:29    720s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/24 22:06:29    720s] (I)      
[11/24 22:06:29    720s] (I)      ============  Phase 1c Route ============
[11/24 22:06:29    720s] (I)      Level2 Grid: 103 x 103
[11/24 22:06:29    720s] (I)      Usage: 91880 = (45470 H, 46410 V) = (3.05% H, 1.64% V) = (1.882e+05um H, 1.921e+05um V)
[11/24 22:06:29    720s] (I)      
[11/24 22:06:29    720s] (I)      ============  Phase 1d Route ============
[11/24 22:06:29    720s] (I)      Usage: 92219 = (45506 H, 46713 V) = (3.05% H, 1.66% V) = (1.884e+05um H, 1.934e+05um V)
[11/24 22:06:29    720s] (I)      
[11/24 22:06:29    720s] (I)      ============  Phase 1e Route ============
[11/24 22:06:29    720s] (I)      Usage: 92219 = (45506 H, 46713 V) = (3.05% H, 1.66% V) = (1.884e+05um H, 1.934e+05um V)
[11/24 22:06:29    720s] [NR-eGR] Early Global Route overflow of layer group 1: 0.73% H + 0.00% V. EstWL: 3.817867e+05um
[11/24 22:06:29    720s] (I)      
[11/24 22:06:29    720s] (I)      ============  Phase 1l Route ============
[11/24 22:06:29    720s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/24 22:06:29    720s] (I)      Layer  2:    1725128     47066         1      599355     1755333    (25.45%) 
[11/24 22:06:29    720s] (I)      Layer  3:    1297552     91974      9780      456513     1319153    (25.71%) 
[11/24 22:06:29    720s] (I)      Layer  4:    1093496     22901       433      576207     1185023    (32.72%) 
[11/24 22:06:29    720s] (I)      Layer  5:     194739      5361       205       99341      196604    (33.57%) 
[11/24 22:06:29    720s] (I)      Total:       4310915    167302     10419     1731415     4456111    (27.98%) 
[11/24 22:06:29    720s] (I)      
[11/24 22:06:29    720s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/24 22:06:29    720s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/24 22:06:29    720s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/24 22:06:29    720s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[11/24 22:06:29    720s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/24 22:06:29    720s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/24 22:06:29    720s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/24 22:06:29    720s] [NR-eGR]    met3 ( 3)      3339( 1.72%)       488( 0.25%)        19( 0.01%)         1( 0.00%)   ( 1.98%) 
[11/24 22:06:29    720s] [NR-eGR]    met4 ( 4)       239( 0.14%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[11/24 22:06:29    720s] [NR-eGR]    met5 ( 5)       201( 0.12%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[11/24 22:06:29    720s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/24 22:06:29    720s] [NR-eGR]        Total      3780( 0.51%)       490( 0.07%)        19( 0.00%)         1( 0.00%)   ( 0.58%) 
[11/24 22:06:29    720s] [NR-eGR] 
[11/24 22:06:29    720s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2.59 MB )
[11/24 22:06:29    720s] (I)      Updating congestion map
[11/24 22:06:29    720s] (I)      total 2D Cap : 4320039 = (1495177 H, 2824862 V)
[11/24 22:06:29    720s] [NR-eGR] Overflow after Early Global Route 1.50% H + 0.00% V
[11/24 22:06:29    720s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2.59 MB )
[11/24 22:06:29    720s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 2760.3M
[11/24 22:06:29    720s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.285, REAL:0.285, MEM:2760.3M, EPOCH TIME: 1732482389.408067
[11/24 22:06:29    720s] OPERPROF: Starting HotSpotCal at level 1, MEM:2760.3M, EPOCH TIME: 1732482389.408099
[11/24 22:06:29    720s] [hotspot] +------------+---------------+---------------+
[11/24 22:06:29    720s] [hotspot] |            |   max hotspot | total hotspot |
[11/24 22:06:29    720s] [hotspot] +------------+---------------+---------------+
[11/24 22:06:29    720s] [hotspot] | normalized |        371.99 |        413.57 |
[11/24 22:06:29    720s] [hotspot] +------------+---------------+---------------+
[11/24 22:06:29    720s] Local HotSpot Analysis: normalized max congestion hotspot area = 371.99, normalized total congestion hotspot area = 413.57 (area is in unit of 4 std-cell row bins)
[11/24 22:06:29    720s] [hotspot] max/total 371.99/413.57, big hotspot (>10) total 404.55
[11/24 22:06:29    720s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/24 22:06:29    720s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:29    720s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/24 22:06:29    720s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:29    720s] [hotspot] |  1  |   863.74   996.22  1194.94  1393.66 |      380.57   |
[11/24 22:06:29    720s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:29    720s] [hotspot] |  2  |  1062.46  1393.66  1194.94  1526.14 |        8.41   |
[11/24 22:06:29    720s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:29    720s] [hotspot] |  3  |  1194.94  1062.46  1327.42  1194.94 |        7.07   |
[11/24 22:06:29    720s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:29    720s] [hotspot] |  4  |  1194.94  1327.42  1327.42  1459.90 |        6.68   |
[11/24 22:06:29    720s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:29    720s] [hotspot] |  5  |  1194.94   929.98  1327.42  1062.46 |        3.47   |
[11/24 22:06:29    720s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:29    720s] Top 5 hotspots total area: 406.20
[11/24 22:06:29    720s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.007, MEM:2776.3M, EPOCH TIME: 1732482389.415489
[11/24 22:06:29    720s] 
[11/24 22:06:29    720s] === incrementalPlace Internal Loop 1 ===
[11/24 22:06:29    720s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[11/24 22:06:29    720s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:2776.3M, EPOCH TIME: 1732482389.416121
[11/24 22:06:29    720s] Processing tracks to init pin-track alignment.
[11/24 22:06:29    720s] z: 2, totalTracks: 1
[11/24 22:06:29    720s] z: 4, totalTracks: 1
[11/24 22:06:29    720s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 22:06:29    720s] Cell fpga_top LLGs are deleted
[11/24 22:06:29    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:29    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:29    720s] # Building fpga_top llgBox search-tree.
[11/24 22:06:29    720s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2776.3M, EPOCH TIME: 1732482389.419328
[11/24 22:06:29    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:29    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:29    720s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2776.3M, EPOCH TIME: 1732482389.419412
[11/24 22:06:29    720s] Max number of tech site patterns supported in site array is 256.
[11/24 22:06:29    720s] Core basic site is CoreSite
[11/24 22:06:29    720s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 22:06:29    720s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 22:06:29    720s] Fast DP-INIT is on for default
[11/24 22:06:29    720s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 22:06:29    720s] Atter site array init, number of instance map data is 0.
[11/24 22:06:29    720s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.009, REAL:0.009, MEM:2776.3M, EPOCH TIME: 1732482389.428741
[11/24 22:06:29    720s] 
[11/24 22:06:29    720s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/24 22:06:29    720s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.013, MEM:2776.3M, EPOCH TIME: 1732482389.431946
[11/24 22:06:29    720s] OPERPROF:   Starting post-place ADS at level 2, MEM:2776.3M, EPOCH TIME: 1732482389.431982
[11/24 22:06:29    720s] ADSU 0.058 -> 0.058. site 1273888.000 -> 1273888.000. GS 33.120
[11/24 22:06:29    720s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.040, MEM:2776.3M, EPOCH TIME: 1732482389.472311
[11/24 22:06:29    720s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:2776.3M, EPOCH TIME: 1732482389.472562
[11/24 22:06:29    720s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:2776.3M, EPOCH TIME: 1732482389.472962
[11/24 22:06:29    720s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:2776.3M, EPOCH TIME: 1732482389.472999
[11/24 22:06:29    720s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.012, REAL:0.012, MEM:2776.3M, EPOCH TIME: 1732482389.484323
[11/24 22:06:29    720s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:2776.3M, EPOCH TIME: 1732482389.493017
[11/24 22:06:29    720s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:2776.3M, EPOCH TIME: 1732482389.493188
[11/24 22:06:29    720s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:2776.3M, EPOCH TIME: 1732482389.493539
[11/24 22:06:29    720s] no activity file in design. spp won't run.
[11/24 22:06:29    720s] [spp] 0
[11/24 22:06:29    720s] [adp] 0:1:1:3
[11/24 22:06:29    720s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:2776.3M, EPOCH TIME: 1732482389.494625
[11/24 22:06:29    720s] SP #FI/SF FL/PI 0/0 8346/0
[11/24 22:06:29    720s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.079, REAL:0.079, MEM:2776.3M, EPOCH TIME: 1732482389.495329
[11/24 22:06:29    720s] PP off. flexM 0
[11/24 22:06:29    720s] OPERPROF: Starting CDPad at level 1, MEM:2776.3M, EPOCH TIME: 1732482389.505880
[11/24 22:06:29    720s] 3DP is on.
[11/24 22:06:29    720s] 3DP OF M2 0.000, M4 0.002. Diff 0, Offset 0
[11/24 22:06:29    720s] 3DP (1, 3) DPT Adjust 1. 0.893, 0.870, delta 0.023. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/24 22:06:30    720s] CDPadU 0.091 -> 0.112. R=0.058, N=8346, GS=4.140
[11/24 22:06:30    720s] OPERPROF: Finished CDPad at level 1, CPU:0.556, REAL:0.557, MEM:2780.6M, EPOCH TIME: 1732482390.063017
[11/24 22:06:30    720s] NP #FI/FS/SF FL/PI: 0/48/0 8346/0
[11/24 22:06:30    720s] no activity file in design. spp won't run.
[11/24 22:06:30    720s] 
[11/24 22:06:30    720s] AB Est...
[11/24 22:06:30    720s] OPERPROF: Starting NP-Place at level 1, MEM:2780.6M, EPOCH TIME: 1732482390.079313
[11/24 22:06:30    720s] OPERPROF: Finished NP-Place at level 1, CPU:0.068, REAL:0.068, MEM:2800.9M, EPOCH TIME: 1732482390.147036
[11/24 22:06:30    720s] Iteration  5: Skipped, with CDP Off
[11/24 22:06:30    720s] 
[11/24 22:06:30    720s] AB Est...
[11/24 22:06:30    720s] OPERPROF: Starting NP-Place at level 1, MEM:2800.9M, EPOCH TIME: 1732482390.154026
[11/24 22:06:30    721s] OPERPROF: Finished NP-Place at level 1, CPU:0.066, REAL:0.067, MEM:2800.9M, EPOCH TIME: 1732482390.220578
[11/24 22:06:30    721s] Iteration  6: Skipped, with CDP Off
[11/24 22:06:30    721s] 
[11/24 22:06:30    721s] AB Est...
[11/24 22:06:30    721s] OPERPROF: Starting NP-Place at level 1, MEM:2800.9M, EPOCH TIME: 1732482390.224318
[11/24 22:06:30    721s] OPERPROF: Finished NP-Place at level 1, CPU:0.067, REAL:0.067, MEM:2800.9M, EPOCH TIME: 1732482390.291140
[11/24 22:06:30    721s] Iteration  7: Skipped, with CDP Off
[11/24 22:06:30    721s] 
[11/24 22:06:30    721s] AB Est...
[11/24 22:06:30    721s] OPERPROF: Starting NP-Place at level 1, MEM:2800.9M, EPOCH TIME: 1732482390.294765
[11/24 22:06:30    721s] AB param 97.7% (8153/8346).
[11/24 22:06:30    721s] OPERPROF: Finished NP-Place at level 1, CPU:0.068, REAL:0.068, MEM:2800.9M, EPOCH TIME: 1732482390.362539
[11/24 22:06:30    721s] AB WA 0.98. HSB #SP 0
[11/24 22:06:30    721s] AB Full.
[11/24 22:06:30    721s] OPERPROF: Starting NP-Place at level 1, MEM:2800.9M, EPOCH TIME: 1732482390.389348
[11/24 22:06:31    722s] Iteration  8: Total net bbox = 2.668e+05 (1.42e+05 1.25e+05)
[11/24 22:06:31    722s]               Est.  stn bbox = 3.719e+05 (1.97e+05 1.75e+05)
[11/24 22:06:31    722s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2808.9M
[11/24 22:06:31    722s] OPERPROF: Finished NP-Place at level 1, CPU:0.948, REAL:0.988, MEM:2808.9M, EPOCH TIME: 1732482391.377525
[11/24 22:06:31    722s] 
[11/24 22:06:31    722s] AB Est...
[11/24 22:06:31    722s] no activity file in design. spp won't run.
[11/24 22:06:31    722s] NP #FI/FS/SF FL/PI: 0/48/0 8346/0
[11/24 22:06:31    722s] no activity file in design. spp won't run.
[11/24 22:06:31    722s] OPERPROF: Starting NP-Place at level 1, MEM:2808.9M, EPOCH TIME: 1732482391.399280
[11/24 22:06:31    722s] AB param 90.6% (7564/8346).
[11/24 22:06:31    722s] OPERPROF: Finished NP-Place at level 1, CPU:0.069, REAL:0.069, MEM:2792.9M, EPOCH TIME: 1732482391.468427
[11/24 22:06:31    722s] AB WA 0.91. HSB #SP 0
[11/24 22:06:31    722s] AB Full.
[11/24 22:06:31    722s] OPERPROF: Starting NP-Place at level 1, MEM:2792.9M, EPOCH TIME: 1732482391.496379
[11/24 22:06:32    723s] Iteration  9: Total net bbox = 2.712e+05 (1.45e+05 1.26e+05)
[11/24 22:06:32    723s]               Est.  stn bbox = 3.773e+05 (2.01e+05 1.77e+05)
[11/24 22:06:32    723s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2808.9M
[11/24 22:06:32    723s] OPERPROF: Finished NP-Place at level 1, CPU:1.151, REAL:1.192, MEM:2808.9M, EPOCH TIME: 1732482392.688676
[11/24 22:06:32    723s] Legalizing MH Cells... 0 / 0 (level 7)
[11/24 22:06:32    723s] MH packer: No MH instances from GP
[11/24 22:06:32    723s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2808.9M, DRC: 0)
[11/24 22:06:32    723s] 0 (out of 0) MH cells were successfully legalized.
[11/24 22:06:32    723s] Legalizing MH Cells... 0 / 0 (level 100)
[11/24 22:06:32    723s] MH packer: No MH instances from GP
[11/24 22:06:32    723s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2808.9M, DRC: 0)
[11/24 22:06:32    723s] 0 (out of 0) MH cells were successfully legalized.
[11/24 22:06:32    723s] no activity file in design. spp won't run.
[11/24 22:06:32    723s] NP #FI/FS/SF FL/PI: 0/48/0 8346/0
[11/24 22:06:32    723s] no activity file in design. spp won't run.
[11/24 22:06:32    723s] OPERPROF: Starting NP-Place at level 1, MEM:2808.9M, EPOCH TIME: 1732482392.733588
[11/24 22:06:32    723s] Starting Early Global Route supply map. mem = 2808.9M
[11/24 22:06:32    723s] (I)      Initializing eGR engine (regular)
[11/24 22:06:32    723s] Set min layer with default ( 2 )
[11/24 22:06:32    723s] Set max layer with parameter ( 5 )
[11/24 22:06:32    723s] (I)      Initializing eGR engine (regular)
[11/24 22:06:32    723s] Set min layer with default ( 2 )
[11/24 22:06:32    723s] Set max layer with parameter ( 5 )
[11/24 22:06:32    723s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.67 MB )
[11/24 22:06:32    723s] (I)      Running eGR Regular flow
[11/24 22:06:32    723s] (I)      # wire layers (front) : 6
[11/24 22:06:32    723s] (I)      # wire layers (back)  : 0
[11/24 22:06:32    723s] (I)      min wire layer : 1
[11/24 22:06:32    723s] (I)      max wire layer : 5
[11/24 22:06:32    723s] (I)      # cut layers (front) : 5
[11/24 22:06:32    723s] (I)      # cut layers (back)  : 0
[11/24 22:06:32    723s] (I)      min cut layer : 1
[11/24 22:06:32    723s] (I)      max cut layer : 4
[11/24 22:06:32    723s] (I)      ================================ Layers ================================
[11/24 22:06:32    723s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:32    723s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/24 22:06:32    723s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:32    723s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/24 22:06:32    723s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/24 22:06:32    723s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/24 22:06:32    723s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/24 22:06:32    723s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/24 22:06:32    723s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/24 22:06:32    723s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/24 22:06:32    723s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/24 22:06:32    723s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/24 22:06:32    723s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/24 22:06:32    723s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/24 22:06:32    723s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:32    723s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/24 22:06:32    723s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/24 22:06:32    723s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:32    723s] Finished Early Global Route supply map. mem = 2823.9M
[11/24 22:06:41    732s] Iteration 10: Total net bbox = 2.879e+05 (1.53e+05 1.35e+05)
[11/24 22:06:41    732s]               Est.  stn bbox = 3.941e+05 (2.08e+05 1.86e+05)
[11/24 22:06:41    732s]               cpu = 0:00:09.0 real = 0:00:09.0 mem = 2815.9M
[11/24 22:06:55    745s] Iteration 11: Total net bbox = 2.998e+05 (1.58e+05 1.42e+05)
[11/24 22:06:55    745s]               Est.  stn bbox = 4.058e+05 (2.13e+05 1.93e+05)
[11/24 22:06:55    745s]               cpu = 0:00:13.0 real = 0:00:14.0 mem = 2946.2M
[11/24 22:06:55    745s] GP RA stats: MHOnly 0 nrInst 8346 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/24 22:06:56    746s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:2946.2M, EPOCH TIME: 1732482416.092126
[11/24 22:06:56    746s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:2958.2M, EPOCH TIME: 1732482416.092311
[11/24 22:06:56    746s] Iteration 12: Total net bbox = 2.990e+05 (1.57e+05 1.42e+05)
[11/24 22:06:56    746s]               Est.  stn bbox = 4.048e+05 (2.12e+05 1.93e+05)
[11/24 22:06:56    746s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2946.2M
[11/24 22:06:56    746s] OPERPROF: Finished NP-Place at level 1, CPU:23.130, REAL:23.360, MEM:2946.2M, EPOCH TIME: 1732482416.093590
[11/24 22:06:56    746s] Legalizing MH Cells... 0 / 0 (level 8)
[11/24 22:06:56    746s] MH packer: No MH instances from GP
[11/24 22:06:56    746s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2930.2M, DRC: 0)
[11/24 22:06:56    746s] 0 (out of 0) MH cells were successfully legalized.
[11/24 22:06:56    746s] Move report: Congestion Driven Placement moves 8346 insts, mean move: 53.95 um, max move: 188.03 um 
[11/24 22:06:56    746s] 	Max move on inst (cby_0__1_/mux_right_ipin_5/INVX4_0_): (593.26, 1281.88) --> (504.57, 1381.23)
[11/24 22:06:56    746s] no activity file in design. spp won't run.
[11/24 22:06:56    746s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:2930.2M, EPOCH TIME: 1732482416.101244
[11/24 22:06:56    746s] Saved padding area to DB
[11/24 22:06:56    746s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:2930.2M, EPOCH TIME: 1732482416.101646
[11/24 22:06:56    746s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.009, REAL:0.009, MEM:2930.2M, EPOCH TIME: 1732482416.110462
[11/24 22:06:56    746s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2930.2M, EPOCH TIME: 1732482416.116574
[11/24 22:06:56    746s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 22:06:56    746s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:2930.2M, EPOCH TIME: 1732482416.117847
[11/24 22:06:56    746s] Cell fpga_top LLGs are deleted
[11/24 22:06:56    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:56    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:56    746s] # Resetting pin-track-align track data.
[11/24 22:06:56    746s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.020, REAL:0.020, MEM:2930.2M, EPOCH TIME: 1732482416.121453
[11/24 22:06:56    746s] 
[11/24 22:06:56    746s] Finished Incremental Placement (cpu=0:00:26.4, real=0:00:27.0, mem=2930.2M)
[11/24 22:06:56    746s] CongRepair sets shifter mode to gplace
[11/24 22:06:56    746s] TDRefine: refinePlace mode is spiral
[11/24 22:06:56    746s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:2930.2M, EPOCH TIME: 1732482416.121591
[11/24 22:06:56    746s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:2930.2M, EPOCH TIME: 1732482416.121613
[11/24 22:06:56    746s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2930.2M, EPOCH TIME: 1732482416.121639
[11/24 22:06:56    746s] Processing tracks to init pin-track alignment.
[11/24 22:06:56    746s] z: 2, totalTracks: 1
[11/24 22:06:56    746s] z: 4, totalTracks: 1
[11/24 22:06:56    746s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 22:06:56    746s] Cell fpga_top LLGs are deleted
[11/24 22:06:56    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:56    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:56    746s] # Building fpga_top llgBox search-tree.
[11/24 22:06:56    746s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2930.2M, EPOCH TIME: 1732482416.124609
[11/24 22:06:56    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:56    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:56    746s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:2930.2M, EPOCH TIME: 1732482416.124806
[11/24 22:06:56    746s] Max number of tech site patterns supported in site array is 256.
[11/24 22:06:56    746s] Core basic site is CoreSite
[11/24 22:06:56    746s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 22:06:56    746s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 22:06:56    746s] Fast DP-INIT is on for default
[11/24 22:06:56    746s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 22:06:56    746s] Atter site array init, number of instance map data is 0.
[11/24 22:06:56    746s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.009, REAL:0.009, MEM:2930.2M, EPOCH TIME: 1732482416.134161
[11/24 22:06:56    746s] 
[11/24 22:06:56    746s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/24 22:06:56    746s] OPERPROF:         Starting CMU at level 5, MEM:2930.2M, EPOCH TIME: 1732482416.136930
[11/24 22:06:56    746s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2930.2M, EPOCH TIME: 1732482416.137216
[11/24 22:06:56    746s] 
[11/24 22:06:56    746s] Bad Lib Cell Checking (CMU) is done! (0)
[11/24 22:06:56    746s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.014, REAL:0.014, MEM:2930.2M, EPOCH TIME: 1732482416.138424
[11/24 22:06:56    746s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2930.2M, EPOCH TIME: 1732482416.138457
[11/24 22:06:56    746s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2930.2M, EPOCH TIME: 1732482416.138576
[11/24 22:06:56    746s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2930.2MB).
[11/24 22:06:56    746s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.025, REAL:0.025, MEM:2930.2M, EPOCH TIME: 1732482416.146693
[11/24 22:06:56    746s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.025, REAL:0.025, MEM:2930.2M, EPOCH TIME: 1732482416.146708
[11/24 22:06:56    746s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.232628.2
[11/24 22:06:56    746s] OPERPROF:   Starting Refine-Place at level 2, MEM:2930.2M, EPOCH TIME: 1732482416.146789
[11/24 22:06:56    746s] *** Starting refinePlace (0:12:27 mem=2930.2M) ***
[11/24 22:06:56    746s] Total net bbox length = 3.196e+05 (1.678e+05 1.518e+05) (ext = 6.993e+04)
[11/24 22:06:56    746s] 
[11/24 22:06:56    746s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/24 22:06:56    746s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/24 22:06:56    746s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:56    746s] Set min layer with default ( 2 )
[11/24 22:06:56    746s] Set max layer with parameter ( 5 )
[11/24 22:06:56    746s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:56    746s] Set min layer with default ( 2 )
[11/24 22:06:56    746s] Set max layer with parameter ( 5 )
[11/24 22:06:56    746s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:2930.2M, EPOCH TIME: 1732482416.157288
[11/24 22:06:56    746s] Starting refinePlace ...
[11/24 22:06:56    746s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:56    746s] Set min layer with default ( 2 )
[11/24 22:06:56    746s] Set max layer with parameter ( 5 )
[11/24 22:06:56    746s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:56    746s] Set min layer with default ( 2 )
[11/24 22:06:56    746s] Set max layer with parameter ( 5 )
[11/24 22:06:56    746s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2930.2M, EPOCH TIME: 1732482416.173952
[11/24 22:06:56    746s] DDP initSite1 nrRow 376 nrJob 376
[11/24 22:06:56    746s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2930.2M, EPOCH TIME: 1732482416.174028
[11/24 22:06:56    746s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.001, MEM:2930.2M, EPOCH TIME: 1732482416.174769
[11/24 22:06:56    746s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2930.2M, EPOCH TIME: 1732482416.174804
[11/24 22:06:56    746s] DDP markSite nrRow 376 nrJob 376
[11/24 22:06:56    746s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.002, REAL:0.002, MEM:2930.2M, EPOCH TIME: 1732482416.176429
[11/24 22:06:56    746s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.003, MEM:2930.2M, EPOCH TIME: 1732482416.176466
[11/24 22:06:56    746s]   Spread Effort: high, standalone mode, useDDP on.
[11/24 22:06:56    746s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2930.2MB) @(0:12:27 - 0:12:27).
[11/24 22:06:56    746s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/24 22:06:56    746s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2930.2M, EPOCH TIME: 1732482416.178244
[11/24 22:06:56    746s] Tweakage: fix icg 1, fix clk 0.
[11/24 22:06:56    746s] Tweakage: density cost 0, scale 0.4.
[11/24 22:06:56    746s] Tweakage: activity cost 0, scale 1.0.
[11/24 22:06:56    746s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:2930.2M, EPOCH TIME: 1732482416.186510
[11/24 22:06:56    746s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:2930.2M, EPOCH TIME: 1732482416.189944
[11/24 22:06:56    746s] Tweakage perm 217 insts, flip 3666 insts.
[11/24 22:06:56    746s] Tweakage perm 36 insts, flip 297 insts.
[11/24 22:06:56    746s] Tweakage perm 10 insts, flip 27 insts.
[11/24 22:06:56    746s] Tweakage perm 0 insts, flip 2 insts.
[11/24 22:06:56    746s] Tweakage perm 109 insts, flip 775 insts.
[11/24 22:06:56    746s] Tweakage perm 11 insts, flip 63 insts.
[11/24 22:06:56    746s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.309, REAL:0.310, MEM:3726.2M, EPOCH TIME: 1732482416.499721
[11/24 22:06:56    746s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.314, REAL:0.315, MEM:3726.2M, EPOCH TIME: 1732482416.501309
[11/24 22:06:56    746s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.338, REAL:0.339, MEM:2757.2M, EPOCH TIME: 1732482416.517018
[11/24 22:06:56    746s] Move report: Congestion aware Tweak moves 6466 insts, mean move: 1.26 um, max move: 26.65 um 
[11/24 22:06:56    746s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_3/INVX1_3_): (972.38, 1015.03) --> (997.14, 1016.92)
[11/24 22:06:56    746s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=2757.2mb) @(0:12:27 - 0:12:27).
[11/24 22:06:56    747s] 
[11/24 22:06:56    747s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[11/24 22:06:56    747s] Move report: legalization moves 1881 insts, mean move: 1.00 um, max move: 2.49 um spiral
[11/24 22:06:56    747s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_14_): (975.97, 898.90) --> (975.52, 896.86)
[11/24 22:06:56    747s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/24 22:06:56    747s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/24 22:06:56    747s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2725.2MB) @(0:12:27 - 0:12:27).
[11/24 22:06:56    747s] Move report: Detail placement moves 8346 insts, mean move: 1.20 um, max move: 26.65 um 
[11/24 22:06:56    747s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_3/INVX1_3_): (972.38, 1015.03) --> (997.14, 1016.92)
[11/24 22:06:56    747s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2725.2MB
[11/24 22:06:56    747s] Statistics of distance of Instance movement in refine placement:
[11/24 22:06:56    747s]   maximum (X+Y) =        26.65 um
[11/24 22:06:56    747s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_3/INVX1_3_) with max move: (972.381, 1015.03) -> (997.14, 1016.92)
[11/24 22:06:56    747s]   mean    (X+Y) =         1.20 um
[11/24 22:06:56    747s] Summary Report:
[11/24 22:06:56    747s] Instances move: 8346 (out of 8346 movable)
[11/24 22:06:56    747s] Instances flipped: 0
[11/24 22:06:56    747s] Mean displacement: 1.20 um
[11/24 22:06:56    747s] Max displacement: 26.65 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_3/INVX1_3_) (972.381, 1015.03) -> (997.14, 1016.92)
[11/24 22:06:56    747s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[11/24 22:06:56    747s] Total instances moved : 8346
[11/24 22:06:56    747s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.486, REAL:0.484, MEM:2725.2M, EPOCH TIME: 1732482416.641618
[11/24 22:06:56    747s] Total net bbox length = 3.109e+05 (1.594e+05 1.514e+05) (ext = 6.998e+04)
[11/24 22:06:56    747s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2725.2MB
[11/24 22:06:56    747s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2725.2MB) @(0:12:27 - 0:12:27).
[11/24 22:06:56    747s] *** Finished refinePlace (0:12:27 mem=2725.2M) ***
[11/24 22:06:56    747s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.232628.2
[11/24 22:06:56    747s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.499, REAL:0.498, MEM:2725.2M, EPOCH TIME: 1732482416.644701
[11/24 22:06:56    747s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:2725.2M, EPOCH TIME: 1732482416.644745
[11/24 22:06:56    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8346).
[11/24 22:06:56    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:56    747s] Cell fpga_top LLGs are deleted
[11/24 22:06:56    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:56    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 22:06:56    747s] # Resetting pin-track-align track data.
[11/24 22:06:56    747s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.007, REAL:0.007, MEM:2713.2M, EPOCH TIME: 1732482416.651805
[11/24 22:06:56    747s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.532, REAL:0.530, MEM:2713.2M, EPOCH TIME: 1732482416.651844
[11/24 22:06:56    747s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2713.2M, EPOCH TIME: 1732482416.651923
[11/24 22:06:56    747s] Starting Early Global Route congestion estimation: mem = 2713.2M
[11/24 22:06:56    747s] (I)      Initializing eGR engine (regular)
[11/24 22:06:56    747s] Set min layer with default ( 2 )
[11/24 22:06:56    747s] Set max layer with parameter ( 5 )
[11/24 22:06:56    747s] (I)      Initializing eGR engine (regular)
[11/24 22:06:56    747s] Set min layer with default ( 2 )
[11/24 22:06:56    747s] Set max layer with parameter ( 5 )
[11/24 22:06:56    747s] (I)      Started Early Global Route kernel ( Curr Mem: 2.58 MB )
[11/24 22:06:56    747s] (I)      Running eGR Regular flow
[11/24 22:06:56    747s] (I)      # wire layers (front) : 6
[11/24 22:06:56    747s] (I)      # wire layers (back)  : 0
[11/24 22:06:56    747s] (I)      min wire layer : 1
[11/24 22:06:56    747s] (I)      max wire layer : 5
[11/24 22:06:56    747s] (I)      # cut layers (front) : 5
[11/24 22:06:56    747s] (I)      # cut layers (back)  : 0
[11/24 22:06:56    747s] (I)      min cut layer : 1
[11/24 22:06:56    747s] (I)      max cut layer : 4
[11/24 22:06:56    747s] (I)      ================================ Layers ================================
[11/24 22:06:56    747s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:56    747s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/24 22:06:56    747s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:56    747s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/24 22:06:56    747s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/24 22:06:56    747s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/24 22:06:56    747s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/24 22:06:56    747s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/24 22:06:56    747s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/24 22:06:56    747s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/24 22:06:56    747s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/24 22:06:56    747s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/24 22:06:56    747s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/24 22:06:56    747s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/24 22:06:56    747s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:56    747s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/24 22:06:56    747s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/24 22:06:56    747s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/24 22:06:56    747s] (I)      Started Import and model ( Curr Mem: 2.58 MB )
[11/24 22:06:56    747s] (I)      Default pattern map key = fpga_top_default.
[11/24 22:06:56    747s] (I)      == Non-default Options ==
[11/24 22:06:56    747s] (I)      Maximum routing layer                              : 5
[11/24 22:06:56    747s] (I)      Top routing layer                                  : 5
[11/24 22:06:56    747s] (I)      Number of threads                                  : 1
[11/24 22:06:56    747s] (I)      Route tie net to shape                             : auto
[11/24 22:06:56    747s] (I)      Use non-blocking free Dbs wires                    : false
[11/24 22:06:56    747s] (I)      Method to set GCell size                           : row
[11/24 22:06:56    747s] (I)      Tie hi/lo max distance                             : 41.400000
[11/24 22:06:56    747s] (I)      Counted 4547 PG shapes. eGR will not process PG shapes layer by layer.
[11/24 22:06:56    747s] (I)      ============== Pin Summary ==============
[11/24 22:06:56    747s] (I)      +-------+--------+---------+------------+
[11/24 22:06:56    747s] (I)      | Layer | # pins | % total |      Group |
[11/24 22:06:56    747s] (I)      +-------+--------+---------+------------+
[11/24 22:06:56    747s] (I)      |     1 |  30358 |   99.27 |        Pin |
[11/24 22:06:56    747s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/24 22:06:56    747s] (I)      |     3 |    192 |    0.63 | Pin access |
[11/24 22:06:56    747s] (I)      |     4 |      0 |    0.00 |      Other |
[11/24 22:06:56    747s] (I)      |     5 |     32 |    0.10 |      Other |
[11/24 22:06:56    747s] (I)      +-------+--------+---------+------------+
[11/24 22:06:56    747s] (I)      Use row-based GCell size
[11/24 22:06:56    747s] (I)      Use row-based GCell align
[11/24 22:06:56    747s] (I)      layer 0 area = 83000
[11/24 22:06:56    747s] (I)      layer 1 area = 67600
[11/24 22:06:56    747s] (I)      layer 2 area = 240000
[11/24 22:06:56    747s] (I)      layer 3 area = 240000
[11/24 22:06:56    747s] (I)      layer 4 area = 4000000
[11/24 22:06:56    747s] (I)      GCell unit size   : 4140
[11/24 22:06:56    747s] (I)      GCell multiplier  : 1
[11/24 22:06:56    747s] (I)      GCell row height  : 4140
[11/24 22:06:56    747s] (I)      Actual row height : 4140
[11/24 22:06:56    747s] (I)      GCell align ref   : 280000 280000
[11/24 22:06:56    747s] [NR-eGR] Track table information for default rule: 
[11/24 22:06:56    747s] [NR-eGR] met1 has single uniform track structure
[11/24 22:06:56    747s] [NR-eGR] met2 has single uniform track structure
[11/24 22:06:56    747s] [NR-eGR] met3 has single uniform track structure
[11/24 22:06:56    747s] [NR-eGR] met4 has single uniform track structure
[11/24 22:06:56    747s] [NR-eGR] met5 has single uniform track structure
[11/24 22:06:56    747s] (I)      =============== Default via ===============
[11/24 22:06:56    747s] (I)      +---+------------------+------------------+
[11/24 22:06:56    747s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/24 22:06:56    747s] (I)      +---+------------------+------------------+
[11/24 22:06:56    747s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/24 22:06:56    747s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/24 22:06:56    747s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/24 22:06:56    747s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/24 22:06:56    747s] (I)      +---+------------------+------------------+
[11/24 22:06:56    747s] [NR-eGR] Read 4980 PG shapes
[11/24 22:06:56    747s] [NR-eGR] Read 0 clock shapes
[11/24 22:06:56    747s] [NR-eGR] Read 0 other shapes
[11/24 22:06:56    747s] [NR-eGR] #Routing Blockages  : 0
[11/24 22:06:56    747s] [NR-eGR] #Instance Blockages : 9014
[11/24 22:06:56    747s] [NR-eGR] #PG Blockages       : 4980
[11/24 22:06:56    747s] [NR-eGR] #Halo Blockages     : 0
[11/24 22:06:56    747s] [NR-eGR] #Boundary Blockages : 0
[11/24 22:06:56    747s] [NR-eGR] #Clock Blockages    : 0
[11/24 22:06:56    747s] [NR-eGR] #Other Blockages    : 0
[11/24 22:06:56    747s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/24 22:06:56    747s] (I)      Custom ignore net properties:
[11/24 22:06:56    747s] (I)      1 : NotLegal
[11/24 22:06:56    747s] (I)      Default ignore net properties:
[11/24 22:06:56    747s] (I)      1 : Special
[11/24 22:06:56    747s] (I)      2 : Analog
[11/24 22:06:56    747s] (I)      3 : Fixed
[11/24 22:06:56    747s] (I)      4 : Skipped
[11/24 22:06:56    747s] (I)      5 : MixedSignal
[11/24 22:06:56    747s] (I)      Prerouted net properties:
[11/24 22:06:56    747s] (I)      1 : NotLegal
[11/24 22:06:56    747s] (I)      2 : Special
[11/24 22:06:56    747s] (I)      3 : Analog
[11/24 22:06:56    747s] (I)      4 : Fixed
[11/24 22:06:56    747s] (I)      5 : Skipped
[11/24 22:06:56    747s] (I)      6 : MixedSignal
[11/24 22:06:56    747s] [NR-eGR] Early global route reroute all routable nets
[11/24 22:06:56    747s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/24 22:06:56    747s] [NR-eGR] Read 8447 nets ( ignored 0 )
[11/24 22:06:56    747s] (I)        Front-side 8447 ( ignored 0 )
[11/24 22:06:56    747s] (I)        Back-side  0 ( ignored 0 )
[11/24 22:06:56    747s] (I)        Both-side  0 ( ignored 0 )
[11/24 22:06:56    747s] (I)      early_global_route_priority property id does not exist.
[11/24 22:06:56    747s] (I)      Read Num Blocks=13994  Num Prerouted Wires=0  Num CS=0
[11/24 22:06:56    747s] (I)      Layer 1 (V) : #blockages 1733 : #preroutes 0
[11/24 22:06:56    747s] (I)      Layer 2 (H) : #blockages 5498 : #preroutes 0
[11/24 22:06:56    747s] (I)      Layer 3 (V) : #blockages 4393 : #preroutes 0
[11/24 22:06:56    747s] (I)      Layer 4 (H) : #blockages 2370 : #preroutes 0
[11/24 22:06:56    747s] (I)      Number of ignored nets                =      0
[11/24 22:06:56    747s] (I)      Number of connected nets              =      0
[11/24 22:06:56    747s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/24 22:06:56    747s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/24 22:06:56    747s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/24 22:06:56    747s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/24 22:06:56    747s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/24 22:06:56    747s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/24 22:06:56    747s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/24 22:06:56    747s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/24 22:06:56    747s] (I)      Ndr track 0 does not exist
[11/24 22:06:56    747s] (I)      ---------------------Grid Graph Info--------------------
[11/24 22:06:56    747s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/24 22:06:56    747s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/24 22:06:56    747s] (I)      Site width          :   460  (dbu)
[11/24 22:06:56    747s] (I)      Row height          :  4140  (dbu)
[11/24 22:06:56    747s] (I)      GCell row height    :  4140  (dbu)
[11/24 22:06:56    747s] (I)      GCell width         :  4140  (dbu)
[11/24 22:06:56    747s] (I)      GCell height        :  4140  (dbu)
[11/24 22:06:56    747s] (I)      Grid                :   512   512     5
[11/24 22:06:56    747s] (I)      Layer numbers       :     1     2     3     4     5
[11/24 22:06:56    747s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/24 22:06:56    747s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/24 22:06:56    747s] (I)      Default wire width  :   140   140   300   300  1600
[11/24 22:06:56    747s] (I)      Default wire space  :   140   140   300   300  1600
[11/24 22:06:56    747s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/24 22:06:56    747s] (I)      Default pitch size  :   280   460   610   615  3660
[11/24 22:06:56    747s] (I)      First track coord   :   320   320   620   790  1840
[11/24 22:06:56    747s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/24 22:06:56    747s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/24 22:06:56    747s] (I)      Num of masks        :     1     1     1     1     1
[11/24 22:06:56    747s] (I)      Num of trim masks   :     0     0     0     0     0
[11/24 22:06:56    747s] (I)      --------------------------------------------------------
[11/24 22:06:56    747s] 
[11/24 22:06:56    747s] [NR-eGR] ============ Routing rule table ============
[11/24 22:06:56    747s] [NR-eGR] Rule id: 0  Nets: 8415
[11/24 22:06:56    747s] [NR-eGR] ========================================
[11/24 22:06:56    747s] [NR-eGR] 
[11/24 22:06:56    747s] (I)      ======== NDR :  =========
[11/24 22:06:56    747s] (I)      +--------------+--------+
[11/24 22:06:56    747s] (I)      |           ID |      0 |
[11/24 22:06:56    747s] (I)      |         Name |        |
[11/24 22:06:56    747s] (I)      |      Default |    yes |
[11/24 22:06:56    747s] (I)      |  Clk Special |     no |
[11/24 22:06:56    747s] (I)      | Hard spacing |     no |
[11/24 22:06:56    747s] (I)      |    NDR track | (none) |
[11/24 22:06:56    747s] (I)      |      NDR via | (none) |
[11/24 22:06:56    747s] (I)      |  Extra space |      0 |
[11/24 22:06:56    747s] (I)      |      Shields |      0 |
[11/24 22:06:56    747s] (I)      |   Demand (H) |      1 |
[11/24 22:06:56    747s] (I)      |   Demand (V) |      1 |
[11/24 22:06:56    747s] (I)      |        #Nets |   8415 |
[11/24 22:06:56    747s] (I)      +--------------+--------+
[11/24 22:06:56    747s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:56    747s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/24 22:06:56    747s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:56    747s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/24 22:06:56    747s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/24 22:06:56    747s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/24 22:06:56    747s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/24 22:06:56    747s] (I)      +-------------------------------------------------------------------------------------+
[11/24 22:06:56    747s] (I)      =============== Blocked Tracks ===============
[11/24 22:06:56    747s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:56    747s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/24 22:06:56    747s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:56    747s] (I)      |     1 |       0 |        0 |         0.00% |
[11/24 22:06:56    747s] (I)      |     2 | 2357760 |   656686 |        27.85% |
[11/24 22:06:56    747s] (I)      |     3 | 1777664 |   487175 |        27.41% |
[11/24 22:06:56    747s] (I)      |     4 | 1763328 |   678274 |        38.47% |
[11/24 22:06:56    747s] (I)      |     5 |  296448 |   102766 |        34.67% |
[11/24 22:06:56    747s] (I)      +-------+---------+----------+---------------+
[11/24 22:06:56    747s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2.61 MB )
[11/24 22:06:56    747s] (I)      Reset routing kernel
[11/24 22:06:56    747s] (I)      Started Global Routing ( Curr Mem: 2.61 MB )
[11/24 22:06:56    747s] (I)      totalPins=29071  totalGlobalPin=28939 (99.55%)
[11/24 22:06:56    747s] (I)      ================= Net Group Info =================
[11/24 22:06:56    747s] (I)      +----+----------------+--------------+-----------+
[11/24 22:06:56    747s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/24 22:06:56    747s] (I)      +----+----------------+--------------+-----------+
[11/24 22:06:56    747s] (I)      |  1 |           8415 |      met2(2) |   met5(5) |
[11/24 22:06:56    747s] (I)      +----+----------------+--------------+-----------+
[11/24 22:06:56    747s] (I)      total 2D Cap : 4313833 = (1492375 H, 2821458 V)
[11/24 22:06:56    747s] (I)      total 2D Demand : 132 = (0 H, 132 V)
[11/24 22:06:56    747s] (I)      Adjusted 0 GCells for pin access
[11/24 22:06:56    747s] [NR-eGR] Layer group 1: route 8415 net(s) in layer range [2, 5]
[11/24 22:06:56    747s] (I)      
[11/24 22:06:56    747s] (I)      ============  Phase 1a Route ============
[11/24 22:06:56    747s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/24 22:06:56    747s] (I)      Usage: 101375 = (49396 H, 51979 V) = (3.31% H, 1.84% V) = (2.045e+05um H, 2.152e+05um V)
[11/24 22:06:56    747s] (I)      
[11/24 22:06:56    747s] (I)      ============  Phase 1b Route ============
[11/24 22:06:56    747s] (I)      Usage: 101470 = (49424 H, 52046 V) = (3.31% H, 1.84% V) = (2.046e+05um H, 2.155e+05um V)
[11/24 22:06:56    747s] (I)      Overflow of layer group 1: 0.36% H + 0.00% V. EstWL: 4.200858e+05um
[11/24 22:06:56    747s] (I)      Congestion metric : 2.35%H 0.00%V, 2.35%HV
[11/24 22:06:56    747s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/24 22:06:56    747s] (I)      
[11/24 22:06:56    747s] (I)      ============  Phase 1c Route ============
[11/24 22:06:56    747s] (I)      Level2 Grid: 103 x 103
[11/24 22:06:56    747s] (I)      Usage: 101600 = (49488 H, 52112 V) = (3.32% H, 1.85% V) = (2.049e+05um H, 2.157e+05um V)
[11/24 22:06:56    747s] (I)      
[11/24 22:06:56    747s] (I)      ============  Phase 1d Route ============
[11/24 22:06:56    747s] (I)      Usage: 101836 = (49548 H, 52288 V) = (3.32% H, 1.85% V) = (2.051e+05um H, 2.165e+05um V)
[11/24 22:06:56    747s] (I)      
[11/24 22:06:56    747s] (I)      ============  Phase 1e Route ============
[11/24 22:06:56    747s] (I)      Usage: 101836 = (49548 H, 52288 V) = (3.32% H, 1.85% V) = (2.051e+05um H, 2.165e+05um V)
[11/24 22:06:56    747s] [NR-eGR] Early Global Route overflow of layer group 1: 0.32% H + 0.00% V. EstWL: 4.216010e+05um
[11/24 22:06:56    747s] (I)      
[11/24 22:06:56    747s] (I)      ============  Phase 1l Route ============
[11/24 22:06:56    747s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/24 22:06:56    747s] (I)      Layer  2:    1725128     51393         0      599355     1755333    (25.45%) 
[11/24 22:06:56    747s] (I)      Layer  3:    1297552     96781      6646      456513     1319153    (25.71%) 
[11/24 22:06:56    747s] (I)      Layer  4:    1093496     24975       342      576207     1185023    (32.72%) 
[11/24 22:06:56    747s] (I)      Layer  5:     194739      5387        39       99341      196604    (33.57%) 
[11/24 22:06:56    747s] (I)      Total:       4310915    178536      7027     1731415     4456111    (27.98%) 
[11/24 22:06:56    747s] (I)      
[11/24 22:06:56    747s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/24 22:06:56    747s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/24 22:06:56    747s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/24 22:06:56    747s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[11/24 22:06:56    747s] [NR-eGR] --------------------------------------------------------------------------------
[11/24 22:06:56    747s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/24 22:06:56    747s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/24 22:06:56    747s] [NR-eGR]    met3 ( 3)      2768( 1.42%)       237( 0.12%)         1( 0.00%)   ( 1.55%) 
[11/24 22:06:56    747s] [NR-eGR]    met4 ( 4)       191( 0.11%)         4( 0.00%)         0( 0.00%)   ( 0.11%) 
[11/24 22:06:56    747s] [NR-eGR]    met5 ( 5)        39( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[11/24 22:06:56    747s] [NR-eGR] --------------------------------------------------------------------------------
[11/24 22:06:56    747s] [NR-eGR]        Total      2998( 0.41%)       241( 0.03%)         1( 0.00%)   ( 0.44%) 
[11/24 22:06:56    747s] [NR-eGR] 
[11/24 22:06:56    747s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2.60 MB )
[11/24 22:06:56    747s] (I)      Updating congestion map
[11/24 22:06:56    747s] (I)      total 2D Cap : 4320039 = (1495177 H, 2824862 V)
[11/24 22:06:56    747s] [NR-eGR] Overflow after Early Global Route 1.05% H + 0.00% V
[11/24 22:06:56    747s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2.60 MB )
[11/24 22:06:56    747s] Early Global Route congestion estimation runtime: 0.27 seconds, mem = 2717.3M
[11/24 22:06:56    747s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.274, REAL:0.273, MEM:2717.3M, EPOCH TIME: 1732482416.925406
[11/24 22:06:56    747s] OPERPROF: Starting HotSpotCal at level 1, MEM:2717.3M, EPOCH TIME: 1732482416.925444
[11/24 22:06:56    747s] [hotspot] +------------+---------------+---------------+
[11/24 22:06:56    747s] [hotspot] |            |   max hotspot | total hotspot |
[11/24 22:06:56    747s] [hotspot] +------------+---------------+---------------+
[11/24 22:06:56    747s] [hotspot] | normalized |          1.99 |         16.04 |
[11/24 22:06:56    747s] [hotspot] +------------+---------------+---------------+
[11/24 22:06:56    747s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.99, normalized total congestion hotspot area = 16.04 (area is in unit of 4 std-cell row bins)
[11/24 22:06:56    747s] [hotspot] max/total 1.99/16.04, big hotspot (>10) total 0.00
[11/24 22:06:56    747s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/24 22:06:56    747s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:56    747s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/24 22:06:56    747s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:56    747s] [hotspot] |  1  |  1128.70  1062.46  1261.18  1194.94 |        3.30   |
[11/24 22:06:56    747s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:56    747s] [hotspot] |  2  |   863.74  1327.42   996.22  1459.90 |        2.08   |
[11/24 22:06:56    747s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:56    747s] [hotspot] |  3  |   863.74   929.98   996.22  1062.46 |        1.39   |
[11/24 22:06:56    747s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:56    747s] [hotspot] |  4  |   929.98  1128.70  1062.46  1261.18 |        1.21   |
[11/24 22:06:56    747s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:56    747s] [hotspot] |  5  |   996.22  1393.66  1128.70  1526.14 |        1.21   |
[11/24 22:06:56    747s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 22:06:56    747s] Top 5 hotspots total area: 9.19
[11/24 22:06:56    747s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.007, MEM:2733.3M, EPOCH TIME: 1732482416.932012
[11/24 22:06:56    747s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2733.3M, EPOCH TIME: 1732482416.932049
[11/24 22:06:56    747s] Starting Early Global Route wiring: mem = 2733.3M
[11/24 22:06:56    747s] (I)      Running track assignment and export wires
[11/24 22:06:56    747s] (I)      Delete wires for 8415 nets 
[11/24 22:06:56    747s] (I)      ============= Track Assignment ============
[11/24 22:06:56    747s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.61 MB )
[11/24 22:06:56    747s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/24 22:06:56    747s] (I)      Run Multi-thread track assignment
[11/24 22:06:57    747s] (I)      Finished Track Assignment (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2.62 MB )
[11/24 22:06:57    747s] (I)      Started Export ( Curr Mem: 2.62 MB )
[11/24 22:06:57    747s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/24 22:06:57    747s] [NR-eGR] Total eGR-routed clock nets wire length: 19106um, number of vias: 4983
[11/24 22:06:57    747s] [NR-eGR] --------------------------------------------------------------------------
[11/24 22:06:57    747s] [NR-eGR]               Length (um)   Vias 
[11/24 22:06:57    747s] [NR-eGR] ---------------------------------
[11/24 22:06:57    747s] [NR-eGR]  met1  (1H)             0  28879 
[11/24 22:06:57    747s] [NR-eGR]  met2  (2V)        185672  40417 
[11/24 22:06:57    747s] [NR-eGR]  met3  (3H)        189553   7756 
[11/24 22:06:57    747s] [NR-eGR]  met4  (4V)         40126   6084 
[11/24 22:06:57    747s] [NR-eGR]  met5  (5H)         19866      0 
[11/24 22:06:57    747s] [NR-eGR] ---------------------------------
[11/24 22:06:57    747s] [NR-eGR]        Total       435217  83136 
[11/24 22:06:57    747s] [NR-eGR] --------------------------------------------------------------------------
[11/24 22:06:57    747s] [NR-eGR] Total half perimeter of net bounding box: 310859um
[11/24 22:06:57    747s] [NR-eGR] Total length: 435217um, number of vias: 83136
[11/24 22:06:57    747s] [NR-eGR] --------------------------------------------------------------------------
[11/24 22:06:57    747s] (I)      == Layer wire length by net rule ==
[11/24 22:06:57    747s] (I)                     Default 
[11/24 22:06:57    747s] (I)      -----------------------
[11/24 22:06:57    747s] (I)       met1  (1H)        0um 
[11/24 22:06:57    747s] (I)       met2  (2V)   185672um 
[11/24 22:06:57    747s] (I)       met3  (3H)   189553um 
[11/24 22:06:57    747s] (I)       met4  (4V)    40126um 
[11/24 22:06:57    747s] (I)       met5  (5H)    19866um 
[11/24 22:06:57    747s] (I)      -----------------------
[11/24 22:06:57    747s] (I)             Total  435217um 
[11/24 22:06:57    747s] (I)      == Layer via count by net rule ==
[11/24 22:06:57    747s] (I)                    Default 
[11/24 22:06:57    747s] (I)      ----------------------
[11/24 22:06:57    747s] (I)       met1  (1H)     28879 
[11/24 22:06:57    747s] (I)       met2  (2V)     40417 
[11/24 22:06:57    747s] (I)       met3  (3H)      7756 
[11/24 22:06:57    747s] (I)       met4  (4V)      6084 
[11/24 22:06:57    747s] (I)       met5  (5H)         0 
[11/24 22:06:57    747s] (I)      ----------------------
[11/24 22:06:57    747s] (I)             Total    83136 
[11/24 22:06:57    747s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2.62 MB )
[11/24 22:06:57    747s] eee: RC Grid Memory freed=86640
[11/24 22:06:57    747s] (I)      Global routing data unavailable, rerun eGR
[11/24 22:06:57    747s] (I)      Initializing eGR engine (regular)
[11/24 22:06:57    747s] Set min layer with default ( 2 )
[11/24 22:06:57    747s] Set max layer with parameter ( 5 )
[11/24 22:06:57    747s] Early Global Route wiring runtime: 0.13 seconds, mem = 2739.5M
[11/24 22:06:57    747s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.130, REAL:0.130, MEM:2739.5M, EPOCH TIME: 1732482417.062251
[11/24 22:06:57    747s] Tdgp not enabled or already been cleared! skip clearing
[11/24 22:06:57    747s] End of congRepair (cpu=0:00:27.6, real=0:00:28.0)
[11/24 22:06:57    747s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2739.5M, EPOCH TIME: 1732482417.063219
[11/24 22:06:57    747s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2739.5M, EPOCH TIME: 1732482417.063247
[11/24 22:06:57    747s] *** Finishing placeDesign default flow ***
[11/24 22:06:57    747s] **placeDesign ... cpu = 0: 1:15, real = 0: 1:17, mem = 2722.5M **
[11/24 22:06:57    747s] Tdgp not enabled or already been cleared! skip clearing
[11/24 22:06:57    747s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/24 22:06:57    747s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[11/24 22:06:57    747s] 
[11/24 22:06:57    747s] *** Summary of all messages that are not suppressed in this session:
[11/24 22:06:57    747s] Severity  ID               Count  Summary                                  
[11/24 22:06:57    747s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/24 22:06:57    747s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[11/24 22:06:57    747s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[11/24 22:06:57    747s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/24 22:06:57    747s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/24 22:06:57    747s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[11/24 22:06:57    747s] WARNING   NRDB-741            10  Found shorts between two different ports...
[11/24 22:06:57    747s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/24 22:06:57    747s] WARNING   TA-112              20  A timing loop was found in the design. T...
[11/24 22:06:57    747s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[11/24 22:06:57    747s] *** Message Summary: 40 warning(s), 0 error(s)
[11/24 22:06:57    747s] 
[11/24 22:06:57    747s] *** placeDesign #1 [finish] : cpu/real = 0:01:14.8/0:01:16.6 (1.0), totSession cpu/real = 0:12:27.6/3:05:10.1 (0.1), mem = 2722.5M
[11/24 22:06:57    747s] 
[11/24 22:06:57    747s] =============================================================================================
[11/24 22:06:57    747s]  Final TAT Report : placeDesign #1                                              22.33-s094_1
[11/24 22:06:57    747s] =============================================================================================
[11/24 22:06:57    747s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 22:06:57    747s] ---------------------------------------------------------------------------------------------
[11/24 22:06:57    747s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 22:06:57    747s] [ RefinePlace            ]      2   0:00:01.5  (   2.0 % )     0:00:01.5 /  0:00:01.5    1.0
[11/24 22:06:57    747s] [ DetailPlaceInit        ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/24 22:06:57    747s] [ FullDelayCalc          ]      9   0:00:07.1  (   9.3 % )     0:00:07.1 /  0:00:07.1    1.0
[11/24 22:06:57    747s] [ TimingUpdate           ]     14   0:00:11.2  (  14.6 % )     0:00:11.2 /  0:00:11.1    1.0
[11/24 22:06:57    747s] [ MISC                   ]          0:00:56.7  (  74.1 % )     0:00:56.7 /  0:00:55.0    1.0
[11/24 22:06:57    747s] ---------------------------------------------------------------------------------------------
[11/24 22:06:57    747s]  placeDesign #1 TOTAL               0:01:16.6  ( 100.0 % )     0:01:16.6 /  0:01:14.8    1.0
[11/24 22:06:57    747s] ---------------------------------------------------------------------------------------------
[11/24 22:06:57    747s] 
[11/24 22:07:08    748s] <CMD> zoomBox -116.03700 -78.14900 2096.78900 1902.80300
[11/24 22:07:08    748s] <CMD> zoomBox -8.68800 -54.53200 1872.21400 1629.27700
[11/24 22:07:08    748s] <CMD> zoomBox 82.55900 -34.45800 1681.32600 1396.78000
[11/24 22:07:09    748s] <CMD> zoomBox 160.11900 -17.39500 1519.07100 1199.15700
[11/24 22:07:09    748s] <CMD> zoomBox 226.04500 -2.89100 1381.15400 1031.17800
[11/24 22:07:11    749s] <CMD> zoomBox 160.11900 -17.39500 1519.07100 1199.15700
[11/24 22:07:11    749s] <CMD> zoomBox 82.55900 -34.45800 1681.32600 1396.78000
[11/24 22:07:11    749s] <CMD> zoomBox -8.68800 -54.53200 1872.21400 1629.27700
[11/24 22:07:12    749s] <CMD> zoomBox -116.03700 -78.14900 2096.78900 1902.80300
[11/24 22:07:12    749s] <CMD> zoomBox -242.33100 -105.93400 2360.99400 2224.59800
[11/24 22:07:14    749s] <CMD> zoomBox -86.38500 257.94000 1512.38400 1689.18000
[11/24 22:07:14    749s] <CMD> zoomBox 9.38400 481.40500 991.22900 1360.36600
[11/24 22:07:15    749s] <CMD> zoomBox 32.24600 534.75200 866.81500 1281.86900
[11/24 22:07:15    749s] <CMD> zoomBox 51.67900 580.09700 761.06300 1215.14700
[11/24 22:07:15    750s] <CMD> zoomBox 100.54700 722.09700 536.19800 1112.09800
[11/24 22:07:16    750s] <CMD> zoomBox 122.12900 784.81200 436.88800 1066.58800
[11/24 22:07:16    750s] <CMD> zoomBox 130.55800 809.30400 398.10300 1048.81400
[11/24 22:07:17    750s] <CMD> zoomBox 138.08500 829.18800 365.49900 1032.77200
[11/24 22:07:17    750s] <CMD> zoomBox 144.48400 846.08900 337.78600 1019.13600
[11/24 22:07:18    750s] <CMD> zoomBox 151.08500 858.61700 315.39200 1005.70700
[11/24 22:07:18    750s] <CMD> zoomBox 156.69500 869.26600 296.35700 994.29300
[11/24 22:07:21    750s] <CMD> zoomBox 166.52200 883.30400 267.42800 973.63600
[11/24 22:07:21    750s] <CMD> zoomBox 170.35900 888.78600 256.13000 965.56900
[11/24 22:07:21    750s] <CMD> zoomBox 173.62100 893.44600 246.52700 958.71200
[11/24 22:07:22    750s] <CMD> zoomBox 176.39400 897.40700 238.36400 952.88300
[11/24 22:07:22    750s] <CMD> zoomBox 178.75000 900.77400 231.42500 947.92900
[11/24 22:07:22    750s] <CMD> zoomBox 180.75300 903.63600 225.52700 943.71800
[11/24 22:07:24    750s] <CMD> zoomBox 178.75000 900.77400 231.42500 947.92900
[11/24 22:07:24    750s] <CMD> zoomBox 176.39300 897.40600 238.36400 952.88300
[11/24 22:07:25    750s] <CMD> zoomBox 166.52000 883.30100 267.43000 973.63700
[11/24 22:07:25    750s] <CMD> zoomBox 156.69300 869.26200 296.36000 994.29400
[11/24 22:07:26    750s] <CMD> zoomBox 134.44100 837.47400 361.86600 1041.06800
[11/24 22:07:26    751s] <CMD> zoomBox 81.63800 762.04100 517.31300 1152.06300
[11/24 22:07:27    751s] <CMD> zoomBox 39.20800 701.42700 642.21900 1241.25100
[11/24 22:07:27    751s] <CMD> zoomBox 12.22600 662.88100 721.65100 1297.96800
[11/24 22:07:29    752s] <CMD> pan 34.87500 880.09400
[11/24 22:07:31    752s] <CMD> fit
[11/24 22:07:44    753s] <CMD> zoomBox -55.41700 224.95500 2157.40900 2205.90700
[11/24 22:07:45    753s] <CMD> zoomBox 103.46000 506.21000 1984.36200 2190.01900
[11/24 22:07:45    753s] <CMD> zoomBox 238.50500 745.27700 1837.27200 2176.51500
[11/24 22:07:46    754s] <CMD> zoomBox 450.86400 1121.20900 1605.97400 2155.27900
[11/24 22:07:46    754s] <CMD> zoomBox 602.85800 1379.35900 1437.42600 2126.47600
[11/24 22:07:47    754s] <CMD> zoomBox 662.12900 1480.09000 1371.51300 2115.14000
[11/24 22:07:47    754s] <CMD> zoomBox 706.86600 1556.62600 1309.84300 2096.41900
[11/24 22:07:48    754s] <CMD> zoomBox 800.77700 1719.16500 1171.08200 2050.66700
[11/24 22:07:49    754s] <CMD> zoomBox 827.36400 1747.54900 1142.12300 2029.32500
[11/24 22:07:50    754s] <CMD> zoomBox 849.96300 1771.67500 1117.50800 2011.18500
[11/24 22:07:50    754s] <CMD> zoomBox 869.17200 1792.18200 1096.58600 1995.76600
[11/24 22:07:52    754s] <CMD> zoomBox 800.77700 1719.16400 1171.08300 2050.66700
[11/24 22:07:53    755s] <CMD> zoomBox 732.69700 1646.48500 1245.23300 2105.31400
[11/24 22:07:53    755s] <CMD> zoomBox 508.05400 1406.66300 1489.91200 2285.63500
[11/24 22:07:54    755s] <CMD> zoomBox 327.54600 1213.95800 1686.51900 2430.52900
[11/24 22:07:55    755s] <CMD> zoomBox -81.17200 777.62500 2131.68900 2758.60800
[11/24 22:07:56    755s] <CMD> zoomBox 43.65200 1199.59700 1402.62600 2416.16900
[11/24 22:07:57    755s] <CMD> zoomBox 68.96700 1311.93600 1224.09600 2346.02300
[11/24 22:07:57    755s] <CMD> zoomBox 108.77600 1488.59000 943.35700 2235.71800
[11/24 22:07:58    755s] <CMD> zoomBox 137.53800 1616.52200 740.52300 2156.32200
[11/24 22:07:59    755s] <CMD> zoomBox 150.17500 1665.19800 662.71200 2124.02800
[11/24 22:07:59    755s] <CMD> zoomBox 160.91600 1706.57200 596.57300 2096.57800
[11/24 22:07:59    755s] <CMD> zoomBox 170.04600 1741.73900 540.35500 2073.24500
[11/24 22:08:00    755s] <CMD> zoomBox 177.80600 1771.63200 492.56900 2053.41200
[11/24 22:08:00    756s] <CMD> zoomBox 184.40300 1797.04100 451.95100 2036.55400
[11/24 22:08:02    756s] <CMD> zoomBox 196.18800 1812.87600 423.60400 2016.46200
[11/24 22:08:02    756s] <CMD> zoomBox 206.20500 1826.33600 399.50900 1999.38400
[11/24 22:08:03    756s] <CMD> zoomBox 214.72000 1837.77600 379.02800 1984.86700
[11/24 22:08:03    756s] <CMD> zoomBox 221.95700 1847.50100 361.61900 1972.52800
[11/24 22:08:04    756s] <CMD> zoomBox 214.71900 1837.77500 379.02800 1984.86700
[11/24 22:08:04    756s] <CMD> zoomBox 206.20300 1826.33400 399.50900 1999.38400
[11/24 22:08:05    756s] <CMD> zoomBox 196.18500 1812.87300 423.60400 2016.46200
[11/24 22:08:06    756s] <CMD> zoomBox 170.53400 1778.40700 485.30200 2060.19200
[11/24 22:08:06    756s] <CMD> zoomBox 154.22100 1756.49000 524.53700 2088.00200
[11/24 22:08:09    756s] <CMD> zoomBox 135.03000 1730.70500 570.69600 2120.71900
[11/24 22:08:09    756s] <CMD> zoomBox 112.45300 1700.37000 625.00100 2159.21000
[11/24 22:08:10    756s] <CMD> zoomBox 85.89200 1664.68200 688.88900 2204.49300
[11/24 22:08:10    756s] <CMD> zoomBox -76.25600 1446.81900 1078.89900 2480.92900
[11/24 22:08:13    757s] <CMD> fit
[11/24 22:08:16    757s] <CMD> zoomBox -126.44400 -25.56100 1754.45800 1658.24800
[11/24 22:08:18    757s] <CMD> zoomBox -38.66500 38.58600 1320.28700 1255.13800
[11/24 22:08:19    757s] <CMD> zoomBox -4.38400 71.54800 1150.72600 1105.61800
[11/24 22:08:19    757s] <CMD> zoomBox 71.15200 148.23800 780.53500 783.28700
[11/24 22:08:20    757s] <CMD> zoomBox 121.43700 188.25300 557.08700 578.25300
[11/24 22:08:21    757s] <CMD> zoomBox 133.44100 197.80600 503.74400 529.30600
[11/24 22:08:21    757s] <CMD> zoomBox 143.64500 205.92600 458.40200 487.70100
[11/24 22:08:22    757s] <CMD> zoomBox 152.31800 212.82800 419.86200 452.33700
[11/24 22:08:28    758s] <CMD> zoomBox 143.64500 205.92600 458.40200 487.70100
[11/24 22:08:28    758s] <CMD> zoomBox 133.44100 197.80600 503.74400 529.30600
[11/24 22:08:29    758s] <CMD> zoomBox 107.31400 177.01400 619.84400 635.83800
[11/24 22:08:29    758s] <CMD> zoomBox 90.69800 163.79200 693.67500 703.58500
[11/24 22:08:30    758s] <CMD> zoomBox 71.15100 148.23700 780.53600 783.28800
[11/24 22:08:30    758s] <CMD> zoomBox 48.15400 129.93700 882.72500 877.05600
[11/24 22:08:31    758s] <CMD> zoomBox 21.09900 108.40700 1002.94700 987.37100
[11/24 22:09:14    761s] <CMD> getSrouteMode -allowWrongWayRoute -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -viaThruToClosestRing -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -extendNearestTarget -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -targetNumber -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -targetSearchDistance -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -jogThresholdRatio -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -blockPinConnectRingPinCorners -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -blockPinRouteWithPinWidth -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -padPinMinViaSize -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -padPinSplit -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -padRingLefConvention -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -signalPinAsPG -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -corePinJoinLimit -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -corePinLength -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -corePinLengthAsInstance -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -corePinReferenceMacro -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -treatEndcapAsCore -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -secondaryPinMaxGap -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -secondaryPinRailWidth -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -srpgAonCellPin -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -viaConnectToShape -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -layerNormalCost -quiet
[11/24 22:09:14    761s] <CMD> getSrouteMode -layerWrongWayCost -quiet
[11/24 22:10:49    767s] <CMD> setSrouteMode -allowWrongWayRoute false -viaThruToClosestRing false -extendNearestTarget false -viaConnectToShape { noshape} -blockPinConnectRingPinCorners true -blockPinRouteWithPinWidth true -padRingLefConvention true -signalPinAsPG false -corePinLengthAsInstance false -treatEndcapAsCore false
[11/24 22:11:04    768s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/24 22:11:04    768s] <CMD> sroute -connect { padRing } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { G_CORE P_CORE VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
[11/24 22:11:04    768s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[11/24 22:11:04    768s] *** Begin SPECIAL ROUTE on Sun Nov 24 22:11:04 2024 ***
[11/24 22:11:04    768s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[11/24 22:11:04    768s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.22.1.el8_10.x86_64 x86_64 3.79Ghz)
[11/24 22:11:04    768s] 
[11/24 22:11:04    768s] Begin option processing ...
[11/24 22:11:04    768s] srouteConnectPowerBump set to false
[11/24 22:11:04    768s] routeSelectNet set to "G_CORE P_CORE VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH"
[11/24 22:11:04    768s] routeSpecial set to true
[11/24 22:11:04    768s] srouteBlockPinConnectRingPinCorners set to true
[11/24 22:11:04    768s] srouteBottomLayerLimit set to 1
[11/24 22:11:04    768s] srouteBottomTargetLayerLimit set to 1
[11/24 22:11:04    768s] srouteConnectBlockPin set to false
[11/24 22:11:04    768s] srouteConnectConverterPin set to false
[11/24 22:11:04    768s] srouteConnectCorePin set to false
[11/24 22:11:04    768s] srouteConnectPadPin set to false
[11/24 22:11:04    768s] srouteConnectStripe set to false
[11/24 22:11:04    768s] srouteCrossoverViaBottomLayer set to 1
[11/24 22:11:04    768s] srouteCrossoverViaTopLayer set to 5
[11/24 22:11:04    768s] srouteFollowCorePinEnd set to 3
[11/24 22:11:04    768s] srouteFullWidthBlockpinRoute set to true
[11/24 22:11:04    768s] srouteJogControl set to "preferWithChanges differentLayer"
[11/24 22:11:04    768s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/24 22:11:04    768s] sroutePadPinAllPorts set to true
[11/24 22:11:04    768s] sroutePreserveExistingRoutes set to true
[11/24 22:11:04    768s] srouteRoutePowerBarPortOnBothDir set to true
[11/24 22:11:04    768s] srouteStopBlockPin set to "nearestTarget"
[11/24 22:11:04    768s] srouteTopLayerLimit set to 5
[11/24 22:11:04    768s] srouteTopTargetLayerLimit set to 5
[11/24 22:11:04    768s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3775.00 megs.
[11/24 22:11:04    768s] 
[11/24 22:11:04    768s] Reading DB technology information...
[11/24 22:11:04    768s] Finished reading DB technology information.
[11/24 22:11:04    768s] Reading floorplan and netlist information...
[11/24 22:11:04    768s] Finished reading floorplan and netlist information.
[11/24 22:11:04    768s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/24 22:11:04    768s] eee: Trim Metal Layers: { }
[11/24 22:11:04    768s] eee: RC Grid Memory allocated=168540
[11/24 22:11:04    768s] eee: LayerId=1 widthSet size=1
[11/24 22:11:04    768s] eee: LayerId=2 widthSet size=1
[11/24 22:11:04    768s] eee: LayerId=3 widthSet size=1
[11/24 22:11:04    768s] eee: LayerId=4 widthSet size=1
[11/24 22:11:04    768s] eee: LayerId=5 widthSet size=1
[11/24 22:11:04    768s] eee: Total RC Grid memory=168540
[11/24 22:11:04    768s] Updating RC grid for preRoute extraction ...
[11/24 22:11:04    768s] eee: Metal Layers Info:
[11/24 22:11:04    768s] eee: L: met1 met2 met3 met4 met5
[11/24 22:11:04    768s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/24 22:11:04    768s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/24 22:11:04    768s] eee: pegSigSF=1.070000
[11/24 22:11:04    768s] Initializing multi-corner resistance tables ...
[11/24 22:11:04    768s] eee: l=1 avDens=0.102412 usedTrk=14738.090836 availTrk=143910.000000 sigTrk=14738.090836
[11/24 22:11:04    768s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/24 22:11:04    768s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/24 22:11:04    768s] eee: l=4 avDens=0.025492 usedTrk=1772.026809 availTrk=69513.482233 sigTrk=1772.026809
[11/24 22:11:04    768s] eee: l=5 avDens=0.136541 usedTrk=472.920098 availTrk=3463.580113 sigTrk=472.920098
[11/24 22:11:04    768s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/24 22:11:04    768s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/24 22:11:04    768s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.373294 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.332500 newSi=0.000000 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/24 22:11:04    768s] eee: NetCapCache creation started. (Current Mem: 2718.605M) 
[11/24 22:11:04    768s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2718.605M) 
[11/24 22:11:04    768s] Read in 11 layers, 5 routing layers, 1 overlap layer
[11/24 22:11:04    768s] Read in 15 macros, 15 used
[11/24 22:11:04    768s] Read in 59 components
[11/24 22:11:04    768s]   11 core components: 0 unplaced, 11 placed, 0 fixed
[11/24 22:11:04    768s]   48 pad components: 0 unplaced, 0 placed, 48 fixed
[11/24 22:11:04    768s] Read in 39 logical pins
[11/24 22:11:04    768s] Read in 39 nets
[11/24 22:11:04    768s] Read in 14 special nets, 11 routed
[11/24 22:11:04    768s] Read in 467 terminals
[11/24 22:11:04    768s] 12 nets selected.
[11/24 22:11:04    768s] 
[11/24 22:11:04    768s] Begin power routing ...
[11/24 22:11:04    768s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[11/24 22:11:04    768s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[11/24 22:11:04    768s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[11/24 22:11:04    768s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[11/24 22:11:04    768s]   Number of Pad ports routed: 0
[11/24 22:11:04    768s]   Number of Pad Ring connections: 176
[11/24 22:11:04    768s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3775.00 megs.
[11/24 22:11:04    768s] 
[11/24 22:11:04    768s] 
[11/24 22:11:04    768s] 
[11/24 22:11:04    768s]  Begin updating DB with routing results ...
[11/24 22:11:04    768s]  Updating DB with 0 via definition ...
[11/24 22:11:04    768s] sroute created 176 wires.
[11/24 22:11:04    768s] ViaGen created 0 via, deleted 0 via to avoid violation.
[11/24 22:11:04    768s] +--------+----------------+----------------+
[11/24 22:11:04    768s] |  Layer |     Created    |     Deleted    |
[11/24 22:11:04    768s] +--------+----------------+----------------+
[11/24 22:11:04    768s] |  met4  |       96       |       NA       |
[11/24 22:11:04    768s] |  met5  |       80       |       NA       |
[11/24 22:11:04    768s] +--------+----------------+----------------+
[11/24 22:11:06    768s] <CMD> zoomBox -130.13700 12.78800 1228.82300 1229.34700
[11/24 22:11:06    768s] <CMD> zoomBox -226.31200 -48.02000 1372.46500 1383.22700
[11/24 22:11:06    768s] <CMD> zoomBox -629.17900 -302.73700 1974.16400 2027.81100
[11/24 22:11:07    768s] <CMD> zoomBox -1030.17400 -556.27000 2573.06900 2669.40200
[11/24 22:11:08    768s] <CMD> zoomBox -146.69200 139.64900 2456.65200 2470.19800
[11/24 22:11:09    768s] <CMD> zoomBox 740.91100 838.81600 2339.69100 2270.06500
[11/24 22:11:10    768s] <CMD> zoomBox 1124.30800 1141.28600 2279.42700 2175.36400
[11/24 22:11:10    768s] <CMD> zoomBox 1494.50200 1445.16800 2203.88900 2080.22100
[11/24 22:11:11    768s] <CMD> zoomBox 1576.82000 1516.74900 2179.79900 2056.54400
[11/24 22:11:11    768s] <CMD> zoomBox 1642.34300 1576.65700 2154.87600 2035.48300
[11/24 22:11:12    768s] <CMD> zoomBox 1693.86200 1624.49600 2129.51500 2014.49800
[11/24 22:11:12    768s] <CMD> zoomBox 1737.65300 1665.15800 2107.95800 1996.66000
[11/24 22:11:13    769s] <CMD> zoomBox 1822.87000 1759.43300 2050.28400 1963.01700
[11/24 22:11:15    769s] <CMD> zoomBox 1804.80300 1732.85100 2072.34900 1972.36200
[11/24 22:11:15    769s] <CMD> zoomBox 1783.54700 1701.57900 2098.30700 1983.35600
[11/24 22:11:15    769s] <CMD> zoomBox 1758.54100 1664.78800 2128.84600 1996.29000
[11/24 22:11:16    769s] <CMD> zoomBox 1694.51100 1570.58300 2207.04400 2029.40900
[11/24 22:11:16    769s] <CMD> zoomBox 1653.79200 1510.67400 2256.77200 2050.47000
[11/24 22:11:16    769s] <CMD> zoomBox 1605.88800 1440.19400 2315.27600 2075.24800
[11/24 22:11:16    769s] <CMD> zoomBox 1549.52900 1357.27600 2384.10400 2104.39900
[11/24 22:11:17    769s] <CMD> zoomBox 1483.22500 1259.72600 2465.07800 2138.69400
[11/24 22:11:19    769s] <CMD> zoomBox 1545.33700 1341.84300 2379.91200 2088.96600
[11/24 22:11:19    769s] <CMD> zoomBox 1598.13200 1411.64200 2307.52100 2046.69700
[11/24 22:11:20    769s] <CMD> zoomBox 1716.05400 1564.62200 2151.70800 1954.62500
[11/24 22:11:21    769s] <CMD> zoomBox 1744.20500 1601.14200 2114.51100 1932.64500
[11/24 22:11:21    769s] <CMD> zoomBox 1768.13300 1632.18400 2082.89400 1913.96200
[11/24 22:11:21    769s] <CMD> zoomBox 1788.47200 1658.57000 2056.01900 1898.08200
[11/24 22:11:22    769s] <CMD> zoomBox 1820.45400 1700.06200 2013.75800 1873.11000
[11/24 22:11:24    769s] <CMD> zoomBox 1836.80800 1717.24100 2001.11700 1864.33300
[11/24 22:11:24    769s] <CMD> zoomBox 1850.70900 1731.84400 1990.37200 1856.87200
[11/24 22:11:25    769s] <CMD> zoomBox 1862.52500 1744.25600 1981.23900 1850.53000
[11/24 22:11:25    769s] <CMD> zoomBox 1872.56900 1754.80600 1973.47600 1845.13900
[11/24 22:11:26    770s] <CMD> zoomBox 1836.80800 1717.24000 2001.11700 1864.33200
[11/24 22:11:27    770s] <CMD> zoomBox 1778.57500 1656.06900 2046.12700 1895.58500
[11/24 22:11:27    770s] <CMD> zoomBox 1720.61300 1595.18200 2090.92800 1926.69300
[11/24 22:11:27    770s] <CMD> zoomBox 1683.75300 1556.46300 2119.41800 1946.47600
[11/24 22:11:28    770s] <CMD> zoomBox 1589.37200 1457.31900 2192.36900 1997.13000
[11/24 22:11:29    770s] <CMD> zoomBox 1529.35200 1394.27000 2238.76000 2029.34200
[11/24 22:11:29    770s] <CMD> zoomBox 1458.74000 1320.09600 2293.33800 2067.23900
[11/24 22:11:30    770s] <CMD> zoomBox 1375.66800 1232.83200 2357.54800 2111.82400
[11/24 22:11:56    772s] <CMD> zoomBox 828.95400 981.42300 2427.78300 2412.71600
[11/24 22:11:56    772s] <CMD> zoomBox 578.92700 866.44700 2459.90300 2550.32200
[11/24 22:11:57    772s] <CMD> zoomBox -468.40600 384.82700 2594.45000 3126.73700
[11/24 22:11:57    772s] <CMD> zoomBox -947.37800 164.57000 2655.98200 3390.34600
[11/24 22:11:58    772s] <CMD> zoomBox -2173.81100 -399.41100 2813.53900 4065.33200
[11/24 22:11:59    772s] <CMD> zoomBox -1529.26200 -324.89100 2709.98500 3470.14000
[11/24 22:12:00    772s] <CMD> zoomBox -981.39600 -261.54900 2621.96400 2964.22700
[11/24 22:12:01    772s] <CMD> fit
[11/24 22:15:10    783s] <CMD> zoomBox 232.53300 207.27400 434.60200 72.56100
[11/24 22:15:14    784s] <CMD> selectInst pad_ccff_tail/gpio
[11/24 22:15:16    784s] <CMD> zoomBox 178.00000 20.06800 507.03700 314.62600
[11/24 22:18:03    793s] <CMD> deselectAll
[11/24 22:18:04    793s] <CMD> zoomBox 169.88700 -0.06400 556.99000 346.47600
[11/24 22:18:04    793s] <CMD> zoomBox 160.34300 -23.74800 615.75800 383.94600
[11/24 22:18:04    793s] <CMD> zoomBox 149.11400 -51.61100 684.89700 428.02900
[11/24 22:18:05    793s] <CMD> zoomBox 120.36200 -122.95800 861.93200 540.90500
[11/24 22:18:06    794s] <CMD> zoomBox 102.07800 -168.33000 974.51300 612.68600
[11/24 22:18:06    794s] <CMD> zoomBox 80.56600 -221.70900 1106.96200 697.13500
[11/24 22:18:06    794s] <CMD> zoomBox 55.25900 -284.50700 1262.78400 796.48600
[11/24 22:18:07    794s] <CMD> zoomBox -50.74700 -547.55900 1915.50600 1212.65700
[11/24 22:28:28    830s] <CMD> zoomBox -34.34000 -439.96200 1636.97500 1056.22200
[11/24 22:28:28    830s] <CMD> zoomBox -20.39500 -348.50400 1400.22300 923.25200
[11/24 22:28:29    830s] <CMD> zoomBox -1.52600 -190.91800 1024.87100 727.92600
[11/24 22:28:29    830s] <CMD> zoomBox 6.24200 -129.37400 878.67900 651.64300
[11/24 22:28:30    830s] <CMD> zoomBox 53.27700 -0.02800 589.06300 479.61500
[11/24 22:28:31    830s] <CMD> zoomBox 64.50600 30.85100 519.92400 438.54700
[11/24 22:28:31    830s] <CMD> zoomBox 74.66900 57.09700 461.77400 403.63900
[11/24 22:28:31    830s] <CMD> zoomBox 83.53200 79.33200 412.57200 373.89300
[11/24 22:28:32    830s] <CMD> zoomBox 107.98300 111.46100 345.71500 324.28200
[11/24 22:28:32    830s] <CMD> zoomBox 120.66900 124.56200 322.74100 305.46000
[11/24 22:28:33    830s] <CMD> zoomBox 131.45200 135.69700 303.21400 289.46100
[11/24 22:28:35    830s] <CMD> zoomBox 93.05700 96.04500 372.74400 346.42500
[11/24 22:28:36    830s] <CMD> zoomBox 75.49800 77.91100 404.54200 372.47600
[11/24 22:28:36    830s] <CMD> zoomBox 54.84000 56.57700 441.95100 403.12400
[11/24 22:28:36    830s] <CMD> zoomBox 30.53700 31.47800 485.96200 439.18100
[11/24 22:28:37    830s] <CMD> zoomBox 1.94400 1.95000 537.73900 481.60100
[11/24 22:28:37    830s] <CMD> zoomBox -31.69400 -32.78800 598.65300 531.50700
[11/24 22:28:38    830s] <CMD> zoomBox -71.26800 -73.65700 670.31700 590.22000
[11/24 22:28:39    831s] <CMD> zoomBox -117.82500 -121.73800 754.62800 659.29400
[11/24 22:28:39    831s] <CMD> zoomBox -172.59900 -178.30400 853.81700 740.55700
[11/24 22:28:40    831s] <CMD> zoomBox -83.36900 -124.72700 789.08500 656.30600
[11/24 22:28:41    831s] <CMD> zoomBox -7.52400 -79.18600 734.06300 584.69300
[11/24 22:28:41    831s] <CMD> zoomBox 56.94400 -40.47600 687.29400 523.82200
[11/24 22:28:41    831s] <CMD> zoomBox 158.32200 20.39600 613.75000 428.10100
[11/24 22:28:42    831s] <CMD> zoomBox 197.91400 44.16800 585.02800 390.71800
[11/24 22:42:28    880s] <CMD> loadIoFile IO_PAD.io
[11/24 22:42:28    880s] Reading IO assignment file "IO_PAD.io" ...
[11/24 22:42:31    880s] <CMD> zoomBox 178.55900 15.88800 633.98800 423.59400
[11/24 22:42:32    880s] <CMD> zoomBox 155.78900 -17.38300 691.58800 462.27100
[11/24 22:42:33    880s] <CMD> zoomBox 129.00100 -56.52600 759.35300 507.77400
[11/24 22:42:33    880s] <CMD> zoomBox 95.47100 -104.44600 837.06200 559.43600
[11/24 22:42:33    880s] <CMD> zoomBox 56.02400 -160.82300 928.48400 620.21500
[11/24 22:42:35    880s] <CMD> zoomBox 7.42500 -230.53500 1033.84800 688.33300
[11/24 22:42:36    881s] <CMD> fit
[11/24 22:42:39    881s] <CMD> zoomBox 104.21900 208.79000 2317.04400 2189.74100
[11/24 22:42:39    881s] <CMD> zoomBox 398.78500 476.30400 2279.68700 2160.11300
[11/24 22:42:40    881s] <CMD> zoomBox 868.74300 885.49100 2227.69500 2102.04300
[11/24 22:42:41    881s] <CMD> zoomBox 1052.28000 1045.29500 2207.39000 2079.36500
[11/24 22:42:41    881s] <CMD> zoomBox 1208.28700 1181.12800 2190.13100 2060.08800
[11/24 22:42:43    881s] <CMD> zoomBox 1450.43500 1385.20900 2159.81900 2020.25900
[11/24 22:42:44    881s] <CMD> zoomBox 1339.17600 1291.44100 2173.74600 2038.55900
[11/24 22:42:45    881s] <CMD> zoomBox 1208.28400 1181.12600 2190.13100 2060.08900
[11/24 22:42:45    881s] <CMD> zoomBox 1054.29400 1051.34400 2209.40800 2085.41800
[11/24 22:42:46    881s] <CMD> zoomBox 873.12800 898.65900 2232.08700 2115.21700
[11/24 22:42:46    881s] <CMD> zoomBox 659.99200 719.02900 2258.76800 2150.27500
[11/24 22:42:47    881s] <CMD> zoomBox 409.24400 507.70000 2290.15700 2191.51900
[11/24 22:46:23    894s] <CMD> setLayerPreference node_overlay -isVisible 1
[11/24 22:46:23    894s] 
[11/24 22:46:23    894s] 
[11/24 22:46:23    894s] 
[11/24 22:46:23    894s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[11/24 22:46:23    894s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[11/24 22:46:23    894s] <CMD> fit
[11/24 22:46:26    894s] <CMD> setLayerPreference node_overlay -isVisible 0
[11/24 22:46:26    894s] <CMD> setLayerPreference node_overlay -isVisible 1
[11/24 22:46:26    894s] <CMD> fit
[11/24 22:46:29    894s] <CMD> setLayerPreference node_track -isVisible 1
[11/24 22:46:32    895s] <CMD> setLayerPreference node_track -isVisible 0
[11/24 22:46:34    895s] <CMD> zoomBox 350.26800 338.51500 1949.03400 1769.75200
[11/24 22:46:34    895s] <CMD> zoomBox 491.73700 444.61700 1850.68800 1661.16800
[11/24 22:46:34    895s] <CMD> zoomBox 606.18400 541.39500 1761.29300 1575.46400
[11/24 22:46:34    895s] <CMD> zoomBox 702.56700 624.77800 1684.41000 1503.73700
[11/24 22:46:35    895s] <CMD> zoomBox 784.49300 695.65300 1619.06000 1442.76900
[11/24 22:46:36    895s] <CMD> zoomBox 606.18200 541.39300 1761.29300 1575.46400
[11/24 22:46:36    895s] <CMD> zoomBox 492.78900 443.29500 1851.74300 1659.84900
[11/24 22:46:36    895s] <CMD> zoomBox 17.79900 32.37400 2230.62900 2013.32900
[11/24 22:46:37    895s] <CMD> zoomBox -199.42600 -155.55100 2403.90400 2174.98500
[11/24 22:46:48    896s] <CMD> zoomBox 133.28100 222.01600 2014.18700 1905.82800
[11/24 22:46:48    896s] <CMD> zoomBox 263.21700 369.47100 1861.98700 1800.71100
[11/24 22:46:48    896s] <CMD> zoomBox 547.33700 691.89900 1529.18200 1570.86000
[11/24 22:46:49    896s] <CMD> zoomBox 672.81700 834.29800 1382.20100 1469.34800
[11/24 22:46:49    896s] <CMD> zoomBox 721.82200 889.91000 1324.79900 1429.70300
[11/24 22:46:50    896s] <CMD> zoomBox 763.47700 937.18100 1276.00700 1396.00500
[11/24 22:46:50    896s] <CMD> zoomBox 798.88300 977.36100 1234.53400 1367.36200
[11/24 22:46:52    896s] <CMD> zoomBox 721.82200 889.91000 1324.79900 1429.70300
[11/24 22:46:53    896s] <CMD> zoomBox 828.97800 1011.51400 1199.28200 1343.01500
[11/24 22:46:53    896s] <CMD> zoomBox 894.78500 1086.19300 1122.19900 1289.77700
[11/24 22:46:53    896s] <CMD> zoomBox 944.84700 1143.00400 1063.55900 1249.27700
[11/24 22:46:54    896s] <CMD> zoomBox 960.01800 1160.22200 1045.78800 1237.00400
[11/24 22:46:54    896s] <CMD> zoomBox 965.94300 1166.94500 1038.84800 1232.21100
[11/24 22:46:55    897s] <CMD> zoomBox 978.89600 1181.64700 1023.67100 1221.73000
[11/24 22:46:55    897s] <CMD> zoomBox 981.98900 1185.15700 1020.04800 1219.22800
[11/24 22:46:57    897s] <CMD> zoomBox 988.75300 1192.83300 1012.12500 1213.75600
[11/24 22:46:59    897s] <CMD> zoomBox 994.07200 1196.39100 1008.42600 1209.24100
[11/24 22:46:59    897s] <CMD> zoomBox 996.44700 1198.03500 1006.81800 1207.31900
[11/24 22:47:00    897s] <CMD> zoomBox 997.37500 1198.67700 1006.19000 1206.56800
[11/24 22:47:01    897s] <CMD> zoomBox 998.83400 1199.68700 1005.20200 1205.38800
[11/24 22:47:01    897s] <CMD> zoomBox 999.88800 1200.41600 1004.48900 1204.53500
[11/24 22:47:04    897s] <CMD> zoomBox 1000.80400 1201.19700 1003.63000 1203.72700
[11/24 22:47:06    897s] <CMD> zoomBox 1000.53600 1200.99800 1003.86100 1203.97500
[11/24 22:47:07    897s] <CMD> zoomBox 999.84900 1200.48800 1004.45300 1204.61000
[11/24 22:47:08    897s] <CMD> zoomBox 998.29500 1199.33500 1005.79400 1206.04800
[11/24 22:47:10    898s] <CMD> zoomBox 995.76600 1197.45700 1007.97600 1208.38800
[11/24 22:47:13    898s] <CMD> zoomBox 994.60900 1196.59800 1008.97400 1209.45800
[11/24 22:47:13    898s] <CMD> zoomBox 991.64700 1194.39900 1011.52900 1212.19800
[11/24 22:47:14    898s] <CMD> zoomBox 978.26200 1184.46600 1023.07400 1224.58200
[11/24 22:47:15    898s] <CMD> zoomBox 963.14500 1173.24600 1036.11400 1238.56900
[11/24 22:47:16    898s] <CMD> zoomBox 948.09800 1162.07900 1049.09400 1252.49200
[11/24 22:47:18    898s] <CMD> zoomBox 966.40800 1174.44200 1039.37800 1239.76600
[11/24 22:47:19    898s] <CMD> zoomBox 948.02600 1162.47800 1049.02200 1252.89100
[11/24 22:47:19    898s] <CMD> zoomBox 922.58200 1145.91700 1062.37100 1271.05800
[11/24 22:47:20    898s] <CMD> zoomBox 887.36700 1122.99500 1080.84700 1296.20100
[11/24 22:47:20    898s] <CMD> zoomBox 807.63000 1071.09500 1122.68100 1353.13300
[11/24 22:47:21    898s] <CMD> zoomBox 677.79200 986.58400 1190.80100 1445.83700
[11/24 22:47:25    899s] <CMD> zoomBox 548.55700 902.46700 1258.60400 1538.11100
[11/24 22:47:25    899s] <CMD> zoomBox 466.37200 848.97400 1301.72200 1596.79100
[11/24 22:47:26    899s] <CMD> zoomBox 122.11000 624.89800 1482.34100 1842.59500
[11/24 22:47:28    899s] <CMD> zoomBox -694.82500 93.16500 1910.95000 2425.89000
[11/24 22:47:29    899s] <CMD> zoomBox -996.43000 -103.14600 2069.18900 2641.23700
[11/24 22:47:30    899s] <CMD> zoomBox -1475.13400 -293.50900 2131.47700 2935.17800
[11/24 22:47:32    899s] <CMD> fit
[11/24 22:51:37    913s] <CMD> zoomBox 402.44700 443.16400 2283.34900 2126.97300
[11/24 22:51:38    913s] <CMD> zoomBox 654.65300 657.41100 2253.42000 2088.64900
[11/24 22:51:38    914s] <CMD> zoomBox 869.02700 839.52100 2227.98000 2056.07400
[11/24 22:51:38    914s] <CMD> zoomBox 1052.03700 989.83200 2207.14700 2023.90200
[11/24 22:51:38    914s] <CMD> zoomBox 1207.59500 1117.59600 2189.43900 1996.55600
[11/24 22:51:39    914s] <CMD> zoomBox 1452.21100 1318.50600 2161.59300 1953.55400
[11/24 22:51:40    914s] <CMD> zoomBox 1547.74300 1396.96900 2150.71800 1936.76000
[11/24 22:51:42    914s] <CMD> zoomBox 1465.01200 1326.35100 2174.39500 1961.40000
[11/24 22:52:01    915s] <CMD> fit
[11/24 22:52:10    916s] <CMD> zoomBox 1849.08600 321.78000 2155.55700 123.07900
[11/24 22:52:11    916s] <CMD> zoomBox 1836.28200 65.03100 2196.83600 387.80400
[11/24 22:52:12    916s] <CMD> zoomBox 1821.21800 41.24300 2245.40000 420.97600
[11/24 22:52:13    916s] <CMD> zoomBox 1827.15600 76.87500 2133.62800 351.23300
[11/24 22:52:14    916s] <CMD> zoomBox 1832.98400 91.14800 2093.48500 324.35200
[11/24 22:52:15    916s] <CMD> zoomBox 1869.45400 126.87100 2057.66700 295.36200
[11/24 22:52:15    916s] <CMD> zoomBox 1883.69800 140.82300 2043.67900 284.04000
[11/24 22:52:15    916s] <CMD> zoomBox 1906.09600 162.76100 2021.68300 266.23600
[11/24 22:52:16    916s] <CMD> zoomBox 1922.27900 178.61200 2005.79100 253.37300
[11/24 22:52:17    916s] <CMD> zoomBox 1933.97000 190.06400 1994.30800 244.07900
[11/24 22:52:17    916s] <CMD> zoomBox 1938.53600 194.53600 1989.82400 240.45000
[11/24 22:52:18    916s] <CMD> zoomBox 1943.69100 199.15400 1987.28600 238.18100
[11/24 22:52:18    916s] <CMD> zoomBox 1948.07300 203.07900 1985.12900 236.25200
[11/24 22:52:18    916s] <CMD> zoomBox 1957.65400 211.66100 1980.41200 232.03400
[11/24 22:52:19    916s] <CMD> zoomBox 1963.53800 216.93100 1977.51600 229.44400
[11/24 22:52:20    917s] <CMD> selectWire 1966.4000 223.6650 1975.4000 225.7050 5 VSSA
[11/24 22:52:26    917s] <CMD> zoomBox 1967.15800 219.72900 1975.74300 227.41400
[11/24 22:52:28    917s] <CMD> zoomBox 1968.02300 220.39700 1975.32000 226.92900
[11/24 22:52:28    917s] <CMD> zoomBox 1968.75800 220.96500 1974.96000 226.51700
[11/24 22:52:29    917s] <CMD> zoomBox 1967.15800 219.72900 1975.74300 227.41400
[11/24 22:52:30    917s] <CMD> zoomBox 1964.94400 218.01700 1976.82700 228.65500
[11/24 22:52:30    917s] <CMD> zoomBox 1957.63700 212.37200 1980.40300 232.75200
[11/24 22:52:31    917s] <CMD> zoomBox 1948.03300 204.95000 1985.10300 238.13600
[11/24 22:52:31    917s] <CMD> zoomBox 1916.82600 180.83900 2000.37500 255.63300
[11/24 22:52:32    917s] <CMD> zoomBox 1865.46100 141.15100 2025.51500 284.43300
[11/24 22:52:33    918s] <CMD> zoomBox 1797.93900 88.98000 2058.56100 322.29200
[11/24 22:52:34    918s] <CMD> zoomBox 1687.99000 4.02700 2112.37100 383.93900
[11/24 22:52:36    918s] <CMD> zoomBox 1578.55100 -80.53000 2165.93000 445.30000
[11/24 22:52:38    918s] <CMD> fit
[11/24 23:15:24    996s] <CMD> deselectAll
[11/24 23:15:28    997s] <CMD> zoomBox 2158.92500 1766.57500 1902.97100 1850.77000
