# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Simon_128_128_serial.srcs/sources_1/imports/new/CONSTANT_GEN_MUX.vhd" \
"../../../../Simon_128_128_serial.srcs/sources_1/imports/new/IS_SHIFT_REG.vhd" \
"../../../../Simon_128_128_serial.srcs/sources_1/imports/new/KEY_SCHEDULE_FUNC.vhd" \
"../../../../Simon_128_128_serial.srcs/sources_1/imports/new/RND_FUNCTION.vhd" \
"../../../../Simon_128_128_serial.srcs/sources_1/imports/new/Simon_128_128_bit_serial.vhd" \
"../../../../Simon_128_128_serial.srcs/sources_1/imports/new/Testing_IP.vhd" \
"../../../../Simon_128_128_serial.srcs/sources_1/imports/new/cnt.vhd" \
"../../../../Simon_128_128_serial.srcs/sources_1/imports/new/key_shiftreg.vhd" \
"../../../../Simon_128_128_serial.srcs/sources_1/imports/new/lfsr.vhd" \
"../../../../Simon_128_128_serial.srcs/sources_1/imports/new/mux.vhd" \
"../../../../Simon_128_128_serial.srcs/sim_1/imports/new/Testing_IP_TB.vhd" \

# Do not sort compile order
nosort
