idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable PF memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
###################################
# 16 VF
###################################
# Enable VF and VF memory operations
###################################
# Setup MSI-X Table entries
wr hqm_msix_mem.msg_addr_l[0]  0x12345678
wr hqm_msix_mem.msg_addr_u[0]  0xc0ded400
wr hqm_msix_mem.msg_data[0]    0xd40c0ded
wr hqm_msix_mem.vector_ctrl[0] 0x00000000
###################################
wr config_master.cfg_pm_pmcsr_disable.disable 0x0
rd config_master.cfg_pm_pmcsr_disable.disable 0x0
##
###poll to Wait for reset to be done 
poll config_master.cfg_diagnostic_reset_status 0x800003ff 0x800003ff 500
###poll to Wait for unit_idle to be done 
poll config_master.cfg_diagnostic_idle_status  0x0007ffff 0x0007ffff 500
###################################
# Enable passthrough mode
wr hqm_system_csr.msix_passthrough 0x00000001
rd hqm_system_csr.msix_passthrough 0x00000001
###################################
# Disable the local clock gating
wr hqm_system_csr.cfg_patch_control.disable_clockoff 1
###################################
# Enable MSI-X
wr hqm_pf_cfg_i.msix_cap_control   0x8000
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500
msix_alarm_wait 500

