// Seed: 3081637810
module module_0;
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge 1 or 'h0) 1)
  else;
  wire id_3 = ~(1);
  integer id_5 = id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wire id_2,
    output wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6
);
  assign id_0 = id_2;
  module_0();
  always disable id_8;
  assign id_3 = 1;
  wire id_9;
  always_latch assume #1  (1);
  assign id_0 = id_8;
  assign id_0 = 1;
endmodule
