

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_ufixed_3u_array_ap_fixed_16_6_5_3_0_3u_config5_s'
================================================================
* Date:           Wed Apr 17 15:14:28 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.005 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      107|      107|  0.535 us|  0.535 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      105|      105|         3|          1|          1|   104|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      844|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|      192|       96|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|      367|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      559|     1048|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                Memory                               |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_2_U  |pooling2d_cl_array_ap_ufixed_3u_array_ap_fixed_16_6_5_3_0_3u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   24|     1|          312|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_1_U  |pooling2d_cl_array_ap_ufixed_3u_array_ap_fixed_16_6_5_3_0_3u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   24|     1|          312|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_U    |pooling2d_cl_array_ap_ufixed_3u_array_ap_fixed_16_6_5_3_0_3u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   24|     1|          312|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                |                                                                                  |        0| 192|  96|    0|    39|   72|     3|          936|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_144_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln76_fu_180_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_234_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_739_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_206_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_2_fu_391_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_387_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_202                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_204                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_228                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_263                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op123_write_state3   |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_138_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln55_4_fu_381_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_5_fu_168_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_6_fu_174_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_fu_154_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln65_12_fu_537_p2            |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln65_13_fu_557_p2            |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln65_14_fu_585_p2            |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln65_15_fu_605_p2            |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln65_16_fu_625_p2            |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln65_17_fu_653_p2            |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln65_18_fu_673_p2            |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln65_19_fu_693_p2            |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln65_fu_517_p2               |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln76_fu_186_p2               |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln80_fu_240_p2               |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln86_fu_725_p2               |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |select_ln65_12_fu_549_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_13_fu_577_p3          |    select|   0|  0|  14|           1|          14|
    |select_ln65_14_fu_597_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_15_fu_617_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_16_fu_645_p3          |    select|   0|  0|  14|           1|          14|
    |select_ln65_17_fu_665_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_18_fu_685_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_19_fu_713_p3          |    select|   0|  0|  14|           1|          14|
    |select_ln65_fu_529_p3             |    select|   0|  0|  16|           1|          16|
    |select_ln86_fu_731_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_198_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_12_fu_543_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_13_fu_563_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_14_fu_591_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_15_fu_611_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_16_fu_631_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_17_fu_659_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_18_fu_679_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_19_fu_699_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_fu_523_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 844|         540|         401|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_123_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_reg_119  |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|    7|         14|
    |indvar_flatten_fu_102                    |   9|          2|    7|         14|
    |layer4_out_blk_n                         |   9|          2|    1|          2|
    |layer5_out_blk_n                         |   9|          2|    1|          2|
    |pX_1                                     |   9|          2|   32|         64|
    |pY_1                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |sX_1                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 108|         24|  179|        358|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln55_2_reg_799                                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                                            |   1|   0|    1|          0|
    |ap_done_reg                                                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_119                                              |  32|   0|   32|          0|
    |icmp_ln109_reg_773                                                                   |   1|   0|    1|          0|
    |icmp_ln55_5_reg_781                                                                  |   1|   0|    1|          0|
    |icmp_ln55_6_reg_786                                                                  |   1|   0|    1|          0|
    |icmp_ln55_reg_777                                                                    |   1|   0|    1|          0|
    |icmp_ln55_reg_777_pp0_iter1_reg                                                      |   1|   0|    1|          0|
    |icmp_ln76_reg_791                                                                    |   1|   0|    1|          0|
    |icmp_ln80_reg_795                                                                    |   1|   0|    1|          0|
    |indvar_flatten_fu_102                                                                |   7|   0|    7|          0|
    |pX_1                                                                                 |  32|   0|   32|          0|
    |pY_1                                                                                 |  32|   0|   32|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_4  |  24|   0|   24|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_5  |  24|   0|   24|          0|
    |sX_1                                                                                 |  32|   0|   32|          0|
    |sY_1                                                                                 |  32|   0|   32|          0|
    |select_ln65_13_reg_803                                                               |  14|   0|   14|          0|
    |select_ln65_16_reg_808                                                               |  14|   0|   14|          0|
    |select_ln65_19_reg_813                                                               |  14|   0|   14|          0|
    |start_once_reg                                                                       |   1|   0|    1|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4          |  24|   0|   24|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5          |  24|   0|   24|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6          |  24|   0|   24|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7          |  24|   0|   24|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 367|   0|  367|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5>|  return value|
|layer4_out_dout            |   in|   72|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|    8|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|    8|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_empty_n         |   in|    1|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_read            |  out|    1|     ap_fifo|                                                                layer4_out|       pointer|
|layer5_out_din             |  out|   48|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    6|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    6|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                                layer5_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer5_out, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %layer4_out, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln109 = store i7 0, i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 9 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln109 = br void %entry2.i" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%icmp_ln109 = icmp_eq  i7 %indvar_flatten_load, i7 104" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln109 = add i7 %indvar_flatten_load, i7 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'add' 'add_ln109' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc15, void %for.end17" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sX_1_load = load i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 15 'load' 'sX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 16 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_1_load = load i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 17 'load' 'pX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %if.end.i, void %land.lhs.true.i" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 18 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pY_1_load = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 19 'load' 'pY_1_load' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.88ns)   --->   "%icmp_ln55_5 = icmp_sgt  i32 %pY_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 20 'icmp' 'icmp_ln55_5' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln55_6 = icmp_sgt  i32 %pX_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 21 'icmp' 'icmp_ln55_6' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln76 = add i32 %pX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 22 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 13" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 23 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else40.i, void %if.then29.i" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 24 'br' 'br_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:89->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 25 'store' 'store_ln89' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 26 'select' 'select_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_1_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 27 'add' 'add_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 28 'store' 'store_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln78 = store i32 0, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:78->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 30 'store' 'store_ln78' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln79 = store i32 0, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:79->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 31 'store' 'store_ln79' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pY_1_load_1 = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 32 'load' 'pY_1_load_1' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%add_ln80 = add i32 %pY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 33 'add' 'add_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.88ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 8" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 34 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else.i, void %if.then32.i" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 35 'br' 'br_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:84->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 36 'store' 'store_ln84' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln81 = store i32 0, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 37 'store' 'store_ln81' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln83 = br void %if.end39.i" [firmware/nnet_utils/nnet_pooling_stream.h:83->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 38 'br' 'br_ln83' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln111 = store i7 %add_ln109, i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 39 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln111 = br void %entry2.i" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 40 'br' 'br_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 104, i64 104, i64 104"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [firmware/nnet_utils/nnet_pooling_stream.h:113]   --->   Operation 43 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 44 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.23ns)   --->   "%layer4_out_read = read i72 @_ssdm_op_Read.ap_fifo.volatile.i72P0A, i72 %layer4_out" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 45 'read' 'layer4_out_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 104> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i72 %layer4_out_read" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 46 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln115_4 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %layer4_out_read, i32 24, i32 47" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 47 'partselect' 'trunc_ln115_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln115_5 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %layer4_out_read, i32 48, i32 71" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 48 'partselect' 'trunc_ln115_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.61ns)   --->   "%p_s = memshiftread i24 @_ssdm_op_MemShiftRead.[13 x i24]P0A, i24 12, i24 %trunc_ln115, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 49 'memshiftread' 'p_s' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 24> <Depth = 13> <ShiftMem>
ST_2 : Operation 50 [1/1] (0.61ns)   --->   "%p_1 = memshiftread i24 @_ssdm_op_MemShiftRead.[13 x i24]P0A, i24 12, i24 %trunc_ln115_4, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 50 'memshiftread' 'p_1' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 24> <Depth = 13> <ShiftMem>
ST_2 : Operation 51 [1/1] (0.61ns)   --->   "%p_0 = memshiftread i24 @_ssdm_op_MemShiftRead.[13 x i24]P0A, i24 12, i24 %trunc_ln115_5, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 51 'memshiftread' 'p_0' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 24> <Depth = 13> <ShiftMem>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12 = load i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 52 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13 = load i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 53 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14 = load i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 54 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15 = load i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 55 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_10 = load i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_5" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 56 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_11 = load i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_4" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 57 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %p_s, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 58 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %p_1, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 59 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %p_0, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 60 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %trunc_ln115, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 61 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %trunc_ln115_4, i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_5" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 62 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %trunc_ln115_5, i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_4" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 63 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sY_1_load = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 64 'load' 'sY_1_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.88ns)   --->   "%icmp_ln55_4 = icmp_eq  i32 %sY_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 65 'icmp' 'icmp_ln55_4' <Predicate = (icmp_ln55)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_2)   --->   "%and_ln55 = and i1 %icmp_ln55_5, i1 %icmp_ln55_6" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 66 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_2 = and i1 %and_ln55, i1 %icmp_ln55_4" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 67 'and' 'and_ln55_2' <Predicate = (icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_2, void %if.end.i, void %for.body19.i" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 68 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%pool_window = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12, i32 8, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 69 'partselect' 'pool_window' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%pool_window_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %p_s, i32 8, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 70 'partselect' 'pool_window_25' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%pool_window_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15, i32 8, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 71 'partselect' 'pool_window_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%pool_window_16 = partselect i16 @_ssdm_op_PartSelect.i16.i72.i32.i32, i72 %layer4_out_read, i32 8, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 72 'partselect' 'pool_window_16' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%pool_window_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13, i32 8, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 73 'partselect' 'pool_window_17' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%pool_window_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %p_1, i32 8, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 74 'partselect' 'pool_window_18' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%pool_window_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_10, i32 8, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 75 'partselect' 'pool_window_19' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%pool_window_20 = partselect i16 @_ssdm_op_PartSelect.i16.i72.i32.i32, i72 %layer4_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 76 'partselect' 'pool_window_20' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%pool_window_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14, i32 8, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 77 'partselect' 'pool_window_21' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%pool_window_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %p_0, i32 8, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 78 'partselect' 'pool_window_22' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%pool_window_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_11, i32 8, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 79 'partselect' 'pool_window_23' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%pool_window_24 = partselect i16 @_ssdm_op_PartSelect.i16.i72.i32.i32, i72 %layer4_out_read, i32 56, i32 71" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 80 'partselect' 'pool_window_24' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.78ns)   --->   "%icmp_ln65 = icmp_slt  i16 %pool_window, i16 %pool_window_25" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 81 'icmp' 'icmp_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln65 = xor i1 %icmp_ln65, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 82 'xor' 'xor_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln65, i16 %pool_window, i16 %pool_window_25" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 83 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.78ns)   --->   "%icmp_ln65_12 = icmp_slt  i16 %pool_window_15, i16 %pool_window_16" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 84 'icmp' 'icmp_ln65_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_12)   --->   "%xor_ln65_12 = xor i1 %icmp_ln65_12, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 85 'xor' 'xor_ln65_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_12 = select i1 %xor_ln65_12, i16 %pool_window_15, i16 %pool_window_16" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 86 'select' 'select_ln65_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.78ns)   --->   "%icmp_ln65_13 = icmp_slt  i16 %select_ln65, i16 %select_ln65_12" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 87 'icmp' 'icmp_ln65_13' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_13)   --->   "%xor_ln65_13 = xor i1 %icmp_ln65_13, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 88 'xor' 'xor_ln65_13' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_13)   --->   "%trunc_ln65 = trunc i16 %select_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 89 'trunc' 'trunc_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_13)   --->   "%trunc_ln65_8 = trunc i16 %select_ln65_12" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 90 'trunc' 'trunc_ln65_8' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln65_13 = select i1 %xor_ln65_13, i14 %trunc_ln65, i14 %trunc_ln65_8" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 91 'select' 'select_ln65_13' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.78ns)   --->   "%icmp_ln65_14 = icmp_slt  i16 %pool_window_17, i16 %pool_window_18" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 92 'icmp' 'icmp_ln65_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_14)   --->   "%xor_ln65_14 = xor i1 %icmp_ln65_14, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 93 'xor' 'xor_ln65_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_14 = select i1 %xor_ln65_14, i16 %pool_window_17, i16 %pool_window_18" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 94 'select' 'select_ln65_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.78ns)   --->   "%icmp_ln65_15 = icmp_slt  i16 %pool_window_19, i16 %pool_window_20" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 95 'icmp' 'icmp_ln65_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_15)   --->   "%xor_ln65_15 = xor i1 %icmp_ln65_15, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 96 'xor' 'xor_ln65_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_15 = select i1 %xor_ln65_15, i16 %pool_window_19, i16 %pool_window_20" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 97 'select' 'select_ln65_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.78ns)   --->   "%icmp_ln65_16 = icmp_slt  i16 %select_ln65_14, i16 %select_ln65_15" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 98 'icmp' 'icmp_ln65_16' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_16)   --->   "%xor_ln65_16 = xor i1 %icmp_ln65_16, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 99 'xor' 'xor_ln65_16' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_16)   --->   "%trunc_ln65_9 = trunc i16 %select_ln65_14" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 100 'trunc' 'trunc_ln65_9' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_16)   --->   "%trunc_ln65_10 = trunc i16 %select_ln65_15" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 101 'trunc' 'trunc_ln65_10' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln65_16 = select i1 %xor_ln65_16, i14 %trunc_ln65_9, i14 %trunc_ln65_10" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 102 'select' 'select_ln65_16' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.78ns)   --->   "%icmp_ln65_17 = icmp_slt  i16 %pool_window_21, i16 %pool_window_22" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 103 'icmp' 'icmp_ln65_17' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_17)   --->   "%xor_ln65_17 = xor i1 %icmp_ln65_17, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 104 'xor' 'xor_ln65_17' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_17 = select i1 %xor_ln65_17, i16 %pool_window_21, i16 %pool_window_22" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 105 'select' 'select_ln65_17' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.78ns)   --->   "%icmp_ln65_18 = icmp_slt  i16 %pool_window_23, i16 %pool_window_24" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 106 'icmp' 'icmp_ln65_18' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_18)   --->   "%xor_ln65_18 = xor i1 %icmp_ln65_18, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 107 'xor' 'xor_ln65_18' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_18 = select i1 %xor_ln65_18, i16 %pool_window_23, i16 %pool_window_24" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 108 'select' 'select_ln65_18' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.78ns)   --->   "%icmp_ln65_19 = icmp_slt  i16 %select_ln65_17, i16 %select_ln65_18" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 109 'icmp' 'icmp_ln65_19' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_19)   --->   "%xor_ln65_19 = xor i1 %icmp_ln65_19, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 110 'xor' 'xor_ln65_19' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_19)   --->   "%trunc_ln65_11 = trunc i16 %select_ln65_17" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 111 'trunc' 'trunc_ln65_11' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_19)   --->   "%trunc_ln65_12 = trunc i16 %select_ln65_18" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 112 'trunc' 'trunc_ln65_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln65_19 = select i1 %xor_ln65_19, i14 %trunc_ln65_11, i14 %trunc_ln65_12" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 113 'select' 'select_ln65_19' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sY_1_load_1 = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 114 'load' 'sY_1_load_1' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 115 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 116 'select' 'select_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_1_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 117 'add' 'add_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end39.i"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.38>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln86, void %if.else.i, i32 0, void %if.then32.i" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 119 'phi' 'storemerge' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %storemerge, i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:82->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 120 'store' 'store_ln82' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [firmware/nnet_utils/nnet_pooling_stream.h:88->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 121 'br' 'br_ln88' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 125 'ret' 'ret_ln118' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln72_8 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i14.i2.i14.i2.i14.i2, i14 %select_ln65_19, i2 0, i14 %select_ln65_16, i2 0, i14 %select_ln65_13, i2 0" [firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 122 'bitconcatenate' 'or_ln72_8' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.45ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer5_out, i48 %or_ln72_8" [firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 123 'write' 'write_ln72' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 24> <FIFO>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end.i" [firmware/nnet_utils/nnet_pooling_stream.h:73->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 124 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten                                                                       (alloca           ) [ 0100]
specinterface_ln0                                                                    (specinterface    ) [ 0000]
specinterface_ln0                                                                    (specinterface    ) [ 0000]
store_ln109                                                                          (store            ) [ 0000]
br_ln109                                                                             (br               ) [ 0000]
indvar_flatten_load                                                                  (load             ) [ 0000]
icmp_ln109                                                                           (icmp             ) [ 0111]
add_ln109                                                                            (add              ) [ 0000]
br_ln109                                                                             (br               ) [ 0000]
sX_1_load                                                                            (load             ) [ 0000]
icmp_ln55                                                                            (icmp             ) [ 0111]
pX_1_load                                                                            (load             ) [ 0000]
br_ln55                                                                              (br               ) [ 0000]
pY_1_load                                                                            (load             ) [ 0000]
icmp_ln55_5                                                                          (icmp             ) [ 0110]
icmp_ln55_6                                                                          (icmp             ) [ 0110]
add_ln76                                                                             (add              ) [ 0000]
icmp_ln76                                                                            (icmp             ) [ 0111]
br_ln76                                                                              (br               ) [ 0000]
store_ln89                                                                           (store            ) [ 0000]
select_ln91                                                                          (select           ) [ 0000]
add_ln91                                                                             (add              ) [ 0000]
store_ln91                                                                           (store            ) [ 0000]
br_ln0                                                                               (br               ) [ 0000]
store_ln78                                                                           (store            ) [ 0000]
store_ln79                                                                           (store            ) [ 0000]
pY_1_load_1                                                                          (load             ) [ 0000]
add_ln80                                                                             (add              ) [ 0000]
icmp_ln80                                                                            (icmp             ) [ 0111]
br_ln80                                                                              (br               ) [ 0000]
store_ln84                                                                           (store            ) [ 0000]
store_ln81                                                                           (store            ) [ 0000]
br_ln83                                                                              (br               ) [ 0110]
store_ln111                                                                          (store            ) [ 0000]
br_ln111                                                                             (br               ) [ 0000]
specloopname_ln0                                                                     (specloopname     ) [ 0000]
speclooptripcount_ln0                                                                (speclooptripcount) [ 0000]
specpipeline_ln113                                                                   (specpipeline     ) [ 0000]
specloopname_ln111                                                                   (specloopname     ) [ 0000]
layer4_out_read                                                                      (read             ) [ 0000]
trunc_ln115                                                                          (trunc            ) [ 0000]
trunc_ln115_4                                                                        (partselect       ) [ 0000]
trunc_ln115_5                                                                        (partselect       ) [ 0000]
p_s                                                                                  (memshiftread     ) [ 0000]
p_1                                                                                  (memshiftread     ) [ 0000]
p_0                                                                                  (memshiftread     ) [ 0000]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12         (load             ) [ 0000]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13         (load             ) [ 0000]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14         (load             ) [ 0000]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15         (load             ) [ 0000]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_10 (load             ) [ 0000]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_11 (load             ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
sY_1_load                                                                            (load             ) [ 0000]
icmp_ln55_4                                                                          (icmp             ) [ 0000]
and_ln55                                                                             (and              ) [ 0000]
and_ln55_2                                                                           (and              ) [ 0111]
br_ln55                                                                              (br               ) [ 0000]
pool_window                                                                          (partselect       ) [ 0000]
pool_window_25                                                                       (partselect       ) [ 0000]
pool_window_15                                                                       (partselect       ) [ 0000]
pool_window_16                                                                       (partselect       ) [ 0000]
pool_window_17                                                                       (partselect       ) [ 0000]
pool_window_18                                                                       (partselect       ) [ 0000]
pool_window_19                                                                       (partselect       ) [ 0000]
pool_window_20                                                                       (partselect       ) [ 0000]
pool_window_21                                                                       (partselect       ) [ 0000]
pool_window_22                                                                       (partselect       ) [ 0000]
pool_window_23                                                                       (partselect       ) [ 0000]
pool_window_24                                                                       (partselect       ) [ 0000]
icmp_ln65                                                                            (icmp             ) [ 0000]
xor_ln65                                                                             (xor              ) [ 0000]
select_ln65                                                                          (select           ) [ 0000]
icmp_ln65_12                                                                         (icmp             ) [ 0000]
xor_ln65_12                                                                          (xor              ) [ 0000]
select_ln65_12                                                                       (select           ) [ 0000]
icmp_ln65_13                                                                         (icmp             ) [ 0000]
xor_ln65_13                                                                          (xor              ) [ 0000]
trunc_ln65                                                                           (trunc            ) [ 0000]
trunc_ln65_8                                                                         (trunc            ) [ 0000]
select_ln65_13                                                                       (select           ) [ 0101]
icmp_ln65_14                                                                         (icmp             ) [ 0000]
xor_ln65_14                                                                          (xor              ) [ 0000]
select_ln65_14                                                                       (select           ) [ 0000]
icmp_ln65_15                                                                         (icmp             ) [ 0000]
xor_ln65_15                                                                          (xor              ) [ 0000]
select_ln65_15                                                                       (select           ) [ 0000]
icmp_ln65_16                                                                         (icmp             ) [ 0000]
xor_ln65_16                                                                          (xor              ) [ 0000]
trunc_ln65_9                                                                         (trunc            ) [ 0000]
trunc_ln65_10                                                                        (trunc            ) [ 0000]
select_ln65_16                                                                       (select           ) [ 0101]
icmp_ln65_17                                                                         (icmp             ) [ 0000]
xor_ln65_17                                                                          (xor              ) [ 0000]
select_ln65_17                                                                       (select           ) [ 0000]
icmp_ln65_18                                                                         (icmp             ) [ 0000]
xor_ln65_18                                                                          (xor              ) [ 0000]
select_ln65_18                                                                       (select           ) [ 0000]
icmp_ln65_19                                                                         (icmp             ) [ 0000]
xor_ln65_19                                                                          (xor              ) [ 0000]
trunc_ln65_11                                                                        (trunc            ) [ 0000]
trunc_ln65_12                                                                        (trunc            ) [ 0000]
select_ln65_19                                                                       (select           ) [ 0101]
sY_1_load_1                                                                          (load             ) [ 0000]
icmp_ln86                                                                            (icmp             ) [ 0000]
select_ln86                                                                          (select           ) [ 0000]
add_ln86                                                                             (add              ) [ 0000]
br_ln0                                                                               (br               ) [ 0000]
storemerge                                                                           (phi              ) [ 0110]
store_ln82                                                                           (store            ) [ 0000]
br_ln88                                                                              (br               ) [ 0000]
or_ln72_8                                                                            (bitconcatenate   ) [ 0000]
write_ln72                                                                           (write            ) [ 0000]
br_ln73                                                                              (br               ) [ 0000]
ret_ln118                                                                            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer4_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sY_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pY_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pX_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sX_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i72P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[13 x i24]P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i14.i2.i14.i2.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="layer4_out_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="72" slack="0"/>
<pin id="108" dir="0" index="1" bw="72" slack="0"/>
<pin id="109" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer4_out_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln72_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="48" slack="0"/>
<pin id="115" dir="0" index="2" bw="48" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="storemerge_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="storemerge_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln109_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="indvar_flatten_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln109_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln109_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sX_1_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_1_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln55_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="pX_1_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_1_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="pY_1_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_1_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln55_5_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_5/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln55_6_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_6/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln76_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln76_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln89_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln91_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln91_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln91_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln78_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln79_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="pY_1_load_1_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_1_load_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln80_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln80_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln84_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln81_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln111_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln115_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="72" slack="0"/>
<pin id="265" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln115_4_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="24" slack="0"/>
<pin id="269" dir="0" index="1" bw="72" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="0" index="3" bw="7" slack="0"/>
<pin id="272" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln115_4/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln115_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="24" slack="0"/>
<pin id="279" dir="0" index="1" bw="72" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="0" index="3" bw="8" slack="0"/>
<pin id="282" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln115_5/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="24" slack="0"/>
<pin id="289" dir="0" index="1" bw="24" slack="0"/>
<pin id="290" dir="0" index="2" bw="24" slack="0"/>
<pin id="291" dir="0" index="3" bw="1" slack="0"/>
<pin id="292" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="24" slack="0"/>
<pin id="299" dir="0" index="1" bw="24" slack="0"/>
<pin id="300" dir="0" index="2" bw="24" slack="0"/>
<pin id="301" dir="0" index="3" bw="1" slack="0"/>
<pin id="302" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_0_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="24" slack="0"/>
<pin id="309" dir="0" index="1" bw="24" slack="0"/>
<pin id="310" dir="0" index="2" bw="24" slack="0"/>
<pin id="311" dir="0" index="3" bw="1" slack="0"/>
<pin id="312" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="24" slack="0"/>
<pin id="319" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="24" slack="0"/>
<pin id="323" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="24" slack="0"/>
<pin id="327" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="24" slack="0"/>
<pin id="331" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_10_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="24" slack="0"/>
<pin id="335" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_10/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_11_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="24" slack="0"/>
<pin id="339" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_11/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln214_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="24" slack="0"/>
<pin id="343" dir="0" index="1" bw="24" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln214_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="24" slack="0"/>
<pin id="349" dir="0" index="1" bw="24" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln214_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="24" slack="0"/>
<pin id="355" dir="0" index="1" bw="24" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln214_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="24" slack="0"/>
<pin id="361" dir="0" index="1" bw="24" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln214_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="24" slack="0"/>
<pin id="367" dir="0" index="1" bw="24" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln214_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="24" slack="0"/>
<pin id="373" dir="0" index="1" bw="24" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sY_1_load_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_1_load/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln55_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_4/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="and_ln55_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="1" slack="1"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln55_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55_2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="pool_window_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="24" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="0" index="3" bw="6" slack="0"/>
<pin id="402" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="pool_window_25_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="24" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="0" index="3" bw="6" slack="0"/>
<pin id="412" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_25/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="pool_window_15_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="24" slack="0"/>
<pin id="420" dir="0" index="2" bw="5" slack="0"/>
<pin id="421" dir="0" index="3" bw="6" slack="0"/>
<pin id="422" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_15/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="pool_window_16_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="72" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_16/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="pool_window_17_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="24" slack="0"/>
<pin id="440" dir="0" index="2" bw="5" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_17/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="pool_window_18_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="24" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="0" index="3" bw="6" slack="0"/>
<pin id="452" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_18/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="pool_window_19_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="24" slack="0"/>
<pin id="460" dir="0" index="2" bw="5" slack="0"/>
<pin id="461" dir="0" index="3" bw="6" slack="0"/>
<pin id="462" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_19/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="pool_window_20_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="0" index="1" bw="72" slack="0"/>
<pin id="470" dir="0" index="2" bw="7" slack="0"/>
<pin id="471" dir="0" index="3" bw="7" slack="0"/>
<pin id="472" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_20/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="pool_window_21_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="0" index="1" bw="24" slack="0"/>
<pin id="480" dir="0" index="2" bw="5" slack="0"/>
<pin id="481" dir="0" index="3" bw="6" slack="0"/>
<pin id="482" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_21/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="pool_window_22_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="24" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_22/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="pool_window_23_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="0" index="1" bw="24" slack="0"/>
<pin id="500" dir="0" index="2" bw="5" slack="0"/>
<pin id="501" dir="0" index="3" bw="6" slack="0"/>
<pin id="502" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_23/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="pool_window_24_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="0" index="1" bw="72" slack="0"/>
<pin id="510" dir="0" index="2" bw="7" slack="0"/>
<pin id="511" dir="0" index="3" bw="8" slack="0"/>
<pin id="512" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_24/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln65_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="xor_ln65_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln65_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="0"/>
<pin id="532" dir="0" index="2" bw="16" slack="0"/>
<pin id="533" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln65_12_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_12/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln65_12_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_12/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln65_12_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="0" index="2" bw="16" slack="0"/>
<pin id="553" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_12/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln65_13_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="0"/>
<pin id="559" dir="0" index="1" bw="16" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_13/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="xor_ln65_13_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_13/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln65_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="0"/>
<pin id="571" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln65_8_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_8/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln65_13_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="14" slack="0"/>
<pin id="580" dir="0" index="2" bw="14" slack="0"/>
<pin id="581" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_13/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln65_14_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="0"/>
<pin id="587" dir="0" index="1" bw="16" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_14/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="xor_ln65_14_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_14/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="select_ln65_14_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="16" slack="0"/>
<pin id="600" dir="0" index="2" bw="16" slack="0"/>
<pin id="601" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_14/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="icmp_ln65_15_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_15/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="xor_ln65_15_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_15/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln65_15_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="16" slack="0"/>
<pin id="620" dir="0" index="2" bw="16" slack="0"/>
<pin id="621" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_15/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln65_16_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_16/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="xor_ln65_16_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_16/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln65_9_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_9/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln65_10_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="0"/>
<pin id="643" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_10/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="select_ln65_16_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="14" slack="0"/>
<pin id="648" dir="0" index="2" bw="14" slack="0"/>
<pin id="649" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_16/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln65_17_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="16" slack="0"/>
<pin id="655" dir="0" index="1" bw="16" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_17/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="xor_ln65_17_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_17/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="select_ln65_17_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="16" slack="0"/>
<pin id="668" dir="0" index="2" bw="16" slack="0"/>
<pin id="669" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_17/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="icmp_ln65_18_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="0"/>
<pin id="675" dir="0" index="1" bw="16" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_18/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="xor_ln65_18_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_18/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln65_18_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="0" index="2" bw="16" slack="0"/>
<pin id="689" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_18/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln65_19_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_19/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="xor_ln65_19_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_19/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln65_11_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="0"/>
<pin id="707" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_11/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln65_12_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="0"/>
<pin id="711" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_12/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln65_19_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="14" slack="0"/>
<pin id="716" dir="0" index="2" bw="14" slack="0"/>
<pin id="717" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_19/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sY_1_load_1_load_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_1_load_1/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="icmp_ln86_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="select_ln86_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="32" slack="0"/>
<pin id="735" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="add_ln86_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln82_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="or_ln72_8_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="48" slack="0"/>
<pin id="754" dir="0" index="1" bw="14" slack="1"/>
<pin id="755" dir="0" index="2" bw="1" slack="0"/>
<pin id="756" dir="0" index="3" bw="14" slack="1"/>
<pin id="757" dir="0" index="4" bw="1" slack="0"/>
<pin id="758" dir="0" index="5" bw="14" slack="1"/>
<pin id="759" dir="0" index="6" bw="1" slack="0"/>
<pin id="760" dir="1" index="7" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln72_8/3 "/>
</bind>
</comp>

<comp id="766" class="1005" name="indvar_flatten_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="7" slack="0"/>
<pin id="768" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="773" class="1005" name="icmp_ln109_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="777" class="1005" name="icmp_ln55_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="781" class="1005" name="icmp_ln55_5_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55_5 "/>
</bind>
</comp>

<comp id="786" class="1005" name="icmp_ln55_6_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55_6 "/>
</bind>
</comp>

<comp id="791" class="1005" name="icmp_ln76_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="795" class="1005" name="icmp_ln80_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="799" class="1005" name="and_ln55_2_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln55_2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="select_ln65_13_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="14" slack="1"/>
<pin id="805" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_13 "/>
</bind>
</comp>

<comp id="808" class="1005" name="select_ln65_16_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="14" slack="1"/>
<pin id="810" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_16 "/>
</bind>
</comp>

<comp id="813" class="1005" name="select_ln65_19_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="14" slack="1"/>
<pin id="815" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="100" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="160" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="160" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="180" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="154" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="150" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="198" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="234" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="144" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="106" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="106" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="283"><net_src comp="66" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="106" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="72" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="74" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="78" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="263" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="80" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="303"><net_src comp="76" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="82" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="267" pin="4"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="80" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="313"><net_src comp="76" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="84" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="277" pin="4"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="80" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="16" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="18" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="20" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="22" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="287" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="297" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="14" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="307" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="263" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="267" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="20" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="277" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="22" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="4" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="30" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="395"><net_src comp="387" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="381" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="86" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="317" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="88" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="413"><net_src comp="86" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="287" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="50" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="88" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="423"><net_src comp="86" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="329" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="50" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="433"><net_src comp="90" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="106" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="50" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="88" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="443"><net_src comp="86" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="321" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="50" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="88" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="453"><net_src comp="86" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="297" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="50" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="88" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="463"><net_src comp="86" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="333" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="50" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="88" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="473"><net_src comp="90" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="106" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="92" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="70" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="483"><net_src comp="86" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="325" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="50" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="88" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="493"><net_src comp="86" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="307" pin="4"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="50" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="88" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="503"><net_src comp="86" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="337" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="50" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="88" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="513"><net_src comp="90" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="106" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="94" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="74" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="521"><net_src comp="397" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="407" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="80" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="397" pin="4"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="407" pin="4"/><net_sink comp="529" pin=2"/></net>

<net id="541"><net_src comp="417" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="427" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="80" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="417" pin="4"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="427" pin="4"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="529" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="549" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="80" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="529" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="549" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="563" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="569" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="573" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="437" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="447" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="80" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="437" pin="4"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="447" pin="4"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="457" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="467" pin="4"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="80" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="457" pin="4"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="467" pin="4"/><net_sink comp="617" pin=2"/></net>

<net id="629"><net_src comp="597" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="617" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="80" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="597" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="617" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="631" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="637" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="641" pin="1"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="477" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="487" pin="4"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="80" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="477" pin="4"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="487" pin="4"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="497" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="507" pin="4"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="80" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="497" pin="4"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="507" pin="4"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="665" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="685" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="80" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="665" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="685" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="699" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="705" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="709" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="724"><net_src comp="4" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="721" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="30" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="40" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="30" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="721" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="731" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="739" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="750"><net_src comp="123" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="4" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="761"><net_src comp="96" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="762"><net_src comp="98" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="763"><net_src comp="98" pin="0"/><net_sink comp="752" pin=4"/></net>

<net id="764"><net_src comp="98" pin="0"/><net_sink comp="752" pin=6"/></net>

<net id="765"><net_src comp="752" pin="7"/><net_sink comp="112" pin=2"/></net>

<net id="769"><net_src comp="102" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="772"><net_src comp="766" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="776"><net_src comp="138" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="154" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="168" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="789"><net_src comp="174" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="794"><net_src comp="186" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="240" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="391" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="577" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="752" pin=5"/></net>

<net id="811"><net_src comp="645" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="752" pin=3"/></net>

<net id="816"><net_src comp="713" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="752" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer5_out | {3 }
	Port: sY_1 | {2 }
	Port: pY_1 | {1 }
	Port: pX_1 | {1 }
	Port: sX_1 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 | {2 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {2 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {2 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {2 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_5 | {2 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_4 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_2 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_1 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer | {2 }
 - Input state : 
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : layer4_out | {2 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : sY_1 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : pY_1 | {1 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : pX_1 | {1 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : sX_1 | {1 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_5 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_4 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_2 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer_1 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_3u_0_line_buffer | {2 }
  - Chain level:
	State 1
		store_ln109 : 1
		indvar_flatten_load : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		icmp_ln55 : 1
		br_ln55 : 2
		icmp_ln55_5 : 1
		icmp_ln55_6 : 1
		add_ln76 : 1
		icmp_ln76 : 2
		br_ln76 : 3
		store_ln89 : 2
		select_ln91 : 2
		add_ln91 : 3
		store_ln91 : 4
		add_ln80 : 1
		icmp_ln80 : 2
		br_ln80 : 3
		store_ln84 : 2
		store_ln111 : 3
	State 2
		p_s : 1
		p_1 : 1
		p_0 : 1
		store_ln214 : 2
		store_ln214 : 2
		store_ln214 : 2
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		icmp_ln55_4 : 1
		and_ln55_2 : 2
		br_ln55 : 2
		pool_window : 1
		pool_window_25 : 2
		pool_window_15 : 1
		pool_window_17 : 1
		pool_window_18 : 2
		pool_window_19 : 1
		pool_window_21 : 1
		pool_window_22 : 2
		pool_window_23 : 1
		icmp_ln65 : 3
		xor_ln65 : 4
		select_ln65 : 4
		icmp_ln65_12 : 2
		xor_ln65_12 : 3
		select_ln65_12 : 3
		icmp_ln65_13 : 5
		xor_ln65_13 : 6
		trunc_ln65 : 5
		trunc_ln65_8 : 4
		select_ln65_13 : 6
		icmp_ln65_14 : 3
		xor_ln65_14 : 4
		select_ln65_14 : 4
		icmp_ln65_15 : 2
		xor_ln65_15 : 3
		select_ln65_15 : 3
		icmp_ln65_16 : 5
		xor_ln65_16 : 6
		trunc_ln65_9 : 5
		trunc_ln65_10 : 4
		select_ln65_16 : 6
		icmp_ln65_17 : 3
		xor_ln65_17 : 4
		select_ln65_17 : 4
		icmp_ln65_18 : 2
		xor_ln65_18 : 3
		select_ln65_18 : 3
		icmp_ln65_19 : 5
		xor_ln65_19 : 6
		trunc_ln65_11 : 5
		trunc_ln65_12 : 4
		select_ln65_19 : 6
		icmp_ln86 : 1
		select_ln86 : 2
		add_ln86 : 3
		storemerge : 4
		store_ln82 : 5
	State 3
		write_ln72 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln109_fu_138      |    0    |    14   |
|          |       icmp_ln55_fu_154      |    0    |    39   |
|          |      icmp_ln55_5_fu_168     |    0    |    39   |
|          |      icmp_ln55_6_fu_174     |    0    |    39   |
|          |       icmp_ln76_fu_186      |    0    |    39   |
|          |       icmp_ln80_fu_240      |    0    |    39   |
|          |      icmp_ln55_4_fu_381     |    0    |    39   |
|          |       icmp_ln65_fu_517      |    0    |    23   |
|   icmp   |     icmp_ln65_12_fu_537     |    0    |    23   |
|          |     icmp_ln65_13_fu_557     |    0    |    23   |
|          |     icmp_ln65_14_fu_585     |    0    |    23   |
|          |     icmp_ln65_15_fu_605     |    0    |    23   |
|          |     icmp_ln65_16_fu_625     |    0    |    23   |
|          |     icmp_ln65_17_fu_653     |    0    |    23   |
|          |     icmp_ln65_18_fu_673     |    0    |    23   |
|          |     icmp_ln65_19_fu_693     |    0    |    23   |
|          |       icmp_ln86_fu_725      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |      select_ln91_fu_198     |    0    |    32   |
|          |      select_ln65_fu_529     |    0    |    16   |
|          |    select_ln65_12_fu_549    |    0    |    16   |
|          |    select_ln65_13_fu_577    |    0    |    14   |
|          |    select_ln65_14_fu_597    |    0    |    16   |
|  select  |    select_ln65_15_fu_617    |    0    |    16   |
|          |    select_ln65_16_fu_645    |    0    |    14   |
|          |    select_ln65_17_fu_665    |    0    |    16   |
|          |    select_ln65_18_fu_685    |    0    |    16   |
|          |    select_ln65_19_fu_713    |    0    |    14   |
|          |      select_ln86_fu_731     |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |       add_ln109_fu_144      |    0    |    14   |
|          |       add_ln76_fu_180       |    0    |    39   |
|    add   |       add_ln91_fu_206       |    0    |    39   |
|          |       add_ln80_fu_234       |    0    |    39   |
|          |       add_ln86_fu_739       |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |       xor_ln65_fu_523       |    0    |    2    |
|          |      xor_ln65_12_fu_543     |    0    |    2    |
|          |      xor_ln65_13_fu_563     |    0    |    2    |
|          |      xor_ln65_14_fu_591     |    0    |    2    |
|    xor   |      xor_ln65_15_fu_611     |    0    |    2    |
|          |      xor_ln65_16_fu_631     |    0    |    2    |
|          |      xor_ln65_17_fu_659     |    0    |    2    |
|          |      xor_ln65_18_fu_679     |    0    |    2    |
|          |      xor_ln65_19_fu_699     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln55_fu_387       |    0    |    2    |
|          |      and_ln55_2_fu_391      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | layer4_out_read_read_fu_106 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln72_write_fu_112   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln115_fu_263     |    0    |    0    |
|          |      trunc_ln65_fu_569      |    0    |    0    |
|          |     trunc_ln65_8_fu_573     |    0    |    0    |
|   trunc  |     trunc_ln65_9_fu_637     |    0    |    0    |
|          |     trunc_ln65_10_fu_641    |    0    |    0    |
|          |     trunc_ln65_11_fu_705    |    0    |    0    |
|          |     trunc_ln65_12_fu_709    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     trunc_ln115_4_fu_267    |    0    |    0    |
|          |     trunc_ln115_5_fu_277    |    0    |    0    |
|          |      pool_window_fu_397     |    0    |    0    |
|          |    pool_window_25_fu_407    |    0    |    0    |
|          |    pool_window_15_fu_417    |    0    |    0    |
|          |    pool_window_16_fu_427    |    0    |    0    |
|partselect|    pool_window_17_fu_437    |    0    |    0    |
|          |    pool_window_18_fu_447    |    0    |    0    |
|          |    pool_window_19_fu_457    |    0    |    0    |
|          |    pool_window_20_fu_467    |    0    |    0    |
|          |    pool_window_21_fu_477    |    0    |    0    |
|          |    pool_window_22_fu_487    |    0    |    0    |
|          |    pool_window_23_fu_497    |    0    |    0    |
|          |    pool_window_24_fu_507    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          p_s_fu_287         |    0    |    0    |
|memshiftread|          p_1_fu_297         |    0    |    0    |
|          |          p_0_fu_307         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|       or_ln72_8_fu_752      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   888   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  and_ln55_2_reg_799  |    1   |
|  icmp_ln109_reg_773  |    1   |
|  icmp_ln55_5_reg_781 |    1   |
|  icmp_ln55_6_reg_786 |    1   |
|   icmp_ln55_reg_777  |    1   |
|   icmp_ln76_reg_791  |    1   |
|   icmp_ln80_reg_795  |    1   |
|indvar_flatten_reg_766|    7   |
|select_ln65_13_reg_803|   14   |
|select_ln65_16_reg_808|   14   |
|select_ln65_19_reg_813|   14   |
|  storemerge_reg_119  |   32   |
+----------------------+--------+
|         Total        |   88   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   888  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   88   |    -   |
+-----------+--------+--------+
|   Total   |   88   |   888  |
+-----------+--------+--------+
