Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 30 01:38:28 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/gaussian_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck24-ubva530-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                                Instance                                |                                   Module                                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                                                           |                                                                     (top) |        154 |        154 |       0 |    0 | 147 |      0 |      0 |    0 |          3 |
|   bd_0_i                                                               |                                                                      bd_0 |        154 |        154 |       0 |    0 | 147 |      0 |      0 |    0 |          3 |
|     hls_inst                                                           |                                                           bd_0_hls_inst_0 |        154 |        154 |       0 |    0 | 147 |      0 |      0 |    0 |          3 |
|       inst                                                             |                                                  bd_0_hls_inst_0_gaussian |        154 |        154 |       0 |    0 | 147 |      0 |      0 |    0 |          3 |
|         (inst)                                                         |                                                  bd_0_hls_inst_0_gaussian |         17 |         17 |       0 |    0 |  46 |      0 |      0 |    0 |          0 |
|         grp_gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3_fu_79     | bd_0_hls_inst_0_gaussian_gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3 |        130 |        130 |       0 |    0 | 101 |      0 |      0 |    0 |          3 |
|           (grp_gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3_fu_79) | bd_0_hls_inst_0_gaussian_gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3 |         68 |         68 |       0 |    0 |  99 |      0 |      0 |    0 |          1 |
|           flow_control_loop_pipe_sequential_init_U                     |           bd_0_hls_inst_0_gaussian_flow_control_loop_pipe_sequential_init |         14 |         14 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|           mul_32s_32s_32_1_1_U1                                        |                               bd_0_hls_inst_0_gaussian_mul_32s_32s_32_1_1 |         48 |         48 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|         mul_5ns_6ns_9_1_1_U8                                           |                                bd_0_hls_inst_0_gaussian_mul_5ns_6ns_9_1_1 |          7 |          7 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
+------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+


