module partsel_00627(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire signed [27:0] x4;
  wire signed [6:26] x5;
  wire [27:2] x6;
  wire [29:4] x7;
  wire signed [4:26] x8;
  wire [4:31] x9;
  wire signed [6:27] x10;
  wire signed [25:3] x11;
  wire signed [0:28] x12;
  wire signed [28:4] x13;
  wire [0:27] x14;
  wire [29:1] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [26:5] p0 = 198869437;
  localparam [2:29] p1 = 70807146;
  localparam signed [0:25] p2 = 173864228;
  localparam signed [3:25] p3 = 703229656;
  assign x4 = {2{(x0[16] - p2[15 -: 1])}};
  assign x5 = {2{({{(ctrl[2] && !ctrl[3] && !ctrl[1] ? p3 : x1[0 + s3 -: 4]), x0[11]}, ((p1[14 -: 1] & p1[5 + s2]) ^ p3[21 + s0 -: 3])} | p3[17 -: 1])}};
  assign x6 = p2[31 + s3 +: 8];
  assign x7 = x5[15 +: 3];
  assign x8 = x7[12 + s3];
  assign x9 = ((ctrl[0] || ctrl[0] && !ctrl[2] ? ({2{x2[26 + s2 -: 6]}} | p0[20 + s1 -: 6]) : (x5 + p3)) + x8[22]);
  assign x10 = {p3[22 + s3 +: 5], x5};
  assign x11 = {2{(ctrl[1] || !ctrl[3] || !ctrl[0] ? (!ctrl[2] || ctrl[1] || ctrl[3] ? ((x5 | p3) + {2{x9}}) : p3) : {(x8[19 +: 2] | (x2[17 +: 1] | (x5[13] & x2[9 +: 2]))), p2[29 + s0 -: 4]})}};
  assign x12 = ((p1[15] & (ctrl[0] || !ctrl[1] && !ctrl[2] ? x8[23] : ((p3[0 + s0 +: 1] - x2) ^ {2{(p2[9] | (p3[13 + s1 -: 7] - p1[22 -: 2]))}}))) + (!ctrl[0] && !ctrl[1] || ctrl[1] ? p0 : (ctrl[3] && !ctrl[3] || ctrl[2] ? (!ctrl[0] || ctrl[1] || ctrl[1] ? p1[13 -: 4] : (p0[16 + s3] ^ p2[21 -: 1])) : p0[13])));
  assign x13 = p1[18 + s0 +: 6];
  assign x14 = {p0, (((p1[4 + s0 -: 8] & (x0 | x1)) + (!ctrl[2] && !ctrl[2] || ctrl[1] ? (p1[0 + s0 -: 2] - x8[13 + s0]) : {p1[9 + s0 +: 1], x13[6 + s1]})) - p3)};
  assign x15 = ({p1[4 + s2 -: 1], {2{x14[21]}}} - x8[23 -: 1]);
  assign y0 = p1[9 + s1 +: 4];
  assign y1 = x3[19 + s0 +: 3];
  assign y2 = x12[7 + s0];
  assign y3 = p3[6 + s0 +: 1];
endmodule
