

================================================================
== Vitis HLS Report for 'FIR_filter_2'
================================================================
* Date:           Sun Nov 16 16:18:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      84|    -|
|Register         |        -|     -|     609|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     609|     244|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------------+--------------------------------------+---------------------+
    |                 Instance                 |                Module                |      Expression     |
    +------------------------------------------+--------------------------------------+---------------------+
    |am_addmul_16s_16s_14ns_31_4_0_U19         |am_addmul_16s_16s_14ns_31_4_0         |       (i0 + i1) * i2|
    |ama_addmuladd_16s_16s_13s_31s_31_4_0_U21  |ama_addmuladd_16s_16s_13s_31s_31_4_0  |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20  |ama_addmuladd_16s_16s_9ns_31s_31_4_0  |  i0 + (i1 + i2) * i3|
    +------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   16|         48|
    |ap_return_1  |  14|          3|   16|         48|
    |ap_return_2  |  14|          3|   16|         48|
    |ap_return_3  |  14|          3|   16|         48|
    |ap_return_4  |  14|          3|   16|         48|
    |ap_return_5  |  14|          3|   16|         48|
    +-------------+----+-----------+-----+-----------+
    |Total        |  84|         18|   96|        288|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |FIR_delays_read11_reg_193      |  16|   0|   16|          0|
    |FIR_delays_read_10_int_reg     |  16|   0|   16|          0|
    |FIR_delays_read_11_int_reg     |  16|   0|   16|          0|
    |FIR_delays_read_12_int_reg     |  16|   0|   16|          0|
    |FIR_delays_read_1_reg_171      |  16|   0|   16|          0|
    |FIR_delays_read_2_reg_177      |  16|   0|   16|          0|
    |FIR_delays_read_3_reg_182      |  16|   0|   16|          0|
    |FIR_delays_read_4_reg_187      |  16|   0|   16|          0|
    |FIR_delays_read_9_int_reg      |  16|   0|   16|          0|
    |FIR_delays_read_int_reg        |  16|   0|   16|          0|
    |FIR_delays_write_int_reg       |  16|   0|   16|          0|
    |FIR_delays_write_read_reg_165  |  16|   0|   16|          0|
    |ap_ce_reg                      |   1|   0|    1|          0|
    |ap_return_0_int_reg            |  16|   0|   16|          0|
    |ap_return_1_int_reg            |  16|   0|   16|          0|
    |ap_return_2_int_reg            |  16|   0|   16|          0|
    |ap_return_3_int_reg            |  16|   0|   16|          0|
    |ap_return_4_int_reg            |  16|   0|   16|          0|
    |ap_return_5_int_reg            |  16|   0|   16|          0|
    |FIR_delays_read_1_reg_171      |  64|  32|   16|          0|
    |FIR_delays_read_2_reg_177      |  64|  32|   16|          0|
    |FIR_delays_read_3_reg_182      |  64|  32|   16|          0|
    |FIR_delays_read_4_reg_187      |  64|  32|   16|          0|
    |FIR_delays_write_read_reg_165  |  64|  32|   16|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 609| 160|  369|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_0         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_1         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_2         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_3         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_4         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_5         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_ce               |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|FIR_delays_read     |   in|   16|     ap_none|     FIR_delays_read|        scalar|
|FIR_delays_read_9   |   in|   16|     ap_none|   FIR_delays_read_9|        scalar|
|FIR_delays_read_10  |   in|   16|     ap_none|  FIR_delays_read_10|        scalar|
|FIR_delays_read_11  |   in|   16|     ap_none|  FIR_delays_read_11|        scalar|
|FIR_delays_read_12  |   in|   16|     ap_none|  FIR_delays_read_12|        scalar|
|FIR_delays_write    |   in|   16|     ap_none|    FIR_delays_write|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

