{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 21:03:26 2021 " "Info: Processing started: Thu May 13 21:03:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "couter-with-pr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file couter-with-pr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 couter-with-pr " "Info: Found entity 1: couter-with-pr" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "couter-with-pr " "Info: Elaborating entity \"couter-with-pr\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst2 " "Warning: Converted tri-state buffer \"inst2\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 136 160 208 168 "inst2" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst25 " "Warning: Converted tri-state buffer \"inst25\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 88 384 432 120 "inst25" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst26 " "Warning: Converted tri-state buffer \"inst26\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 24 624 672 56 "inst26" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst27 " "Warning: Converted tri-state buffer \"inst27\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -48 840 888 -16 "inst27" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst28 " "Warning: Converted tri-state buffer \"inst28\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -112 1080 1128 -80 "inst28" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst29 " "Warning: Converted tri-state buffer \"inst29\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -168 1312 1360 -136 "inst29" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst30 " "Warning: Converted tri-state buffer \"inst30\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -248 1528 1576 -216 "inst30" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst31 " "Warning: Converted tri-state buffer \"inst31\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -104 1744 1792 -72 "inst31" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst3 inst3~_emulated inst3~latch " "Warning (13310): Register \"inst3\" is converted into an equivalent circuit using register \"inst3~_emulated\" and latch \"inst3~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst8 inst8~_emulated inst8~latch " "Warning (13310): Register \"inst8\" is converted into an equivalent circuit using register \"inst8~_emulated\" and latch \"inst8~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst9 inst9~_emulated inst9~latch " "Warning (13310): Register \"inst9\" is converted into an equivalent circuit using register \"inst9~_emulated\" and latch \"inst9~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst10 inst10~_emulated inst10~latch " "Warning (13310): Register \"inst10\" is converted into an equivalent circuit using register \"inst10~_emulated\" and latch \"inst10~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst11 inst11~_emulated inst11~latch " "Warning (13310): Register \"inst11\" is converted into an equivalent circuit using register \"inst11~_emulated\" and latch \"inst11~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst12 inst12~_emulated inst12~latch " "Warning (13310): Register \"inst12\" is converted into an equivalent circuit using register \"inst12~_emulated\" and latch \"inst12~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst13 inst13~_emulated inst13~latch " "Warning (13310): Register \"inst13\" is converted into an equivalent circuit using register \"inst13~_emulated\" and latch \"inst13~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst14 inst14~_emulated inst14~latch " "Warning (13310): Register \"inst14\" is converted into an equivalent circuit using register \"inst14~_emulated\" and latch \"inst14~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "Warning (15610): No output dependent on input pin \"en\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 64 -48 120 80 "en" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Info: Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 21:03:27 2021 " "Info: Processing ended: Thu May 13 21:03:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 21:03:28 2021 " "Info: Processing started: Thu May 13 21:03:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"counter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 19 " "Warning: No exact pin location assignment(s) for 1 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Info: Pin en not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { en } } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 64 -48 120 80 "en" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 34 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 25 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 8 28 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.477 ns register register " "Info: Estimated most critical path is register to register delay of 1.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LAB_X24_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y1; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.193 ns) + CELL(0.513 ns) 0.706 ns inst14~head_lut 2 COMB LAB_X24_Y1 2 " "Info: 2: + IC(0.193 ns) + CELL(0.513 ns) = 0.706 ns; Loc. = LAB_X24_Y1; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 1.381 ns inst14~data_lut 3 COMB LAB_X24_Y1 1 " "Info: 3: + IC(0.131 ns) + CELL(0.544 ns) = 1.381 ns; Loc. = LAB_X24_Y1; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.477 ns inst14~_emulated 4 REG LAB_X24_Y1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.477 ns; Loc. = LAB_X24_Y1; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.153 ns ( 78.06 % ) " "Info: Total cell delay = 1.153 ns ( 78.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.324 ns ( 21.94 % ) " "Info: Total interconnect delay = 0.324 ns ( 21.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q0 0 " "Info: Pin \"q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q1 0 " "Info: Pin \"q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q2 0 " "Info: Pin \"q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q3 0 " "Info: Pin \"q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q4 0 " "Info: Pin \"q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q5 0 " "Info: Pin \"q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q6 0 " "Info: Pin \"q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q7 0 " "Info: Pin \"q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 21:03:30 2021 " "Info: Processing ended: Thu May 13 21:03:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 21:03:30 2021 " "Info: Processing started: Thu May 13 21:03:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 21:03:32 2021 " "Info: Processing ended: Thu May 13 21:03:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 21:03:32 2021 " "Info: Processing started: Thu May 13 21:03:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst3~latch " "Warning: Node \"inst3~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8~latch " "Warning: Node \"inst8~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst9~latch " "Warning: Node \"inst9~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10~latch " "Warning: Node \"inst10~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst11~latch " "Warning: Node \"inst11~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst12~latch " "Warning: Node \"inst12~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst13~latch " "Warning: Node \"inst13~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst14~latch " "Warning: Node \"inst14~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 -24 144 304 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR0 " "Info: Assuming node \"PR0\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 -32 136 160 "PR0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR1 " "Info: Assuming node \"PR1\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 96 200 368 112 "PR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR2 " "Info: Assuming node \"PR2\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 32 440 608 48 "PR2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR3 " "Info: Assuming node \"PR3\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -40 656 824 -24 "PR3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR4 " "Info: Assuming node \"PR4\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -104 896 1064 -88 "PR4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR5 " "Info: Assuming node \"PR5\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -160 1128 1296 -144 "PR5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR6 " "Info: Assuming node \"PR6\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -240 1344 1512 -224 "PR6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst13~latch " "Info: Detected ripple clock \"inst13~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst12~latch " "Info: Detected ripple clock \"inst12~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst11~latch " "Info: Detected ripple clock \"inst11~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst10~latch " "Info: Detected ripple clock \"inst10~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst9~latch " "Info: Detected ripple clock \"inst9~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst8~latch " "Info: Detected ripple clock \"inst8~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3~latch " "Info: Detected ripple clock \"inst3~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13~head_lut " "Info: Detected gated clock \"inst13~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst13~_emulated " "Info: Detected ripple clock \"inst13~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12~head_lut " "Info: Detected gated clock \"inst12~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst12~_emulated " "Info: Detected ripple clock \"inst12~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11~head_lut " "Info: Detected gated clock \"inst11~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst11~_emulated " "Info: Detected ripple clock \"inst11~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst10~head_lut " "Info: Detected gated clock \"inst10~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst10~_emulated " "Info: Detected ripple clock \"inst10~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst9~head_lut " "Info: Detected gated clock \"inst9~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst9~_emulated " "Info: Detected ripple clock \"inst9~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst8~head_lut " "Info: Detected gated clock \"inst8~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst8~_emulated " "Info: Detected ripple clock \"inst8~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst3~head_lut " "Info: Detected gated clock \"inst3~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3~_emulated " "Info: Detected ripple clock \"inst3~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register inst9~_emulated register inst9~_emulated 231.16 MHz 4.326 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 231.16 MHz between source register \"inst9~_emulated\" and destination register \"inst9~_emulated\" (period= 4.326 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.087 ns + Longest register register " "Info: + Longest register to register delay is 4.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst9~_emulated 1 REG LCFF_X31_Y5_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.178 ns) 1.999 ns inst9~head_lut 2 COMB LCCOMB_X13_Y2_N0 3 " "Info: 2: + IC(1.821 ns) + CELL(0.178 ns) = 1.999 ns; Loc. = LCCOMB_X13_Y2_N0; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.322 ns) 3.991 ns inst9~data_lut 3 COMB LCCOMB_X31_Y5_N16 1 " "Info: 3: + IC(1.670 ns) + CELL(0.322 ns) = 3.991 ns; Loc. = LCCOMB_X31_Y5_N16; Fanout = 1; COMB Node = 'inst9~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { inst9~head_lut inst9~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.087 ns inst9~_emulated 4 REG LCFF_X31_Y5_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.087 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst9~data_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 14.58 % ) " "Info: Total cell delay = 0.596 ns ( 14.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.491 ns ( 85.42 % ) " "Info: Total interconnect delay = 3.491 ns ( 85.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { inst9~_emulated inst9~head_lut inst9~data_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { inst9~_emulated {} inst9~head_lut {} inst9~data_lut {} inst9~_emulated {} } { 0.000ns 1.821ns 1.670ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.281 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 8.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 -24 144 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.879 ns) 3.622 ns inst3~_emulated 2 REG LCFF_X13_Y2_N9 1 " "Info: 2: + IC(1.667 ns) + CELL(0.879 ns) = 3.622 ns; Loc. = LCFF_X13_Y2_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.322 ns) 4.306 ns inst3~head_lut 3 COMB LCCOMB_X13_Y2_N18 3 " "Info: 3: + IC(0.362 ns) + CELL(0.322 ns) = 4.306 ns; Loc. = LCCOMB_X13_Y2_N18; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 5.467 ns inst8~_emulated 4 REG LCFF_X13_Y2_N29 1 " "Info: 4: + IC(0.282 ns) + CELL(0.879 ns) = 5.467 ns; Loc. = LCFF_X13_Y2_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.178 ns) 6.002 ns inst8~head_lut 5 COMB LCCOMB_X13_Y2_N30 3 " "Info: 5: + IC(0.357 ns) + CELL(0.178 ns) = 6.002 ns; Loc. = LCCOMB_X13_Y2_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.602 ns) 8.281 ns inst9~_emulated 6 REG LCFF_X31_Y5_N17 1 " "Info: 6: + IC(1.677 ns) + CELL(0.602 ns) = 8.281 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.936 ns ( 47.53 % ) " "Info: Total cell delay = 3.936 ns ( 47.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.345 ns ( 52.47 % ) " "Info: Total interconnect delay = 4.345 ns ( 52.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.281 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.281 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} } { 0.000ns 0.000ns 1.667ns 0.362ns 0.282ns 0.357ns 1.677ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.281 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 8.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 -24 144 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.879 ns) 3.622 ns inst3~_emulated 2 REG LCFF_X13_Y2_N9 1 " "Info: 2: + IC(1.667 ns) + CELL(0.879 ns) = 3.622 ns; Loc. = LCFF_X13_Y2_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.322 ns) 4.306 ns inst3~head_lut 3 COMB LCCOMB_X13_Y2_N18 3 " "Info: 3: + IC(0.362 ns) + CELL(0.322 ns) = 4.306 ns; Loc. = LCCOMB_X13_Y2_N18; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 5.467 ns inst8~_emulated 4 REG LCFF_X13_Y2_N29 1 " "Info: 4: + IC(0.282 ns) + CELL(0.879 ns) = 5.467 ns; Loc. = LCFF_X13_Y2_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.178 ns) 6.002 ns inst8~head_lut 5 COMB LCCOMB_X13_Y2_N30 3 " "Info: 5: + IC(0.357 ns) + CELL(0.178 ns) = 6.002 ns; Loc. = LCCOMB_X13_Y2_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.602 ns) 8.281 ns inst9~_emulated 6 REG LCFF_X31_Y5_N17 1 " "Info: 6: + IC(1.677 ns) + CELL(0.602 ns) = 8.281 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.936 ns ( 47.53 % ) " "Info: Total cell delay = 3.936 ns ( 47.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.345 ns ( 52.47 % ) " "Info: Total interconnect delay = 4.345 ns ( 52.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.281 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.281 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} } { 0.000ns 0.000ns 1.667ns 0.362ns 0.282ns 0.357ns 1.677ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.281 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.281 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} } { 0.000ns 0.000ns 1.667ns 0.362ns 0.282ns 0.357ns 1.677ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { inst9~_emulated inst9~head_lut inst9~data_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { inst9~_emulated {} inst9~head_lut {} inst9~data_lut {} inst9~_emulated {} } { 0.000ns 1.821ns 1.670ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.281 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.281 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} } { 0.000ns 0.000ns 1.667ns 0.362ns 0.282ns 0.357ns 1.677ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR0 register inst9~_emulated register inst9~_emulated 231.16 MHz 4.326 ns Internal " "Info: Clock \"PR0\" has Internal fmax of 231.16 MHz between source register \"inst9~_emulated\" and destination register \"inst9~_emulated\" (period= 4.326 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.087 ns + Longest register register " "Info: + Longest register to register delay is 4.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst9~_emulated 1 REG LCFF_X31_Y5_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.178 ns) 1.999 ns inst9~head_lut 2 COMB LCCOMB_X13_Y2_N0 3 " "Info: 2: + IC(1.821 ns) + CELL(0.178 ns) = 1.999 ns; Loc. = LCCOMB_X13_Y2_N0; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.322 ns) 3.991 ns inst9~data_lut 3 COMB LCCOMB_X31_Y5_N16 1 " "Info: 3: + IC(1.670 ns) + CELL(0.322 ns) = 3.991 ns; Loc. = LCCOMB_X31_Y5_N16; Fanout = 1; COMB Node = 'inst9~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { inst9~head_lut inst9~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.087 ns inst9~_emulated 4 REG LCFF_X31_Y5_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.087 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst9~data_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 14.58 % ) " "Info: Total cell delay = 0.596 ns ( 14.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.491 ns ( 85.42 % ) " "Info: Total interconnect delay = 3.491 ns ( 85.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { inst9~_emulated inst9~head_lut inst9~data_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { inst9~_emulated {} inst9~head_lut {} inst9~data_lut {} inst9~_emulated {} } { 0.000ns 1.821ns 1.670ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR0 destination 6.765 ns + Shortest register " "Info: + Shortest clock path from clock \"PR0\" to destination register is 6.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR0 1 CLK PIN_77 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'PR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR0 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 -32 136 160 "PR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.178 ns) 2.790 ns inst3~head_lut 2 COMB LCCOMB_X13_Y2_N18 3 " "Info: 2: + IC(1.709 ns) + CELL(0.178 ns) = 2.790 ns; Loc. = LCCOMB_X13_Y2_N18; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { PR0 inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 3.951 ns inst8~_emulated 3 REG LCFF_X13_Y2_N29 1 " "Info: 3: + IC(0.282 ns) + CELL(0.879 ns) = 3.951 ns; Loc. = LCFF_X13_Y2_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.178 ns) 4.486 ns inst8~head_lut 4 COMB LCCOMB_X13_Y2_N30 3 " "Info: 4: + IC(0.357 ns) + CELL(0.178 ns) = 4.486 ns; Loc. = LCCOMB_X13_Y2_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.602 ns) 6.765 ns inst9~_emulated 5 REG LCFF_X31_Y5_N17 1 " "Info: 5: + IC(1.677 ns) + CELL(0.602 ns) = 6.765 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.740 ns ( 40.50 % ) " "Info: Total cell delay = 2.740 ns ( 40.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.025 ns ( 59.50 % ) " "Info: Total interconnect delay = 4.025 ns ( 59.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} } { 0.000ns 0.000ns 1.709ns 0.282ns 0.357ns 1.677ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR0 source 6.765 ns - Longest register " "Info: - Longest clock path from clock \"PR0\" to source register is 6.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR0 1 CLK PIN_77 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'PR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR0 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 -32 136 160 "PR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.178 ns) 2.790 ns inst3~head_lut 2 COMB LCCOMB_X13_Y2_N18 3 " "Info: 2: + IC(1.709 ns) + CELL(0.178 ns) = 2.790 ns; Loc. = LCCOMB_X13_Y2_N18; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { PR0 inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 3.951 ns inst8~_emulated 3 REG LCFF_X13_Y2_N29 1 " "Info: 3: + IC(0.282 ns) + CELL(0.879 ns) = 3.951 ns; Loc. = LCFF_X13_Y2_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.178 ns) 4.486 ns inst8~head_lut 4 COMB LCCOMB_X13_Y2_N30 3 " "Info: 4: + IC(0.357 ns) + CELL(0.178 ns) = 4.486 ns; Loc. = LCCOMB_X13_Y2_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.602 ns) 6.765 ns inst9~_emulated 5 REG LCFF_X31_Y5_N17 1 " "Info: 5: + IC(1.677 ns) + CELL(0.602 ns) = 6.765 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.740 ns ( 40.50 % ) " "Info: Total cell delay = 2.740 ns ( 40.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.025 ns ( 59.50 % ) " "Info: Total interconnect delay = 4.025 ns ( 59.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} } { 0.000ns 0.000ns 1.709ns 0.282ns 0.357ns 1.677ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} } { 0.000ns 0.000ns 1.709ns 0.282ns 0.357ns 1.677ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { inst9~_emulated inst9~head_lut inst9~data_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { inst9~_emulated {} inst9~head_lut {} inst9~data_lut {} inst9~_emulated {} } { 0.000ns 1.821ns 1.670ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} } { 0.000ns 0.000ns 1.709ns 0.282ns 0.357ns 1.677ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register inst14~_emulated register inst14~_emulated 51.44 MHz 19.44 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 51.44 MHz between source register \"inst14~_emulated\" and destination register \"inst14~_emulated\" (period= 19.44 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.113 ns + Longest register register " "Info: + Longest register to register delay is 1.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X24_Y1_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.178 ns) 0.545 ns inst14~head_lut 2 COMB LCCOMB_X24_Y1_N0 2 " "Info: 2: + IC(0.367 ns) + CELL(0.178 ns) = 0.545 ns; Loc. = LCCOMB_X24_Y1_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.017 ns inst14~data_lut 3 COMB LCCOMB_X24_Y1_N30 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.017 ns; Loc. = LCCOMB_X24_Y1_N30; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.113 ns inst14~_emulated 4 REG LCFF_X24_Y1_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.113 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 40.61 % ) " "Info: Total cell delay = 0.452 ns ( 40.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.661 ns ( 59.39 % ) " "Info: Total interconnect delay = 0.661 ns ( 59.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.113 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.367ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-18.088 ns - Smallest " "Info: - Smallest clock skew is -18.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 4.470 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 4.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns CLR 1 CLK PIN_206 24 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.322 ns) 3.579 ns inst13~head_lut 2 COMB LCCOMB_X24_Y1_N12 3 " "Info: 2: + IC(2.324 ns) + CELL(0.322 ns) = 3.579 ns; Loc. = LCCOMB_X24_Y1_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { CLR inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.602 ns) 4.470 ns inst14~_emulated 3 REG LCFF_X24_Y1_N31 1 " "Info: 3: + IC(0.289 ns) + CELL(0.602 ns) = 4.470 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 41.54 % ) " "Info: Total cell delay = 1.857 ns ( 41.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.613 ns ( 58.46 % ) " "Info: Total interconnect delay = 2.613 ns ( 58.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.289ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 22.558 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 22.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns CLR 1 CLK PIN_206 24 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.334 ns) + CELL(0.521 ns) 3.788 ns inst3~head_lut 2 COMB LCCOMB_X13_Y2_N18 3 " "Info: 2: + IC(2.334 ns) + CELL(0.521 ns) = 3.788 ns; Loc. = LCCOMB_X13_Y2_N18; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLR inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 4.949 ns inst8~_emulated 3 REG LCFF_X13_Y2_N29 1 " "Info: 3: + IC(0.282 ns) + CELL(0.879 ns) = 4.949 ns; Loc. = LCFF_X13_Y2_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.178 ns) 5.484 ns inst8~head_lut 4 COMB LCCOMB_X13_Y2_N30 3 " "Info: 4: + IC(0.357 ns) + CELL(0.178 ns) = 5.484 ns; Loc. = LCCOMB_X13_Y2_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.879 ns) 8.040 ns inst9~_emulated 5 REG LCFF_X31_Y5_N17 1 " "Info: 5: + IC(1.677 ns) + CELL(0.879 ns) = 8.040 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.178 ns) 10.039 ns inst9~head_lut 6 COMB LCCOMB_X13_Y2_N0 3 " "Info: 6: + IC(1.821 ns) + CELL(0.178 ns) = 10.039 ns; Loc. = LCCOMB_X13_Y2_N0; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.879 ns) 11.762 ns inst10~_emulated 7 REG LCFF_X13_Y4_N9 1 " "Info: 7: + IC(0.844 ns) + CELL(0.879 ns) = 11.762 ns; Loc. = LCFF_X13_Y4_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.322 ns) 13.022 ns inst10~head_lut 8 COMB LCCOMB_X13_Y2_N2 3 " "Info: 8: + IC(0.938 ns) + CELL(0.322 ns) = 13.022 ns; Loc. = LCCOMB_X13_Y2_N2; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.879 ns) 14.739 ns inst11~_emulated 9 REG LCFF_X13_Y4_N11 1 " "Info: 9: + IC(0.838 ns) + CELL(0.879 ns) = 14.739 ns; Loc. = LCFF_X13_Y4_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.178 ns) 15.844 ns inst11~head_lut 10 COMB LCCOMB_X13_Y2_N4 3 " "Info: 10: + IC(0.927 ns) + CELL(0.178 ns) = 15.844 ns; Loc. = LCCOMB_X13_Y2_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.879 ns) 18.476 ns inst12~_emulated 11 REG LCFF_X25_Y7_N9 1 " "Info: 11: + IC(1.753 ns) + CELL(0.879 ns) = 18.476 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.178 ns) 19.962 ns inst12~head_lut 12 COMB LCCOMB_X24_Y1_N24 3 " "Info: 12: + IC(1.308 ns) + CELL(0.178 ns) = 19.962 ns; Loc. = LCCOMB_X24_Y1_N24; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.879 ns) 21.122 ns inst13~_emulated 13 REG LCFF_X24_Y1_N27 1 " "Info: 13: + IC(0.281 ns) + CELL(0.879 ns) = 21.122 ns; Loc. = LCFF_X24_Y1_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.178 ns) 21.667 ns inst13~head_lut 14 COMB LCCOMB_X24_Y1_N12 3 " "Info: 14: + IC(0.367 ns) + CELL(0.178 ns) = 21.667 ns; Loc. = LCCOMB_X24_Y1_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.602 ns) 22.558 ns inst14~_emulated 15 REG LCFF_X24_Y1_N31 1 " "Info: 15: + IC(0.289 ns) + CELL(0.602 ns) = 22.558 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.542 ns ( 37.87 % ) " "Info: Total cell delay = 8.542 ns ( 37.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.016 ns ( 62.13 % ) " "Info: Total interconnect delay = 14.016 ns ( 62.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.558 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.558 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.334ns 0.282ns 0.357ns 1.677ns 1.821ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns 1.308ns 0.281ns 0.367ns 0.289ns } { 0.000ns 0.933ns 0.521ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.289ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.558 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.558 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.334ns 0.282ns 0.357ns 1.677ns 1.821ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns 1.308ns 0.281ns 0.367ns 0.289ns } { 0.000ns 0.933ns 0.521ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.113 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.367ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.289ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.558 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.558 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.334ns 0.282ns 0.357ns 1.677ns 1.821ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns 1.308ns 0.281ns 0.367ns 0.289ns } { 0.000ns 0.933ns 0.521ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR1 register inst9~_emulated register inst9~_emulated 231.16 MHz 4.326 ns Internal " "Info: Clock \"PR1\" has Internal fmax of 231.16 MHz between source register \"inst9~_emulated\" and destination register \"inst9~_emulated\" (period= 4.326 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.087 ns + Longest register register " "Info: + Longest register to register delay is 4.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst9~_emulated 1 REG LCFF_X31_Y5_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.178 ns) 1.999 ns inst9~head_lut 2 COMB LCCOMB_X13_Y2_N0 3 " "Info: 2: + IC(1.821 ns) + CELL(0.178 ns) = 1.999 ns; Loc. = LCCOMB_X13_Y2_N0; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.322 ns) 3.991 ns inst9~data_lut 3 COMB LCCOMB_X31_Y5_N16 1 " "Info: 3: + IC(1.670 ns) + CELL(0.322 ns) = 3.991 ns; Loc. = LCCOMB_X31_Y5_N16; Fanout = 1; COMB Node = 'inst9~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { inst9~head_lut inst9~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.087 ns inst9~_emulated 4 REG LCFF_X31_Y5_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.087 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst9~data_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 14.58 % ) " "Info: Total cell delay = 0.596 ns ( 14.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.491 ns ( 85.42 % ) " "Info: Total interconnect delay = 3.491 ns ( 85.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { inst9~_emulated inst9~head_lut inst9~data_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { inst9~_emulated {} inst9~head_lut {} inst9~data_lut {} inst9~_emulated {} } { 0.000ns 1.821ns 1.670ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR1 destination 5.530 ns + Shortest register " "Info: + Shortest clock path from clock \"PR1\" to destination register is 5.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns PR1 1 CLK PIN_80 3 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 3; CLK Node = 'PR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR1 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 96 200 368 112 "PR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.322 ns) 3.251 ns inst8~head_lut 2 COMB LCCOMB_X13_Y2_N30 3 " "Info: 2: + IC(2.016 ns) + CELL(0.322 ns) = 3.251 ns; Loc. = LCCOMB_X13_Y2_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { PR1 inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.602 ns) 5.530 ns inst9~_emulated 3 REG LCFF_X31_Y5_N17 1 " "Info: 3: + IC(1.677 ns) + CELL(0.602 ns) = 5.530 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.837 ns ( 33.22 % ) " "Info: Total cell delay = 1.837 ns ( 33.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.693 ns ( 66.78 % ) " "Info: Total interconnect delay = 3.693 ns ( 66.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.530 ns" { PR1 inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.530 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} } { 0.000ns 0.000ns 2.016ns 1.677ns } { 0.000ns 0.913ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR1 source 5.530 ns - Longest register " "Info: - Longest clock path from clock \"PR1\" to source register is 5.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns PR1 1 CLK PIN_80 3 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 3; CLK Node = 'PR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR1 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 96 200 368 112 "PR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.322 ns) 3.251 ns inst8~head_lut 2 COMB LCCOMB_X13_Y2_N30 3 " "Info: 2: + IC(2.016 ns) + CELL(0.322 ns) = 3.251 ns; Loc. = LCCOMB_X13_Y2_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { PR1 inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.602 ns) 5.530 ns inst9~_emulated 3 REG LCFF_X31_Y5_N17 1 " "Info: 3: + IC(1.677 ns) + CELL(0.602 ns) = 5.530 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.837 ns ( 33.22 % ) " "Info: Total cell delay = 1.837 ns ( 33.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.693 ns ( 66.78 % ) " "Info: Total interconnect delay = 3.693 ns ( 66.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.530 ns" { PR1 inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.530 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} } { 0.000ns 0.000ns 2.016ns 1.677ns } { 0.000ns 0.913ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.530 ns" { PR1 inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.530 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} } { 0.000ns 0.000ns 2.016ns 1.677ns } { 0.000ns 0.913ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { inst9~_emulated inst9~head_lut inst9~data_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { inst9~_emulated {} inst9~head_lut {} inst9~data_lut {} inst9~_emulated {} } { 0.000ns 1.821ns 1.670ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.530 ns" { PR1 inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.530 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} } { 0.000ns 0.000ns 2.016ns 1.677ns } { 0.000ns 0.913ns 0.322ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR2 register inst12~_emulated register inst12~_emulated 309.41 MHz 3.232 ns Internal " "Info: Clock \"PR2\" has Internal fmax of 309.41 MHz between source register \"inst12~_emulated\" and destination register \"inst12~_emulated\" (period= 3.232 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.993 ns + Longest register register " "Info: + Longest register to register delay is 2.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12~_emulated 1 REG LCFF_X25_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.178 ns) 1.486 ns inst12~head_lut 2 COMB LCCOMB_X24_Y1_N24 3 " "Info: 2: + IC(1.308 ns) + CELL(0.178 ns) = 1.486 ns; Loc. = LCCOMB_X24_Y1_N24; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.178 ns) 2.897 ns inst12~data_lut 3 COMB LCCOMB_X25_Y7_N8 1 " "Info: 3: + IC(1.233 ns) + CELL(0.178 ns) = 2.897 ns; Loc. = LCCOMB_X25_Y7_N8; Fanout = 1; COMB Node = 'inst12~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { inst12~head_lut inst12~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.993 ns inst12~_emulated 4 REG LCFF_X25_Y7_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.993 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 15.10 % ) " "Info: Total cell delay = 0.452 ns ( 15.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.541 ns ( 84.90 % ) " "Info: Total interconnect delay = 2.541 ns ( 84.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.993 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 1.308ns 1.233ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR2 destination 11.406 ns + Shortest register " "Info: + Shortest clock path from clock \"PR2\" to destination register is 11.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR2 1 CLK PIN_81 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_81; Fanout = 3; CLK Node = 'PR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR2 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 32 440 608 48 "PR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.322 ns) 3.246 ns inst9~head_lut 2 COMB LCCOMB_X13_Y2_N0 3 " "Info: 2: + IC(2.021 ns) + CELL(0.322 ns) = 3.246 ns; Loc. = LCCOMB_X13_Y2_N0; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { PR2 inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.879 ns) 4.969 ns inst10~_emulated 3 REG LCFF_X13_Y4_N9 1 " "Info: 3: + IC(0.844 ns) + CELL(0.879 ns) = 4.969 ns; Loc. = LCFF_X13_Y4_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.322 ns) 6.229 ns inst10~head_lut 4 COMB LCCOMB_X13_Y2_N2 3 " "Info: 4: + IC(0.938 ns) + CELL(0.322 ns) = 6.229 ns; Loc. = LCCOMB_X13_Y2_N2; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.879 ns) 7.946 ns inst11~_emulated 5 REG LCFF_X13_Y4_N11 1 " "Info: 5: + IC(0.838 ns) + CELL(0.879 ns) = 7.946 ns; Loc. = LCFF_X13_Y4_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.178 ns) 9.051 ns inst11~head_lut 6 COMB LCCOMB_X13_Y2_N4 3 " "Info: 6: + IC(0.927 ns) + CELL(0.178 ns) = 9.051 ns; Loc. = LCCOMB_X13_Y2_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.602 ns) 11.406 ns inst12~_emulated 7 REG LCFF_X25_Y7_N9 1 " "Info: 7: + IC(1.753 ns) + CELL(0.602 ns) = 11.406 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.085 ns ( 35.81 % ) " "Info: Total cell delay = 4.085 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.321 ns ( 64.19 % ) " "Info: Total interconnect delay = 7.321 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.406 ns" { PR2 inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.406 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 2.021ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR2 source 11.406 ns - Longest register " "Info: - Longest clock path from clock \"PR2\" to source register is 11.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR2 1 CLK PIN_81 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_81; Fanout = 3; CLK Node = 'PR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR2 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 32 440 608 48 "PR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.322 ns) 3.246 ns inst9~head_lut 2 COMB LCCOMB_X13_Y2_N0 3 " "Info: 2: + IC(2.021 ns) + CELL(0.322 ns) = 3.246 ns; Loc. = LCCOMB_X13_Y2_N0; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { PR2 inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.879 ns) 4.969 ns inst10~_emulated 3 REG LCFF_X13_Y4_N9 1 " "Info: 3: + IC(0.844 ns) + CELL(0.879 ns) = 4.969 ns; Loc. = LCFF_X13_Y4_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.322 ns) 6.229 ns inst10~head_lut 4 COMB LCCOMB_X13_Y2_N2 3 " "Info: 4: + IC(0.938 ns) + CELL(0.322 ns) = 6.229 ns; Loc. = LCCOMB_X13_Y2_N2; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.879 ns) 7.946 ns inst11~_emulated 5 REG LCFF_X13_Y4_N11 1 " "Info: 5: + IC(0.838 ns) + CELL(0.879 ns) = 7.946 ns; Loc. = LCFF_X13_Y4_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.178 ns) 9.051 ns inst11~head_lut 6 COMB LCCOMB_X13_Y2_N4 3 " "Info: 6: + IC(0.927 ns) + CELL(0.178 ns) = 9.051 ns; Loc. = LCCOMB_X13_Y2_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.602 ns) 11.406 ns inst12~_emulated 7 REG LCFF_X25_Y7_N9 1 " "Info: 7: + IC(1.753 ns) + CELL(0.602 ns) = 11.406 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.085 ns ( 35.81 % ) " "Info: Total cell delay = 4.085 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.321 ns ( 64.19 % ) " "Info: Total interconnect delay = 7.321 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.406 ns" { PR2 inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.406 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 2.021ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.406 ns" { PR2 inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.406 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 2.021ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.993 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 1.308ns 1.233ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.406 ns" { PR2 inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.406 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 2.021ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR3 register inst12~_emulated register inst12~_emulated 309.41 MHz 3.232 ns Internal " "Info: Clock \"PR3\" has Internal fmax of 309.41 MHz between source register \"inst12~_emulated\" and destination register \"inst12~_emulated\" (period= 3.232 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.993 ns + Longest register register " "Info: + Longest register to register delay is 2.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12~_emulated 1 REG LCFF_X25_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.178 ns) 1.486 ns inst12~head_lut 2 COMB LCCOMB_X24_Y1_N24 3 " "Info: 2: + IC(1.308 ns) + CELL(0.178 ns) = 1.486 ns; Loc. = LCCOMB_X24_Y1_N24; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.178 ns) 2.897 ns inst12~data_lut 3 COMB LCCOMB_X25_Y7_N8 1 " "Info: 3: + IC(1.233 ns) + CELL(0.178 ns) = 2.897 ns; Loc. = LCCOMB_X25_Y7_N8; Fanout = 1; COMB Node = 'inst12~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { inst12~head_lut inst12~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.993 ns inst12~_emulated 4 REG LCFF_X25_Y7_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.993 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 15.10 % ) " "Info: Total cell delay = 0.452 ns ( 15.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.541 ns ( 84.90 % ) " "Info: Total interconnect delay = 2.541 ns ( 84.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.993 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 1.308ns 1.233ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR3 destination 8.245 ns + Shortest register " "Info: + Shortest clock path from clock \"PR3\" to destination register is 8.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR3 1 CLK PIN_82 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'PR3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR3 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -40 656 824 -24 "PR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.178 ns) 3.068 ns inst10~head_lut 2 COMB LCCOMB_X13_Y2_N2 3 " "Info: 2: + IC(1.987 ns) + CELL(0.178 ns) = 3.068 ns; Loc. = LCCOMB_X13_Y2_N2; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { PR3 inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.879 ns) 4.785 ns inst11~_emulated 3 REG LCFF_X13_Y4_N11 1 " "Info: 3: + IC(0.838 ns) + CELL(0.879 ns) = 4.785 ns; Loc. = LCFF_X13_Y4_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.178 ns) 5.890 ns inst11~head_lut 4 COMB LCCOMB_X13_Y2_N4 3 " "Info: 4: + IC(0.927 ns) + CELL(0.178 ns) = 5.890 ns; Loc. = LCCOMB_X13_Y2_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.602 ns) 8.245 ns inst12~_emulated 5 REG LCFF_X25_Y7_N9 1 " "Info: 5: + IC(1.753 ns) + CELL(0.602 ns) = 8.245 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.740 ns ( 33.23 % ) " "Info: Total cell delay = 2.740 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.505 ns ( 66.77 % ) " "Info: Total interconnect delay = 5.505 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.245 ns" { PR3 inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.245 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.987ns 0.838ns 0.927ns 1.753ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR3 source 8.245 ns - Longest register " "Info: - Longest clock path from clock \"PR3\" to source register is 8.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR3 1 CLK PIN_82 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'PR3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR3 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -40 656 824 -24 "PR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.178 ns) 3.068 ns inst10~head_lut 2 COMB LCCOMB_X13_Y2_N2 3 " "Info: 2: + IC(1.987 ns) + CELL(0.178 ns) = 3.068 ns; Loc. = LCCOMB_X13_Y2_N2; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { PR3 inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.879 ns) 4.785 ns inst11~_emulated 3 REG LCFF_X13_Y4_N11 1 " "Info: 3: + IC(0.838 ns) + CELL(0.879 ns) = 4.785 ns; Loc. = LCFF_X13_Y4_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.178 ns) 5.890 ns inst11~head_lut 4 COMB LCCOMB_X13_Y2_N4 3 " "Info: 4: + IC(0.927 ns) + CELL(0.178 ns) = 5.890 ns; Loc. = LCCOMB_X13_Y2_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.602 ns) 8.245 ns inst12~_emulated 5 REG LCFF_X25_Y7_N9 1 " "Info: 5: + IC(1.753 ns) + CELL(0.602 ns) = 8.245 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.740 ns ( 33.23 % ) " "Info: Total cell delay = 2.740 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.505 ns ( 66.77 % ) " "Info: Total interconnect delay = 5.505 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.245 ns" { PR3 inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.245 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.987ns 0.838ns 0.927ns 1.753ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.245 ns" { PR3 inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.245 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.987ns 0.838ns 0.927ns 1.753ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.993 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 1.308ns 1.233ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.245 ns" { PR3 inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.245 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.987ns 0.838ns 0.927ns 1.753ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR4 register inst12~_emulated register inst12~_emulated 309.41 MHz 3.232 ns Internal " "Info: Clock \"PR4\" has Internal fmax of 309.41 MHz between source register \"inst12~_emulated\" and destination register \"inst12~_emulated\" (period= 3.232 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.993 ns + Longest register register " "Info: + Longest register to register delay is 2.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12~_emulated 1 REG LCFF_X25_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.178 ns) 1.486 ns inst12~head_lut 2 COMB LCCOMB_X24_Y1_N24 3 " "Info: 2: + IC(1.308 ns) + CELL(0.178 ns) = 1.486 ns; Loc. = LCCOMB_X24_Y1_N24; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.178 ns) 2.897 ns inst12~data_lut 3 COMB LCCOMB_X25_Y7_N8 1 " "Info: 3: + IC(1.233 ns) + CELL(0.178 ns) = 2.897 ns; Loc. = LCCOMB_X25_Y7_N8; Fanout = 1; COMB Node = 'inst12~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { inst12~head_lut inst12~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.993 ns inst12~_emulated 4 REG LCFF_X25_Y7_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.993 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 15.10 % ) " "Info: Total cell delay = 0.452 ns ( 15.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.541 ns ( 84.90 % ) " "Info: Total interconnect delay = 2.541 ns ( 84.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.993 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 1.308ns 1.233ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR4 destination 5.579 ns + Shortest register " "Info: + Shortest clock path from clock \"PR4\" to destination register is 5.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns PR4 1 CLK PIN_84 3 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 3; CLK Node = 'PR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR4 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -104 896 1064 -88 "PR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.322 ns) 3.224 ns inst11~head_lut 2 COMB LCCOMB_X13_Y2_N4 3 " "Info: 2: + IC(2.009 ns) + CELL(0.322 ns) = 3.224 ns; Loc. = LCCOMB_X13_Y2_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { PR4 inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.602 ns) 5.579 ns inst12~_emulated 3 REG LCFF_X25_Y7_N9 1 " "Info: 3: + IC(1.753 ns) + CELL(0.602 ns) = 5.579 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 32.57 % ) " "Info: Total cell delay = 1.817 ns ( 32.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.762 ns ( 67.43 % ) " "Info: Total interconnect delay = 3.762 ns ( 67.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.579 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.579 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 2.009ns 1.753ns } { 0.000ns 0.893ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR4 source 5.579 ns - Longest register " "Info: - Longest clock path from clock \"PR4\" to source register is 5.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns PR4 1 CLK PIN_84 3 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 3; CLK Node = 'PR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR4 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -104 896 1064 -88 "PR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.322 ns) 3.224 ns inst11~head_lut 2 COMB LCCOMB_X13_Y2_N4 3 " "Info: 2: + IC(2.009 ns) + CELL(0.322 ns) = 3.224 ns; Loc. = LCCOMB_X13_Y2_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { PR4 inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.602 ns) 5.579 ns inst12~_emulated 3 REG LCFF_X25_Y7_N9 1 " "Info: 3: + IC(1.753 ns) + CELL(0.602 ns) = 5.579 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 32.57 % ) " "Info: Total cell delay = 1.817 ns ( 32.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.762 ns ( 67.43 % ) " "Info: Total interconnect delay = 3.762 ns ( 67.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.579 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.579 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 2.009ns 1.753ns } { 0.000ns 0.893ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.579 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.579 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 2.009ns 1.753ns } { 0.000ns 0.893ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.993 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 1.308ns 1.233ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.579 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.579 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 2.009ns 1.753ns } { 0.000ns 0.893ns 0.322ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PR5 register register inst13~_emulated inst13~_emulated 405.02 MHz Internal " "Info: Clock \"PR5\" Internal fmax is restricted to 405.02 MHz between source register \"inst13~_emulated\" and destination register \"inst13~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.134 ns + Longest register register " "Info: + Longest register to register delay is 1.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst13~_emulated 1 REG LCFF_X24_Y1_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y1_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.178 ns) 0.545 ns inst13~head_lut 2 COMB LCCOMB_X24_Y1_N12 3 " "Info: 2: + IC(0.367 ns) + CELL(0.178 ns) = 0.545 ns; Loc. = LCCOMB_X24_Y1_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.178 ns) 1.038 ns inst13~data_lut 3 COMB LCCOMB_X24_Y1_N26 1 " "Info: 3: + IC(0.315 ns) + CELL(0.178 ns) = 1.038 ns; Loc. = LCCOMB_X24_Y1_N26; Fanout = 1; COMB Node = 'inst13~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { inst13~head_lut inst13~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.134 ns inst13~_emulated 4 REG LCFF_X24_Y1_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.134 ns; Loc. = LCFF_X24_Y1_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 39.86 % ) " "Info: Total cell delay = 0.452 ns ( 39.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.682 ns ( 60.14 % ) " "Info: Total interconnect delay = 0.682 ns ( 60.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { inst13~_emulated inst13~head_lut inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.134 ns" { inst13~_emulated {} inst13~head_lut {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.367ns 0.315ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR5 destination 3.489 ns + Shortest register " "Info: + Shortest clock path from clock \"PR5\" to destination register is 3.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns PR5 1 CLK PIN_86 3 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_86; Fanout = 3; CLK Node = 'PR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR5 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -160 1128 1296 -144 "PR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.542 ns) 2.606 ns inst12~head_lut 2 COMB LCCOMB_X24_Y1_N24 3 " "Info: 2: + IC(1.171 ns) + CELL(0.542 ns) = 2.606 ns; Loc. = LCCOMB_X24_Y1_N24; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { PR5 inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.602 ns) 3.489 ns inst13~_emulated 3 REG LCFF_X24_Y1_N27 1 " "Info: 3: + IC(0.281 ns) + CELL(0.602 ns) = 3.489 ns; Loc. = LCFF_X24_Y1_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.037 ns ( 58.38 % ) " "Info: Total cell delay = 2.037 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.452 ns ( 41.62 % ) " "Info: Total interconnect delay = 1.452 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.489 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.489 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.171ns 0.281ns } { 0.000ns 0.893ns 0.542ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR5 source 3.489 ns - Longest register " "Info: - Longest clock path from clock \"PR5\" to source register is 3.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns PR5 1 CLK PIN_86 3 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_86; Fanout = 3; CLK Node = 'PR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR5 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -160 1128 1296 -144 "PR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.542 ns) 2.606 ns inst12~head_lut 2 COMB LCCOMB_X24_Y1_N24 3 " "Info: 2: + IC(1.171 ns) + CELL(0.542 ns) = 2.606 ns; Loc. = LCCOMB_X24_Y1_N24; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { PR5 inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.602 ns) 3.489 ns inst13~_emulated 3 REG LCFF_X24_Y1_N27 1 " "Info: 3: + IC(0.281 ns) + CELL(0.602 ns) = 3.489 ns; Loc. = LCFF_X24_Y1_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.037 ns ( 58.38 % ) " "Info: Total cell delay = 2.037 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.452 ns ( 41.62 % ) " "Info: Total interconnect delay = 1.452 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.489 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.489 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.171ns 0.281ns } { 0.000ns 0.893ns 0.542ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.489 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.489 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.171ns 0.281ns } { 0.000ns 0.893ns 0.542ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { inst13~_emulated inst13~head_lut inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.134 ns" { inst13~_emulated {} inst13~head_lut {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.367ns 0.315ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.489 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.489 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.171ns 0.281ns } { 0.000ns 0.893ns 0.542ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst13~_emulated {} } {  } {  } "" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PR6 register register inst14~_emulated inst14~_emulated 405.02 MHz Internal " "Info: Clock \"PR6\" Internal fmax is restricted to 405.02 MHz between source register \"inst14~_emulated\" and destination register \"inst14~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.113 ns + Longest register register " "Info: + Longest register to register delay is 1.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X24_Y1_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.178 ns) 0.545 ns inst14~head_lut 2 COMB LCCOMB_X24_Y1_N0 2 " "Info: 2: + IC(0.367 ns) + CELL(0.178 ns) = 0.545 ns; Loc. = LCCOMB_X24_Y1_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.017 ns inst14~data_lut 3 COMB LCCOMB_X24_Y1_N30 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.017 ns; Loc. = LCCOMB_X24_Y1_N30; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.113 ns inst14~_emulated 4 REG LCFF_X24_Y1_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.113 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 40.61 % ) " "Info: Total cell delay = 0.452 ns ( 40.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.661 ns ( 59.39 % ) " "Info: Total interconnect delay = 0.661 ns ( 59.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.113 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.367ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR6 destination 3.495 ns + Shortest register " "Info: + Shortest clock path from clock \"PR6\" to destination register is 3.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR6 1 CLK PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'PR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -240 1344 1512 -224 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.542 ns) 2.604 ns inst13~head_lut 2 COMB LCCOMB_X24_Y1_N12 3 " "Info: 2: + IC(1.159 ns) + CELL(0.542 ns) = 2.604 ns; Loc. = LCCOMB_X24_Y1_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.602 ns) 3.495 ns inst14~_emulated 3 REG LCFF_X24_Y1_N31 1 " "Info: 3: + IC(0.289 ns) + CELL(0.602 ns) = 3.495 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 58.57 % ) " "Info: Total cell delay = 2.047 ns ( 58.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 41.43 % ) " "Info: Total interconnect delay = 1.448 ns ( 41.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.495 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.495 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.159ns 0.289ns } { 0.000ns 0.903ns 0.542ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR6 source 3.495 ns - Longest register " "Info: - Longest clock path from clock \"PR6\" to source register is 3.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR6 1 CLK PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'PR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -240 1344 1512 -224 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.542 ns) 2.604 ns inst13~head_lut 2 COMB LCCOMB_X24_Y1_N12 3 " "Info: 2: + IC(1.159 ns) + CELL(0.542 ns) = 2.604 ns; Loc. = LCCOMB_X24_Y1_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.602 ns) 3.495 ns inst14~_emulated 3 REG LCFF_X24_Y1_N31 1 " "Info: 3: + IC(0.289 ns) + CELL(0.602 ns) = 3.495 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 58.57 % ) " "Info: Total cell delay = 2.047 ns ( 58.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 41.43 % ) " "Info: Total interconnect delay = 1.448 ns ( 41.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.495 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.495 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.159ns 0.289ns } { 0.000ns 0.903ns 0.542ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.495 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.495 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.159ns 0.289ns } { 0.000ns 0.903ns 0.542ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.113 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.367ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.495 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.495 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.159ns 0.289ns } { 0.000ns 0.903ns 0.542ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst14~_emulated {} } {  } {  } "" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst14~_emulated inst14~_emulated CLR 16.984 ns " "Info: Found hold time violation between source  pin or register \"inst14~_emulated\" and destination pin or register \"inst14~_emulated\" for clock \"CLR\" (Hold time is 16.984 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "18.088 ns + Largest " "Info: + Largest clock skew is 18.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 22.558 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 22.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns CLR 1 CLK PIN_206 24 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.334 ns) + CELL(0.521 ns) 3.788 ns inst3~head_lut 2 COMB LCCOMB_X13_Y2_N18 3 " "Info: 2: + IC(2.334 ns) + CELL(0.521 ns) = 3.788 ns; Loc. = LCCOMB_X13_Y2_N18; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLR inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 4.949 ns inst8~_emulated 3 REG LCFF_X13_Y2_N29 1 " "Info: 3: + IC(0.282 ns) + CELL(0.879 ns) = 4.949 ns; Loc. = LCFF_X13_Y2_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.178 ns) 5.484 ns inst8~head_lut 4 COMB LCCOMB_X13_Y2_N30 3 " "Info: 4: + IC(0.357 ns) + CELL(0.178 ns) = 5.484 ns; Loc. = LCCOMB_X13_Y2_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.879 ns) 8.040 ns inst9~_emulated 5 REG LCFF_X31_Y5_N17 1 " "Info: 5: + IC(1.677 ns) + CELL(0.879 ns) = 8.040 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.178 ns) 10.039 ns inst9~head_lut 6 COMB LCCOMB_X13_Y2_N0 3 " "Info: 6: + IC(1.821 ns) + CELL(0.178 ns) = 10.039 ns; Loc. = LCCOMB_X13_Y2_N0; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.879 ns) 11.762 ns inst10~_emulated 7 REG LCFF_X13_Y4_N9 1 " "Info: 7: + IC(0.844 ns) + CELL(0.879 ns) = 11.762 ns; Loc. = LCFF_X13_Y4_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.322 ns) 13.022 ns inst10~head_lut 8 COMB LCCOMB_X13_Y2_N2 3 " "Info: 8: + IC(0.938 ns) + CELL(0.322 ns) = 13.022 ns; Loc. = LCCOMB_X13_Y2_N2; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.879 ns) 14.739 ns inst11~_emulated 9 REG LCFF_X13_Y4_N11 1 " "Info: 9: + IC(0.838 ns) + CELL(0.879 ns) = 14.739 ns; Loc. = LCFF_X13_Y4_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.178 ns) 15.844 ns inst11~head_lut 10 COMB LCCOMB_X13_Y2_N4 3 " "Info: 10: + IC(0.927 ns) + CELL(0.178 ns) = 15.844 ns; Loc. = LCCOMB_X13_Y2_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.879 ns) 18.476 ns inst12~_emulated 11 REG LCFF_X25_Y7_N9 1 " "Info: 11: + IC(1.753 ns) + CELL(0.879 ns) = 18.476 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.178 ns) 19.962 ns inst12~head_lut 12 COMB LCCOMB_X24_Y1_N24 3 " "Info: 12: + IC(1.308 ns) + CELL(0.178 ns) = 19.962 ns; Loc. = LCCOMB_X24_Y1_N24; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.879 ns) 21.122 ns inst13~_emulated 13 REG LCFF_X24_Y1_N27 1 " "Info: 13: + IC(0.281 ns) + CELL(0.879 ns) = 21.122 ns; Loc. = LCFF_X24_Y1_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.178 ns) 21.667 ns inst13~head_lut 14 COMB LCCOMB_X24_Y1_N12 3 " "Info: 14: + IC(0.367 ns) + CELL(0.178 ns) = 21.667 ns; Loc. = LCCOMB_X24_Y1_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.602 ns) 22.558 ns inst14~_emulated 15 REG LCFF_X24_Y1_N31 1 " "Info: 15: + IC(0.289 ns) + CELL(0.602 ns) = 22.558 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.542 ns ( 37.87 % ) " "Info: Total cell delay = 8.542 ns ( 37.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.016 ns ( 62.13 % ) " "Info: Total interconnect delay = 14.016 ns ( 62.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.558 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.558 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.334ns 0.282ns 0.357ns 1.677ns 1.821ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns 1.308ns 0.281ns 0.367ns 0.289ns } { 0.000ns 0.933ns 0.521ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 4.470 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 4.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns CLR 1 CLK PIN_206 24 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.322 ns) 3.579 ns inst13~head_lut 2 COMB LCCOMB_X24_Y1_N12 3 " "Info: 2: + IC(2.324 ns) + CELL(0.322 ns) = 3.579 ns; Loc. = LCCOMB_X24_Y1_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { CLR inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.602 ns) 4.470 ns inst14~_emulated 3 REG LCFF_X24_Y1_N31 1 " "Info: 3: + IC(0.289 ns) + CELL(0.602 ns) = 4.470 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 41.54 % ) " "Info: Total cell delay = 1.857 ns ( 41.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.613 ns ( 58.46 % ) " "Info: Total interconnect delay = 2.613 ns ( 58.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.289ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.558 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.558 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.334ns 0.282ns 0.357ns 1.677ns 1.821ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns 1.308ns 0.281ns 0.367ns 0.289ns } { 0.000ns 0.933ns 0.521ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.289ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.113 ns - Shortest register register " "Info: - Shortest register to register delay is 1.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X24_Y1_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.178 ns) 0.545 ns inst14~head_lut 2 COMB LCCOMB_X24_Y1_N0 2 " "Info: 2: + IC(0.367 ns) + CELL(0.178 ns) = 0.545 ns; Loc. = LCCOMB_X24_Y1_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.017 ns inst14~data_lut 3 COMB LCCOMB_X24_Y1_N30 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.017 ns; Loc. = LCCOMB_X24_Y1_N30; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.113 ns inst14~_emulated 4 REG LCFF_X24_Y1_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.113 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 40.61 % ) " "Info: Total cell delay = 0.452 ns ( 40.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.661 ns ( 59.39 % ) " "Info: Total interconnect delay = 0.661 ns ( 59.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.113 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.367ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.558 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.558 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.334ns 0.282ns 0.357ns 1.677ns 1.821ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns 1.308ns 0.281ns 0.367ns 0.289ns } { 0.000ns 0.933ns 0.521ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.289ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.113 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.367ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst14~_emulated CLR PR6 5.046 ns register " "Info: tsu for register \"inst14~_emulated\" (data pin = \"CLR\", clock pin = \"PR6\") is 5.046 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.579 ns + Longest pin register " "Info: + Longest pin to register delay is 8.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns CLR 1 CLK PIN_206 24 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.557 ns) + CELL(0.521 ns) 8.011 ns inst14~head_lut 2 COMB LCCOMB_X24_Y1_N0 2 " "Info: 2: + IC(6.557 ns) + CELL(0.521 ns) = 8.011 ns; Loc. = LCCOMB_X24_Y1_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.078 ns" { CLR inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 8.483 ns inst14~data_lut 3 COMB LCCOMB_X24_Y1_N30 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 8.483 ns; Loc. = LCCOMB_X24_Y1_N30; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.579 ns inst14~_emulated 4 REG LCFF_X24_Y1_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.579 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.728 ns ( 20.14 % ) " "Info: Total cell delay = 1.728 ns ( 20.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.851 ns ( 79.86 % ) " "Info: Total interconnect delay = 6.851 ns ( 79.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { CLR inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { CLR {} CLR~combout {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 6.557ns 0.294ns 0.000ns } { 0.000ns 0.933ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR6 destination 3.495 ns - Shortest register " "Info: - Shortest clock path from clock \"PR6\" to destination register is 3.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR6 1 CLK PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'PR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -240 1344 1512 -224 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.542 ns) 2.604 ns inst13~head_lut 2 COMB LCCOMB_X24_Y1_N12 3 " "Info: 2: + IC(1.159 ns) + CELL(0.542 ns) = 2.604 ns; Loc. = LCCOMB_X24_Y1_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.602 ns) 3.495 ns inst14~_emulated 3 REG LCFF_X24_Y1_N31 1 " "Info: 3: + IC(0.289 ns) + CELL(0.602 ns) = 3.495 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 58.57 % ) " "Info: Total cell delay = 2.047 ns ( 58.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 41.43 % ) " "Info: Total interconnect delay = 1.448 ns ( 41.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.495 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.495 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.159ns 0.289ns } { 0.000ns 0.903ns 0.542ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { CLR inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { CLR {} CLR~combout {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 6.557ns 0.294ns 0.000ns } { 0.000ns 0.933ns 0.521ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.495 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.495 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.159ns 0.289ns } { 0.000ns 0.903ns 0.542ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK q7 inst14~_emulated 29.514 ns register " "Info: tco from clock \"CLK\" to destination pin \"q7\" through register \"inst14~_emulated\" is 29.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 23.076 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 23.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 -24 144 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.879 ns) 3.622 ns inst3~_emulated 2 REG LCFF_X13_Y2_N9 1 " "Info: 2: + IC(1.667 ns) + CELL(0.879 ns) = 3.622 ns; Loc. = LCFF_X13_Y2_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.322 ns) 4.306 ns inst3~head_lut 3 COMB LCCOMB_X13_Y2_N18 3 " "Info: 3: + IC(0.362 ns) + CELL(0.322 ns) = 4.306 ns; Loc. = LCCOMB_X13_Y2_N18; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 5.467 ns inst8~_emulated 4 REG LCFF_X13_Y2_N29 1 " "Info: 4: + IC(0.282 ns) + CELL(0.879 ns) = 5.467 ns; Loc. = LCFF_X13_Y2_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.178 ns) 6.002 ns inst8~head_lut 5 COMB LCCOMB_X13_Y2_N30 3 " "Info: 5: + IC(0.357 ns) + CELL(0.178 ns) = 6.002 ns; Loc. = LCCOMB_X13_Y2_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.879 ns) 8.558 ns inst9~_emulated 6 REG LCFF_X31_Y5_N17 1 " "Info: 6: + IC(1.677 ns) + CELL(0.879 ns) = 8.558 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.178 ns) 10.557 ns inst9~head_lut 7 COMB LCCOMB_X13_Y2_N0 3 " "Info: 7: + IC(1.821 ns) + CELL(0.178 ns) = 10.557 ns; Loc. = LCCOMB_X13_Y2_N0; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.879 ns) 12.280 ns inst10~_emulated 8 REG LCFF_X13_Y4_N9 1 " "Info: 8: + IC(0.844 ns) + CELL(0.879 ns) = 12.280 ns; Loc. = LCFF_X13_Y4_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.322 ns) 13.540 ns inst10~head_lut 9 COMB LCCOMB_X13_Y2_N2 3 " "Info: 9: + IC(0.938 ns) + CELL(0.322 ns) = 13.540 ns; Loc. = LCCOMB_X13_Y2_N2; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.879 ns) 15.257 ns inst11~_emulated 10 REG LCFF_X13_Y4_N11 1 " "Info: 10: + IC(0.838 ns) + CELL(0.879 ns) = 15.257 ns; Loc. = LCFF_X13_Y4_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.178 ns) 16.362 ns inst11~head_lut 11 COMB LCCOMB_X13_Y2_N4 3 " "Info: 11: + IC(0.927 ns) + CELL(0.178 ns) = 16.362 ns; Loc. = LCCOMB_X13_Y2_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.879 ns) 18.994 ns inst12~_emulated 12 REG LCFF_X25_Y7_N9 1 " "Info: 12: + IC(1.753 ns) + CELL(0.879 ns) = 18.994 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.178 ns) 20.480 ns inst12~head_lut 13 COMB LCCOMB_X24_Y1_N24 3 " "Info: 13: + IC(1.308 ns) + CELL(0.178 ns) = 20.480 ns; Loc. = LCCOMB_X24_Y1_N24; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.879 ns) 21.640 ns inst13~_emulated 14 REG LCFF_X24_Y1_N27 1 " "Info: 14: + IC(0.281 ns) + CELL(0.879 ns) = 21.640 ns; Loc. = LCFF_X24_Y1_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.178 ns) 22.185 ns inst13~head_lut 15 COMB LCCOMB_X24_Y1_N12 3 " "Info: 15: + IC(0.367 ns) + CELL(0.178 ns) = 22.185 ns; Loc. = LCCOMB_X24_Y1_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.602 ns) 23.076 ns inst14~_emulated 16 REG LCFF_X24_Y1_N31 1 " "Info: 16: + IC(0.289 ns) + CELL(0.602 ns) = 23.076 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.365 ns ( 40.58 % ) " "Info: Total cell delay = 9.365 ns ( 40.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.711 ns ( 59.42 % ) " "Info: Total interconnect delay = 13.711 ns ( 59.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.076 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "23.076 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.667ns 0.362ns 0.282ns 0.357ns 1.677ns 1.821ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns 1.308ns 0.281ns 0.367ns 0.289ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.161 ns + Longest register pin " "Info: + Longest register to pin delay is 6.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X24_Y1_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.178 ns) 0.545 ns inst14~head_lut 2 COMB LCCOMB_X24_Y1_N0 2 " "Info: 2: + IC(0.367 ns) + CELL(0.178 ns) = 0.545 ns; Loc. = LCCOMB_X24_Y1_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(2.900 ns) 6.161 ns q7 3 PIN PIN_150 0 " "Info: 3: + IC(2.716 ns) + CELL(2.900 ns) = 6.161 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'q7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.616 ns" { inst14~head_lut q7 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 128 2152 2328 144 "q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.078 ns ( 49.96 % ) " "Info: Total cell delay = 3.078 ns ( 49.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 50.04 % ) " "Info: Total interconnect delay = 3.083 ns ( 50.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.161 ns" { inst14~_emulated inst14~head_lut q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.161 ns" { inst14~_emulated {} inst14~head_lut {} q7 {} } { 0.000ns 0.367ns 2.716ns } { 0.000ns 0.178ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.076 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "23.076 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.667ns 0.362ns 0.282ns 0.357ns 1.677ns 1.821ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns 1.308ns 0.281ns 0.367ns 0.289ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.161 ns" { inst14~_emulated inst14~head_lut q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.161 ns" { inst14~_emulated {} inst14~head_lut {} q7 {} } { 0.000ns 0.367ns 2.716ns } { 0.000ns 0.178ns 2.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR q7 13.627 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"q7\" is 13.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns CLR 1 CLK PIN_206 24 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.557 ns) + CELL(0.521 ns) 8.011 ns inst14~head_lut 2 COMB LCCOMB_X24_Y1_N0 2 " "Info: 2: + IC(6.557 ns) + CELL(0.521 ns) = 8.011 ns; Loc. = LCCOMB_X24_Y1_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.078 ns" { CLR inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(2.900 ns) 13.627 ns q7 3 PIN PIN_150 0 " "Info: 3: + IC(2.716 ns) + CELL(2.900 ns) = 13.627 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'q7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.616 ns" { inst14~head_lut q7 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 128 2152 2328 144 "q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.354 ns ( 31.95 % ) " "Info: Total cell delay = 4.354 ns ( 31.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.273 ns ( 68.05 % ) " "Info: Total interconnect delay = 9.273 ns ( 68.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.627 ns" { CLR inst14~head_lut q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.627 ns" { CLR {} CLR~combout {} inst14~head_lut {} q7 {} } { 0.000ns 0.000ns 6.557ns 2.716ns } { 0.000ns 0.933ns 0.521ns 2.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst13~_emulated PR6 CLK 18.456 ns register " "Info: th for register \"inst13~_emulated\" (data pin = \"PR6\", clock pin = \"CLK\") is 18.456 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 21.363 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 21.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 -24 144 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.879 ns) 3.622 ns inst3~_emulated 2 REG LCFF_X13_Y2_N9 1 " "Info: 2: + IC(1.667 ns) + CELL(0.879 ns) = 3.622 ns; Loc. = LCFF_X13_Y2_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.322 ns) 4.306 ns inst3~head_lut 3 COMB LCCOMB_X13_Y2_N18 3 " "Info: 3: + IC(0.362 ns) + CELL(0.322 ns) = 4.306 ns; Loc. = LCCOMB_X13_Y2_N18; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 5.467 ns inst8~_emulated 4 REG LCFF_X13_Y2_N29 1 " "Info: 4: + IC(0.282 ns) + CELL(0.879 ns) = 5.467 ns; Loc. = LCFF_X13_Y2_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.178 ns) 6.002 ns inst8~head_lut 5 COMB LCCOMB_X13_Y2_N30 3 " "Info: 5: + IC(0.357 ns) + CELL(0.178 ns) = 6.002 ns; Loc. = LCCOMB_X13_Y2_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.879 ns) 8.558 ns inst9~_emulated 6 REG LCFF_X31_Y5_N17 1 " "Info: 6: + IC(1.677 ns) + CELL(0.879 ns) = 8.558 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.178 ns) 10.557 ns inst9~head_lut 7 COMB LCCOMB_X13_Y2_N0 3 " "Info: 7: + IC(1.821 ns) + CELL(0.178 ns) = 10.557 ns; Loc. = LCCOMB_X13_Y2_N0; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.879 ns) 12.280 ns inst10~_emulated 8 REG LCFF_X13_Y4_N9 1 " "Info: 8: + IC(0.844 ns) + CELL(0.879 ns) = 12.280 ns; Loc. = LCFF_X13_Y4_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.322 ns) 13.540 ns inst10~head_lut 9 COMB LCCOMB_X13_Y2_N2 3 " "Info: 9: + IC(0.938 ns) + CELL(0.322 ns) = 13.540 ns; Loc. = LCCOMB_X13_Y2_N2; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.879 ns) 15.257 ns inst11~_emulated 10 REG LCFF_X13_Y4_N11 1 " "Info: 10: + IC(0.838 ns) + CELL(0.879 ns) = 15.257 ns; Loc. = LCFF_X13_Y4_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.178 ns) 16.362 ns inst11~head_lut 11 COMB LCCOMB_X13_Y2_N4 3 " "Info: 11: + IC(0.927 ns) + CELL(0.178 ns) = 16.362 ns; Loc. = LCCOMB_X13_Y2_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.879 ns) 18.994 ns inst12~_emulated 12 REG LCFF_X25_Y7_N9 1 " "Info: 12: + IC(1.753 ns) + CELL(0.879 ns) = 18.994 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.178 ns) 20.480 ns inst12~head_lut 13 COMB LCCOMB_X24_Y1_N24 3 " "Info: 13: + IC(1.308 ns) + CELL(0.178 ns) = 20.480 ns; Loc. = LCCOMB_X24_Y1_N24; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.602 ns) 21.363 ns inst13~_emulated 14 REG LCFF_X24_Y1_N27 1 " "Info: 14: + IC(0.281 ns) + CELL(0.602 ns) = 21.363 ns; Loc. = LCFF_X24_Y1_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.308 ns ( 38.89 % ) " "Info: Total cell delay = 8.308 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.055 ns ( 61.11 % ) " "Info: Total interconnect delay = 13.055 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.363 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.363 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.667ns 0.362ns 0.282ns 0.357ns 1.677ns 1.821ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns 1.308ns 0.281ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.193 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR6 1 CLK PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'PR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -240 1344 1512 -224 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.542 ns) 2.604 ns inst13~head_lut 2 COMB LCCOMB_X24_Y1_N12 3 " "Info: 2: + IC(1.159 ns) + CELL(0.542 ns) = 2.604 ns; Loc. = LCCOMB_X24_Y1_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.178 ns) 3.097 ns inst13~data_lut 3 COMB LCCOMB_X24_Y1_N26 1 " "Info: 3: + IC(0.315 ns) + CELL(0.178 ns) = 3.097 ns; Loc. = LCCOMB_X24_Y1_N26; Fanout = 1; COMB Node = 'inst13~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { inst13~head_lut inst13~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.193 ns inst13~_emulated 4 REG LCFF_X24_Y1_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.193 ns; Loc. = LCFF_X24_Y1_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.719 ns ( 53.84 % ) " "Info: Total cell delay = 1.719 ns ( 53.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.474 ns ( 46.16 % ) " "Info: Total interconnect delay = 1.474 ns ( 46.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.193 ns" { PR6 inst13~head_lut inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.193 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.159ns 0.315ns 0.000ns } { 0.000ns 0.903ns 0.542ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.363 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.363 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.667ns 0.362ns 0.282ns 0.357ns 1.677ns 1.821ns 0.844ns 0.938ns 0.838ns 0.927ns 1.753ns 1.308ns 0.281ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.193 ns" { PR6 inst13~head_lut inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.193 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.159ns 0.315ns 0.000ns } { 0.000ns 0.903ns 0.542ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 21:03:33 2021 " "Info: Processing ended: Thu May 13 21:03:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Info: Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
