

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14'
================================================================
* Date:           Tue May 13 12:46:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    15909|    15909|  0.127 ms|  0.127 ms|  15877|  15877|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_98_13_VITIS_LOOP_100_14  |    15907|    15907|        33|          1|          1|  15876|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [HLS_Convolution/sources/conv2d.c:100]   --->   Operation 36 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 37 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 38 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln98_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln98"   --->   Operation 39 'read' 'zext_ln98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%out_image_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_image"   --->   Operation 40 'read' 'out_image_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln98_cast = zext i16 %zext_ln98_read"   --->   Operation 41 'zext' 'zext_ln98_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten27"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln98 = store i7 0, i7 %row" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 44 'store' 'store_ln98' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln100 = store i7 0, i7 %col" [HLS_Convolution/sources/conv2d.c:100]   --->   Operation 45 'store' 'store_ln100' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc182"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i14 %indvar_flatten27" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 47 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.81ns)   --->   "%icmp_ln98 = icmp_eq  i14 %indvar_flatten27_load, i14 15876" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 49 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.81ns)   --->   "%add_ln98_1 = add i14 %indvar_flatten27_load, i14 1" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 50 'add' 'add_ln98_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.inc185, void %for.end187.exitStub" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 51 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%col_load = load i7 %col" [HLS_Convolution/sources/conv2d.c:100]   --->   Operation 52 'load' 'col_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.87ns)   --->   "%icmp_ln100 = icmp_eq  i7 %col_load, i7 126" [HLS_Convolution/sources/conv2d.c:100]   --->   Operation 53 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln98)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.99ns)   --->   "%select_ln98 = select i1 %icmp_ln100, i7 0, i7 %col_load" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 54 'select' 'select_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln98 = store i14 %add_ln98_1, i14 %indvar_flatten27" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 55 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%row_load = load i7 %row" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 56 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.87ns)   --->   "%add_ln98 = add i7 %row_load, i7 1" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 57 'add' 'add_ln98' <Predicate = (icmp_ln100)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.99ns)   --->   "%select_ln98_1 = select i1 %icmp_ln100, i7 %add_ln98, i7 %row_load" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 58 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.87ns)   --->   "%add_ln100 = add i7 %select_ln98, i7 1" [HLS_Convolution/sources/conv2d.c:100]   --->   Operation 59 'add' 'add_ln100' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln98 = store i7 %select_ln98_1, i7 %row" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 60 'store' 'store_ln98' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln100 = store i7 %add_ln100, i7 %col" [HLS_Convolution/sources/conv2d.c:100]   --->   Operation 61 'store' 'store_ln100' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.84>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln98_1, i7 0" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 62 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln98_1, i1 0" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 63 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i8 %tmp" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 64 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln102 = sub i14 %p_shl8, i14 %zext_ln102" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 65 'sub' 'sub_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i7 %select_ln98" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 66 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln102 = add i14 %sub_ln102, i14 %zext_ln102_1" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 67 'add' 'add_ln102' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i14 %add_ln102" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 68 'zext' 'zext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%out_image_sobel_addr = getelementptr i13 %out_image_sobel, i64 0, i64 %zext_ln102_2" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 69 'getelementptr' 'out_image_sobel_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%out_image_sobel_load = load i14 %out_image_sobel_addr" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 70 'load' 'out_image_sobel_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 15876> <RAM>

State 5 <SV = 4> <Delay = 5.47>
ST_5 : Operation 71 [1/2] (3.25ns)   --->   "%out_image_sobel_load = load i14 %out_image_sobel_addr" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 71 'load' 'out_image_sobel_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 15876> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i13 %out_image_sobel_load" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 72 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i16 %sext_ln102" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 73 'zext' 'zext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %out_image_sobel_load, i8 0" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 74 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i21 %tmp_1" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 75 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.22ns)   --->   "%sub_ln102_1 = sub i24 %sext_ln102_1, i24 %zext_ln102_3" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 76 'sub' 'sub_ln102_1' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.07>
ST_6 : Operation 77 [27/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 77 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.07>
ST_7 : Operation 78 [26/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 78 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.07>
ST_8 : Operation 79 [25/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 79 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.07>
ST_9 : Operation 80 [24/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 80 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.07>
ST_10 : Operation 81 [23/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 81 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.07>
ST_11 : Operation 82 [22/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 82 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.07>
ST_12 : Operation 83 [21/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 83 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.07>
ST_13 : Operation 84 [20/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 84 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.07>
ST_14 : Operation 85 [19/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 85 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.07>
ST_15 : Operation 86 [18/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 86 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.07>
ST_16 : Operation 87 [17/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 87 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.07>
ST_17 : Operation 88 [16/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 88 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.07>
ST_18 : Operation 89 [15/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 89 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.07>
ST_19 : Operation 90 [14/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 90 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.07>
ST_20 : Operation 91 [13/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 91 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.07>
ST_21 : Operation 92 [12/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 92 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.07>
ST_22 : Operation 93 [11/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 93 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.07>
ST_23 : Operation 94 [10/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 94 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.07>
ST_24 : Operation 95 [9/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 95 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.07>
ST_25 : Operation 96 [8/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 96 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.07>
ST_26 : Operation 97 [7/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 97 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.07>
ST_27 : Operation 98 [6/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 98 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.07>
ST_28 : Operation 99 [5/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 99 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.07>
ST_29 : Operation 100 [4/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 100 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.07>
ST_30 : Operation 101 [3/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 101 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.07>
ST_31 : Operation 102 [2/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 102 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.07>
ST_32 : Operation 103 [1/27] (4.07ns)   --->   "%udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 103 'udiv' 'udiv_ln102' <Predicate = true> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 26> <II = 1> <Delay = 4.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 111 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln98)> <Delay = 1.58>

State 33 <SV = 32> <Delay = 5.84>
ST_33 : Operation 104 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %out_image_read" [HLS_Convolution/sources/conv2d.c:98]   --->   Operation 104 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_98_13_VITIS_LOOP_100_14_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876"   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS_Convolution/sources/conv2d.c:100]   --->   Operation 107 'specpipeline' 'specpipeline_ln100' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i8 %udiv_ln102" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 108 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 109 [1/1] (5.84ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem1_addr, i8 %trunc_ln102, i1 1" [HLS_Convolution/sources/conv2d.c:102]   --->   Operation 109 'write' 'write_ln102' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc182" [HLS_Convolution/sources/conv2d.c:100]   --->   Operation 110 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 4.988ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten27' [12]  (1.588 ns)
	'load' operation 14 bit ('indvar_flatten27_load', HLS_Convolution/sources/conv2d.c:98) on local variable 'indvar_flatten27' [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln98', HLS_Convolution/sources/conv2d.c:98) [19]  (1.812 ns)
	'store' operation 0 bit ('store_ln98', HLS_Convolution/sources/conv2d.c:98) of variable 'add_ln98_1', HLS_Convolution/sources/conv2d.c:98 on local variable 'indvar_flatten27' [51]  (1.588 ns)

 <State 2>: 4.451ns
The critical path consists of the following:
	'load' operation 7 bit ('row_load', HLS_Convolution/sources/conv2d.c:98) on local variable 'row', HLS_Convolution/sources/conv2d.c:98 [24]  (0.000 ns)
	'add' operation 7 bit ('add_ln98', HLS_Convolution/sources/conv2d.c:98) [26]  (1.870 ns)
	'select' operation 7 bit ('select_ln98_1', HLS_Convolution/sources/conv2d.c:98) [31]  (0.993 ns)
	'store' operation 0 bit ('store_ln98', HLS_Convolution/sources/conv2d.c:98) of variable 'select_ln98_1', HLS_Convolution/sources/conv2d.c:98 on local variable 'row', HLS_Convolution/sources/conv2d.c:98 [52]  (1.588 ns)

 <State 3>: 3.845ns
The critical path consists of the following:
	'sub' operation 14 bit ('sub_ln102', HLS_Convolution/sources/conv2d.c:102) [35]  (0.000 ns)
	'add' operation 14 bit ('add_ln102', HLS_Convolution/sources/conv2d.c:102) [37]  (3.845 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('out_image_sobel_addr', HLS_Convolution/sources/conv2d.c:102) [39]  (0.000 ns)
	'load' operation 13 bit ('out_image_sobel_load', HLS_Convolution/sources/conv2d.c:102) on array 'out_image_sobel' [41]  (3.254 ns)

 <State 5>: 5.479ns
The critical path consists of the following:
	'load' operation 13 bit ('out_image_sobel_load', HLS_Convolution/sources/conv2d.c:102) on array 'out_image_sobel' [41]  (3.254 ns)
	'sub' operation 24 bit ('sub_ln102_1', HLS_Convolution/sources/conv2d.c:102) [46]  (2.225 ns)

 <State 6>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 7>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 8>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 9>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 10>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 11>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 12>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 13>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 14>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 15>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 16>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 17>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 18>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 19>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 20>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 21>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 22>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 23>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 24>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 25>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 26>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 27>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 28>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 29>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 30>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 31>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 32>: 4.073ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln102', HLS_Convolution/sources/conv2d.c:102) [47]  (4.073 ns)

 <State 33>: 5.840ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem1_addr', HLS_Convolution/sources/conv2d.c:98) [25]  (0.000 ns)
	bus write operation ('write_ln102', HLS_Convolution/sources/conv2d.c:102) on port 'gmem1' (HLS_Convolution/sources/conv2d.c:102) [49]  (5.840 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
