# RISCV
Personal RISCV<br /> 
This currently supports RV32I with machine mode, and precise exception and interrupt handling.<br /> 
This project is becoming updated.<br /> 
![RV32I-Trap-v3](https://github.com/user-attachments/assets/4fcd26b0-beed-4761-819f-bcb8d47832f8)

