// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "DE2_115")
  (DATE "02/26/2025 17:06:53")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (540:540:540))
        (PORT datab (497:497:497) (546:546:546))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (556:556:556))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT ena (1754:1754:1754) (1714:1714:1714))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT ena (1754:1754:1754) (1714:1714:1714))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1754:1754:1754) (1714:1714:1714))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1754:1754:1754) (1714:1714:1714))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1754:1754:1754) (1714:1714:1714))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1754:1754:1754) (1714:1714:1714))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1754:1754:1754) (1714:1714:1714))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT asdata (662:662:662) (738:738:738))
        (PORT ena (1754:1754:1754) (1714:1714:1714))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|ack_error\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5682:5682:5682) (5286:5286:5286))
        (PORT ena (1092:1092:1092) (1059:1059:1059))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT asdata (1164:1164:1164) (1208:1208:1208))
        (PORT clrn (6054:6054:6054) (5635:5635:5635))
        (PORT ena (2347:2347:2347) (2303:2303:2303))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (872:872:872) (935:935:935))
        (PORT datac (457:457:457) (509:509:509))
        (PORT datad (4946:4946:4946) (5302:5302:5302))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6054:6054:6054) (5635:5635:5635))
        (PORT ena (2347:2347:2347) (2303:2303:2303))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT asdata (1191:1191:1191) (1245:1245:1245))
        (PORT clrn (6054:6054:6054) (5635:5635:5635))
        (PORT ena (2347:2347:2347) (2303:2303:2303))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6054:6054:6054) (5635:5635:5635))
        (PORT ena (2347:2347:2347) (2303:2303:2303))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6054:6054:6054) (5635:5635:5635))
        (PORT ena (2347:2347:2347) (2303:2303:2303))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT asdata (1190:1190:1190) (1240:1240:1240))
        (PORT clrn (6054:6054:6054) (5635:5635:5635))
        (PORT ena (2347:2347:2347) (2303:2303:2303))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT asdata (1502:1502:1502) (1547:1547:1547))
        (PORT clrn (6054:6054:6054) (5635:5635:5635))
        (PORT ena (2347:2347:2347) (2303:2303:2303))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT asdata (1511:1511:1511) (1556:1556:1556))
        (PORT clrn (6054:6054:6054) (5635:5635:5635))
        (PORT ena (2347:2347:2347) (2303:2303:2303))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector28\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (PORT datac (500:500:500) (561:561:561))
        (PORT datad (693:693:693) (710:710:710))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector28\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (859:859:859))
        (PORT datab (888:888:888) (939:939:939))
        (PORT datac (501:501:501) (562:562:562))
        (PORT datad (813:813:813) (853:853:853))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector28\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (457:457:457) (462:462:462))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (435:435:435) (443:443:443))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector28\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (894:894:894))
        (PORT datab (5245:5245:5245) (5666:5666:5666))
        (PORT datac (1314:1314:1314) (1338:1338:1338))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (523:523:523))
        (PORT datac (529:529:529) (603:603:603))
        (PORT datad (362:362:362) (465:465:465))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector18\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (933:933:933))
        (PORT datab (769:769:769) (826:826:826))
        (PORT datac (279:279:279) (361:361:361))
        (PORT datad (1047:1047:1047) (1071:1071:1071))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5448:5448:5448) (5089:5089:5089))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5479:5479:5479) (5111:5111:5111))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (754:754:754))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (468:468:468) (527:527:527))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (439:439:439) (452:452:452))
        (PORT datad (741:741:741) (744:744:744))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (424:424:424) (440:440:440))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (479:479:479) (486:486:486))
        (PORT datac (403:403:403) (421:421:421))
        (PORT datad (390:390:390) (398:398:398))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (491:491:491))
        (PORT datac (722:722:722) (718:718:718))
        (PORT datad (416:416:416) (427:427:427))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (719:719:719) (714:714:714))
        (PORT datad (413:413:413) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|process_0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (496:496:496))
        (PORT datab (658:658:658) (647:647:647))
        (PORT datac (209:209:209) (246:246:246))
        (PORT datad (430:430:430) (436:436:436))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|process_0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (594:594:594) (581:581:581))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|LessThan2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (439:439:439) (459:459:459))
        (PORT datac (422:422:422) (438:438:438))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|LessThan1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (301:301:301))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (440:440:440) (452:452:452))
        (PORT datad (740:740:740) (743:743:743))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|statebuffer\.ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5997:5997:5997) (5610:5610:5610))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1088:1088:1088))
        (PORT datab (1155:1155:1155) (1191:1191:1191))
        (PORT datac (4602:4602:4602) (4967:4967:4967))
        (PORT datad (473:473:473) (533:533:533))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (377:377:377))
        (PORT datab (391:391:391) (523:523:523))
        (PORT datac (532:532:532) (607:607:607))
        (PORT datad (362:362:362) (466:466:466))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4996:4996:4996) (5429:5429:5429))
        (PORT datad (717:717:717) (718:718:718))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (377:377:377))
        (PORT datab (391:391:391) (522:522:522))
        (PORT datac (533:533:533) (608:608:608))
        (PORT datad (362:362:362) (465:465:465))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5000:5000:5000) (5433:5433:5433))
        (PORT datad (712:712:712) (715:715:715))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Decoder0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (371:371:371))
        (PORT datab (395:395:395) (528:528:528))
        (PORT datac (525:525:525) (599:599:599))
        (PORT datad (365:365:365) (468:468:468))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4998:4998:4998) (5431:5431:5431))
        (PORT datad (686:686:686) (692:692:692))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Decoder0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (378:378:378))
        (PORT datab (389:389:389) (520:520:520))
        (PORT datac (535:535:535) (609:609:609))
        (PORT datad (361:361:361) (465:465:465))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4994:4994:4994) (5427:5427:5427))
        (PORT datad (712:712:712) (715:715:715))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Decoder0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (372:372:372))
        (PORT datab (394:394:394) (526:526:526))
        (PORT datac (527:527:527) (600:600:600))
        (PORT datad (364:364:364) (467:467:467))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (760:760:760) (763:763:763))
        (PORT datad (4944:4944:4944) (5381:5381:5381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Decoder0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (379:379:379))
        (PORT datab (388:388:388) (519:519:519))
        (PORT datac (537:537:537) (612:612:612))
        (PORT datad (361:361:361) (464:464:464))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4998:4998:4998) (5431:5431:5431))
        (PORT datad (688:688:688) (692:692:692))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Decoder0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (374:374:374))
        (PORT datab (394:394:394) (526:526:526))
        (PORT datac (530:530:530) (604:604:604))
        (PORT datad (364:364:364) (468:468:468))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5286:5286:5286) (5708:5708:5708))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Decoder0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (381:381:381))
        (PORT datab (387:387:387) (518:518:518))
        (PORT datac (539:539:539) (614:614:614))
        (PORT datad (360:360:360) (464:464:464))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rx\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (5284:5284:5284) (5706:5706:5706))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|Selector5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (420:420:420))
        (PORT datab (325:325:325) (417:417:417))
        (PORT datac (462:462:462) (512:512:512))
        (PORT datad (225:225:225) (258:258:258))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (554:554:554))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datad (823:823:823) (890:890:890))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector23\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (618:618:618))
        (PORT datab (848:848:848) (909:909:909))
        (PORT datac (726:726:726) (763:763:763))
        (PORT datad (802:802:802) (837:837:837))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (587:587:587))
        (PORT datab (772:772:772) (776:776:776))
        (PORT datad (792:792:792) (847:847:847))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|busy\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (819:819:819) (885:885:885))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4565:4565:4565) (4717:4717:4717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (791:791:791) (851:851:851))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (791:791:791) (851:851:851))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (791:791:791) (851:851:851))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (791:791:791) (851:851:851))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4565:4565:4565) (4717:4717:4717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (418:418:418))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (420:420:420))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (791:791:791) (851:851:851))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (415:415:415))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (417:417:417))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (417:417:417))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1111:1111:1111) (1079:1079:1079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT asdata (691:691:691) (771:771:771))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1111:1111:1111) (1079:1079:1079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT asdata (687:687:687) (763:763:763))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1111:1111:1111) (1079:1079:1079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1162:1162:1162) (1194:1194:1194))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1119:1119:1119) (1096:1096:1096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1124:1124:1124) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (795:795:795))
        (PORT datab (452:452:452) (514:514:514))
        (PORT datac (721:721:721) (777:777:777))
        (PORT datad (754:754:754) (787:787:787))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1119:1119:1119) (1096:1096:1096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (860:860:860))
        (PORT datac (947:947:947) (925:925:925))
        (PORT datad (813:813:813) (872:872:872))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (752:752:752) (800:800:800))
        (PORT datad (813:813:813) (873:873:873))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datac (752:752:752) (800:800:800))
        (PORT datad (814:814:814) (874:874:874))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (874:874:874))
        (PORT datab (4137:4137:4137) (4036:4036:4036))
        (PORT datac (1081:1081:1081) (1116:1116:1116))
        (PORT datad (5317:5317:5317) (5262:5262:5262))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1503:1503:1503) (1546:1546:1546))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (304:304:304) (393:393:393))
        (PORT datac (4079:4079:4079) (3975:3975:3975))
        (PORT datad (766:766:766) (817:817:817))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4027:4027:4027) (3942:3942:3942))
        (PORT datad (1354:1354:1354) (1382:1382:1382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1136:1136:1136))
        (PORT datab (810:810:810) (865:865:865))
        (PORT datac (839:839:839) (907:907:907))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (708:708:708))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (660:660:660) (641:641:641))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1391:1391:1391) (1331:1331:1331))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (391:391:391))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datad (485:485:485) (547:547:547))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (881:881:881) (961:961:961))
        (PORT datac (843:843:843) (921:921:921))
        (PORT datad (873:873:873) (945:945:945))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4941:4941:4941) (4873:4873:4873))
        (PORT datad (1082:1082:1082) (1121:1121:1121))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (803:803:803) (866:866:866))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1445:1445:1445) (1490:1490:1490))
        (PORT datac (431:431:431) (497:497:497))
        (PORT datad (454:454:454) (496:496:496))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (834:834:834))
        (PORT datab (1137:1137:1137) (1193:1193:1193))
        (PORT datac (1055:1055:1055) (1088:1088:1088))
        (PORT datad (287:287:287) (379:379:379))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (319:319:319) (417:417:417))
        (PORT datac (286:286:286) (383:383:383))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1124:1124:1124) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (838:838:838) (906:906:906))
        (PORT datad (1373:1373:1373) (1397:1397:1397))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (499:499:499) (510:510:510))
        (PORT datac (378:378:378) (382:382:382))
        (PORT datad (1107:1107:1107) (1155:1155:1155))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (404:404:404))
        (PORT datab (1445:1445:1445) (1490:1490:1490))
        (PORT datac (285:285:285) (370:370:370))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (862:862:862))
        (PORT datab (789:789:789) (833:833:833))
        (PORT datac (713:713:713) (746:746:746))
        (PORT datad (701:701:701) (747:747:747))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (850:850:850))
        (PORT datab (444:444:444) (445:445:445))
        (PORT datad (217:217:217) (247:247:247))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (862:862:862))
        (PORT datab (789:789:789) (833:833:833))
        (PORT datac (712:712:712) (745:745:745))
        (PORT datad (700:700:700) (746:746:746))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (831:831:831))
        (PORT datab (1001:1001:1001) (982:982:982))
        (PORT datad (984:984:984) (1018:1018:1018))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (437:437:437) (488:488:488))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1148:1148:1148))
        (PORT datab (882:882:882) (962:962:962))
        (PORT datac (843:843:843) (922:922:922))
        (PORT datad (868:868:868) (939:939:939))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (863:863:863))
        (PORT datab (787:787:787) (831:831:831))
        (PORT datac (787:787:787) (848:848:848))
        (PORT datad (702:702:702) (748:748:748))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (844:844:844) (922:922:922))
        (PORT datad (828:828:828) (895:895:895))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (489:489:489))
        (PORT datab (1041:1041:1041) (1118:1118:1118))
        (PORT datac (842:842:842) (920:920:920))
        (PORT datad (873:873:873) (945:945:945))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (947:947:947))
        (PORT datac (1009:1009:1009) (1086:1086:1086))
        (PORT datad (867:867:867) (937:937:937))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (880:880:880) (960:960:960))
        (PORT datac (842:842:842) (921:921:921))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (861:861:861))
        (PORT datab (790:790:790) (835:835:835))
        (PORT datad (699:699:699) (745:745:745))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (803:803:803) (866:866:866))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (416:416:416))
        (PORT datac (285:285:285) (381:381:381))
        (PORT datad (287:287:287) (377:377:377))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (573:573:573))
        (PORT datab (321:321:321) (422:422:422))
        (PORT datac (210:210:210) (246:246:246))
        (PORT datad (452:452:452) (466:466:466))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1132:1132:1132) (1122:1122:1122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1368:1368:1368))
        (PORT datab (1405:1405:1405) (1437:1437:1437))
        (PORT datac (840:840:840) (908:908:908))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (418:418:418))
        (PORT datab (320:320:320) (419:419:419))
        (PORT datac (286:286:286) (383:383:383))
        (PORT datad (295:295:295) (376:376:376))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (397:397:397) (411:411:411))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4135:4135:4135) (4034:4034:4034))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (437:437:437) (487:487:487))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (486:486:486))
        (PORT datab (1043:1043:1043) (1121:1121:1121))
        (PORT datac (843:843:843) (922:922:922))
        (PORT datad (868:868:868) (938:938:938))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1148:1148:1148))
        (PORT datab (883:883:883) (963:963:963))
        (PORT datac (843:843:843) (922:922:922))
        (PORT datad (867:867:867) (938:938:938))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1148:1148:1148))
        (PORT datab (879:879:879) (959:959:959))
        (PORT datac (842:842:842) (920:920:920))
        (PORT datad (875:875:875) (947:947:947))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (948:948:948))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (802:802:802) (865:865:865))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (569:569:569))
        (PORT datab (319:319:319) (419:419:419))
        (PORT datac (212:212:212) (247:247:247))
        (PORT datad (1101:1101:1101) (1149:1149:1149))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1132:1132:1132) (1122:1122:1122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (649:649:649))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (1294:1294:1294) (1326:1326:1326))
        (PORT datad (237:237:237) (263:263:263))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1148:1148:1148))
        (PORT datab (880:880:880) (960:960:960))
        (PORT datac (842:842:842) (920:920:920))
        (PORT datad (873:873:873) (945:945:945))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (942:942:942))
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (211:211:211) (247:247:247))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (839:839:839) (902:902:902))
        (PORT datac (5046:5046:5046) (4974:4974:4974))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (568:568:568))
        (PORT datab (319:319:319) (419:419:419))
        (PORT datac (274:274:274) (371:371:371))
        (PORT datad (286:286:286) (375:375:375))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (1138:1138:1138) (1194:1194:1194))
        (PORT datac (285:285:285) (382:382:382))
        (PORT datad (452:452:452) (465:465:465))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (467:467:467))
        (PORT datab (1399:1399:1399) (1424:1424:1424))
        (PORT datac (5310:5310:5310) (5252:5252:5252))
        (PORT datad (237:237:237) (263:263:263))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (680:680:680))
        (PORT datab (812:812:812) (867:867:867))
        (PORT datac (1073:1073:1073) (1112:1112:1112))
        (PORT datad (1353:1353:1353) (1381:1381:1381))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (896:896:896))
        (PORT datab (1134:1134:1134) (1190:1190:1190))
        (PORT datac (733:733:733) (782:782:782))
        (PORT datad (448:448:448) (461:461:461))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1546:1546:1546) (1558:1558:1558))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1542:1542:1542) (1553:1553:1553))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1544:1544:1544) (1555:1555:1555))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1545:1545:1545) (1556:1556:1556))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1545:1545:1545) (1557:1557:1557))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1546:1546:1546) (1557:1557:1557))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (2180:2180:2180) (2098:2098:2098))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (2180:2180:2180) (2098:2098:2098))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (2180:2180:2180) (2098:2098:2098))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (2180:2180:2180) (2098:2098:2098))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (2180:2180:2180) (2098:2098:2098))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (2180:2180:2180) (2098:2098:2098))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (2180:2180:2180) (2098:2098:2098))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (2465:2465:2465) (2380:2380:2380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (2465:2465:2465) (2380:2380:2380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (2180:2180:2180) (2098:2098:2098))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (2465:2465:2465) (2380:2380:2380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (2465:2465:2465) (2380:2380:2380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (2465:2465:2465) (2380:2380:2380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (2465:2465:2465) (2380:2380:2380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (2465:2465:2465) (2380:2380:2380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (2465:2465:2465) (2380:2380:2380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (2465:2465:2465) (2380:2380:2380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (396:396:396))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (397:397:397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (403:403:403))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (394:394:394))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita5\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (377:377:377))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (384:384:384))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (383:383:383))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (374:374:374))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (375:375:375))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (376:376:376))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (383:383:383))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1163:1163:1163))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1155:1155:1155))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (888:888:888))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (844:844:844))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (575:575:575))
        (PORT datab (797:797:797) (844:844:844))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (573:573:573))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (867:867:867))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (390:390:390))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[13\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[14\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (390:390:390))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[15\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (381:381:381))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[16\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[17\]\~49\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1154:1154:1154) (1154:1154:1154))
        (PORT sload (913:913:913) (987:987:987))
        (PORT ena (1476:1476:1476) (1443:1443:1443))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5154:5154:5154) (5259:5259:5259))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5211:5211:5211) (5331:5331:5331))
        (PORT d[1] (3941:3941:3941) (4189:4189:4189))
        (PORT d[2] (3051:3051:3051) (3115:3115:3115))
        (PORT d[3] (7899:7899:7899) (8001:8001:8001))
        (PORT d[4] (5184:5184:5184) (5213:5213:5213))
        (PORT d[5] (3893:3893:3893) (4079:4079:4079))
        (PORT d[6] (4000:4000:4000) (4086:4086:4086))
        (PORT d[7] (3473:3473:3473) (3569:3569:3569))
        (PORT d[8] (6586:6586:6586) (6667:6667:6667))
        (PORT d[9] (4370:4370:4370) (4447:4447:4447))
        (PORT d[10] (3145:3145:3145) (3203:3203:3203))
        (PORT d[11] (4547:4547:4547) (4643:4643:4643))
        (PORT d[12] (8461:8461:8461) (8698:8698:8698))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (3163:3163:3163))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT d[0] (3940:3940:3940) (3794:3794:3794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1740:1740:1740))
        (PORT d[1] (4078:4078:4078) (4175:4175:4175))
        (PORT d[2] (3850:3850:3850) (3922:3922:3922))
        (PORT d[3] (3876:3876:3876) (3951:3951:3951))
        (PORT d[4] (2974:2974:2974) (3131:3131:3131))
        (PORT d[5] (1871:1871:1871) (1959:1959:1959))
        (PORT d[6] (2766:2766:2766) (2830:2830:2830))
        (PORT d[7] (4528:4528:4528) (4574:4574:4574))
        (PORT d[8] (3382:3382:3382) (3431:3431:3431))
        (PORT d[9] (2344:2344:2344) (2339:2339:2339))
        (PORT d[10] (3513:3513:3513) (3514:3514:3514))
        (PORT d[11] (6374:6374:6374) (6306:6306:6306))
        (PORT d[12] (4288:4288:4288) (4424:4424:4424))
        (PORT clk (2464:2464:2464) (2452:2452:2452))
        (PORT ena (4629:4629:4629) (4636:4636:4636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2452:2452:2452))
        (PORT d[0] (4629:4629:4629) (4636:4636:4636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a143\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2543:2543:2543))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4396:4396:4396) (4453:4453:4453))
        (PORT d[1] (4051:4051:4051) (4179:4179:4179))
        (PORT d[2] (4648:4648:4648) (4825:4825:4825))
        (PORT d[3] (2764:2764:2764) (2802:2802:2802))
        (PORT d[4] (3285:3285:3285) (3242:3242:3242))
        (PORT d[5] (3742:3742:3742) (3832:3832:3832))
        (PORT d[6] (5076:5076:5076) (5183:5183:5183))
        (PORT d[7] (6842:6842:6842) (7157:7157:7157))
        (PORT d[8] (2076:2076:2076) (2080:2080:2080))
        (PORT d[9] (2644:2644:2644) (2616:2616:2616))
        (PORT d[10] (4131:4131:4131) (4330:4330:4330))
        (PORT d[11] (2048:2048:2048) (2060:2060:2060))
        (PORT d[12] (4047:4047:4047) (4127:4127:4127))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2333:2333:2333))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT d[0] (3071:3071:3071) (2937:2937:2937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4390:4390:4390) (4497:4497:4497))
        (PORT d[1] (3319:3319:3319) (3264:3264:3264))
        (PORT d[2] (3033:3033:3033) (2989:2989:2989))
        (PORT d[3] (3291:3291:3291) (3237:3237:3237))
        (PORT d[4] (2550:2550:2550) (2657:2657:2657))
        (PORT d[5] (3539:3539:3539) (3472:3472:3472))
        (PORT d[6] (3047:3047:3047) (3148:3148:3148))
        (PORT d[7] (3301:3301:3301) (3244:3244:3244))
        (PORT d[8] (4658:4658:4658) (4851:4851:4851))
        (PORT d[9] (2304:2304:2304) (2418:2418:2418))
        (PORT d[10] (3235:3235:3235) (3334:3334:3334))
        (PORT d[11] (3626:3626:3626) (3587:3587:3587))
        (PORT d[12] (2082:2082:2082) (2223:2223:2223))
        (PORT clk (2425:2425:2425) (2412:2412:2412))
        (PORT ena (5101:5101:5101) (5201:5201:5201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2412:2412:2412))
        (PORT d[0] (5101:5101:5101) (5201:5201:5201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2234:2234:2234))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6283:6283:6283) (6471:6471:6471))
        (PORT d[1] (3600:3600:3600) (3623:3623:3623))
        (PORT d[2] (5284:5284:5284) (5464:5464:5464))
        (PORT d[3] (3836:3836:3836) (3844:3844:3844))
        (PORT d[4] (5434:5434:5434) (5476:5476:5476))
        (PORT d[5] (6182:6182:6182) (6180:6180:6180))
        (PORT d[6] (7387:7387:7387) (7641:7641:7641))
        (PORT d[7] (4926:4926:4926) (5114:5114:5114))
        (PORT d[8] (2975:2975:2975) (3025:3025:3025))
        (PORT d[9] (4696:4696:4696) (4875:4875:4875))
        (PORT d[10] (3113:3113:3113) (3322:3322:3322))
        (PORT d[11] (5606:5606:5606) (5751:5751:5751))
        (PORT d[12] (6078:6078:6078) (6337:6337:6337))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3313:3313:3313))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT d[0] (4043:4043:4043) (3944:3944:3944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3516:3516:3516))
        (PORT d[1] (4793:4793:4793) (4946:4946:4946))
        (PORT d[2] (6371:6371:6371) (6530:6530:6530))
        (PORT d[3] (7205:7205:7205) (7501:7501:7501))
        (PORT d[4] (6845:6845:6845) (6936:6936:6936))
        (PORT d[5] (4572:4572:4572) (4770:4770:4770))
        (PORT d[6] (3182:3182:3182) (3322:3322:3322))
        (PORT d[7] (2661:2661:2661) (2706:2706:2706))
        (PORT d[8] (5962:5962:5962) (6002:6002:6002))
        (PORT d[9] (3962:3962:3962) (4168:4168:4168))
        (PORT d[10] (3184:3184:3184) (3392:3392:3392))
        (PORT d[11] (5278:5278:5278) (5294:5294:5294))
        (PORT d[12] (4974:4974:4974) (5155:5155:5155))
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (PORT ena (6557:6557:6557) (6697:6697:6697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (PORT d[0] (6557:6557:6557) (6697:6697:6697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4138:4138:4138))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6374:6374:6374) (6460:6460:6460))
        (PORT d[1] (5333:5333:5333) (5276:5276:5276))
        (PORT d[2] (5429:5429:5429) (5646:5646:5646))
        (PORT d[3] (7209:7209:7209) (7317:7317:7317))
        (PORT d[4] (6178:6178:6178) (6249:6249:6249))
        (PORT d[5] (6565:6565:6565) (6558:6558:6558))
        (PORT d[6] (6300:6300:6300) (6562:6562:6562))
        (PORT d[7] (5285:5285:5285) (5483:5483:5483))
        (PORT d[8] (5889:5889:5889) (6067:6067:6067))
        (PORT d[9] (3907:3907:3907) (4043:4043:4043))
        (PORT d[10] (2978:2978:2978) (3132:3132:3132))
        (PORT d[11] (6025:6025:6025) (6208:6208:6208))
        (PORT d[12] (6408:6408:6408) (6688:6688:6688))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4825:4825:4825) (4788:4788:4788))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT d[0] (5448:5448:5448) (5419:5419:5419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4621:4621:4621))
        (PORT d[1] (5181:5181:5181) (5357:5357:5357))
        (PORT d[2] (6287:6287:6287) (6559:6559:6559))
        (PORT d[3] (6180:6180:6180) (6451:6451:6451))
        (PORT d[4] (6576:6576:6576) (6716:6716:6716))
        (PORT d[5] (4261:4261:4261) (4513:4513:4513))
        (PORT d[6] (4794:4794:4794) (5025:5025:5025))
        (PORT d[7] (6661:6661:6661) (6697:6697:6697))
        (PORT d[8] (4475:4475:4475) (4446:4446:4446))
        (PORT d[9] (3464:3464:3464) (3633:3633:3633))
        (PORT d[10] (3961:3961:3961) (4208:4208:4208))
        (PORT d[11] (5547:5547:5547) (5608:5608:5608))
        (PORT d[12] (2440:2440:2440) (2604:2604:2604))
        (PORT clk (2446:2446:2446) (2432:2432:2432))
        (PORT ena (6195:6195:6195) (6319:6319:6319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2432:2432:2432))
        (PORT d[0] (6195:6195:6195) (6319:6319:6319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3115:3115:3115))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5279:5279:5279) (5486:5486:5486))
        (PORT d[1] (3548:3548:3548) (3572:3572:3572))
        (PORT d[2] (4657:4657:4657) (4840:4840:4840))
        (PORT d[3] (4520:4520:4520) (4524:4524:4524))
        (PORT d[4] (5330:5330:5330) (5357:5357:5357))
        (PORT d[5] (5466:5466:5466) (5471:5471:5471))
        (PORT d[6] (7038:7038:7038) (7291:7291:7291))
        (PORT d[7] (4646:4646:4646) (4910:4910:4910))
        (PORT d[8] (3707:3707:3707) (3762:3762:3762))
        (PORT d[9] (4024:4024:4024) (4210:4210:4210))
        (PORT d[10] (3433:3433:3433) (3628:3628:3628))
        (PORT d[11] (4889:4889:4889) (5031:5031:5031))
        (PORT d[12] (5425:5425:5425) (5698:5698:5698))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3284:3284:3284))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (4010:4010:4010) (3915:3915:3915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (3838:3838:3838))
        (PORT d[1] (4739:4739:4739) (4881:4881:4881))
        (PORT d[2] (4638:4638:4638) (4822:4822:4822))
        (PORT d[3] (6562:6562:6562) (6867:6867:6867))
        (PORT d[4] (6155:6155:6155) (6244:6244:6244))
        (PORT d[5] (4161:4161:4161) (4353:4353:4353))
        (PORT d[6] (5090:5090:5090) (5273:5273:5273))
        (PORT d[7] (6563:6563:6563) (6560:6560:6560))
        (PORT d[8] (5215:5215:5215) (5258:5258:5258))
        (PORT d[9] (3620:3620:3620) (3842:3842:3842))
        (PORT d[10] (4165:4165:4165) (4386:4386:4386))
        (PORT d[11] (3996:3996:3996) (4039:4039:4039))
        (PORT d[12] (4294:4294:4294) (4483:4483:4483))
        (PORT clk (2456:2456:2456) (2439:2439:2439))
        (PORT ena (4665:4665:4665) (4747:4747:4747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2439:2439:2439))
        (PORT d[0] (4665:4665:4665) (4747:4747:4747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2793:2793:2793))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5882:5882:5882) (6063:6063:6063))
        (PORT d[1] (4275:4275:4275) (4289:4289:4289))
        (PORT d[2] (4598:4598:4598) (4778:4778:4778))
        (PORT d[3] (4515:4515:4515) (4518:4518:4518))
        (PORT d[4] (5169:5169:5169) (5214:5214:5214))
        (PORT d[5] (5466:5466:5466) (5470:5470:5470))
        (PORT d[6] (6673:6673:6673) (6931:6931:6931))
        (PORT d[7] (4657:4657:4657) (4922:4922:4922))
        (PORT d[8] (3708:3708:3708) (3763:3763:3763))
        (PORT d[9] (3984:3984:3984) (4168:4168:4168))
        (PORT d[10] (3452:3452:3452) (3648:3648:3648))
        (PORT d[11] (4871:4871:4871) (5005:5005:5005))
        (PORT d[12] (5722:5722:5722) (5965:5965:5965))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4433:4433:4433))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT d[0] (5053:5053:5053) (5064:5064:5064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3523:3523:3523))
        (PORT d[1] (4439:4439:4439) (4592:4592:4592))
        (PORT d[2] (5650:5650:5650) (5813:5813:5813))
        (PORT d[3] (6504:6504:6504) (6804:6804:6804))
        (PORT d[4] (6154:6154:6154) (6244:6244:6244))
        (PORT d[5] (3857:3857:3857) (4059:4059:4059))
        (PORT d[6] (4704:4704:4704) (4887:4887:4887))
        (PORT d[7] (6233:6233:6233) (6238:6238:6238))
        (PORT d[8] (5214:5214:5214) (5257:5257:5257))
        (PORT d[9] (3869:3869:3869) (4078:4078:4078))
        (PORT d[10] (4163:4163:4163) (4385:4385:4385))
        (PORT d[11] (5452:5452:5452) (5504:5504:5504))
        (PORT d[12] (3881:3881:3881) (4065:4065:4065))
        (PORT clk (2449:2449:2449) (2433:2433:2433))
        (PORT ena (5861:5861:5861) (6003:6003:6003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2433:2433:2433))
        (PORT d[0] (5861:5861:5861) (6003:6003:6003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4799:4799:4799) (4873:4873:4873))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8590:8590:8590) (8811:8811:8811))
        (PORT d[1] (8472:8472:8472) (8422:8422:8422))
        (PORT d[2] (6495:6495:6495) (6606:6606:6606))
        (PORT d[3] (7181:7181:7181) (7280:7280:7280))
        (PORT d[4] (8663:8663:8663) (8770:8770:8770))
        (PORT d[5] (7626:7626:7626) (7580:7580:7580))
        (PORT d[6] (6863:6863:6863) (7047:7047:7047))
        (PORT d[7] (3758:3758:3758) (3853:3853:3853))
        (PORT d[8] (5882:5882:5882) (5964:5964:5964))
        (PORT d[9] (3477:3477:3477) (3559:3559:3559))
        (PORT d[10] (3537:3537:3537) (3604:3604:3604))
        (PORT d[11] (6016:6016:6016) (6109:6109:6109))
        (PORT d[12] (7819:7819:7819) (8057:8057:8057))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4298:4298:4298) (4230:4230:4230))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT d[0] (4920:4920:4920) (4861:4861:4861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2442:2442:2442))
        (PORT d[1] (3695:3695:3695) (3806:3806:3806))
        (PORT d[2] (6950:6950:6950) (6981:6981:6981))
        (PORT d[3] (3475:3475:3475) (3541:3541:3541))
        (PORT d[4] (5697:5697:5697) (5725:5725:5725))
        (PORT d[5] (3691:3691:3691) (3821:3821:3821))
        (PORT d[6] (5652:5652:5652) (5825:5825:5825))
        (PORT d[7] (7080:7080:7080) (7040:7040:7040))
        (PORT d[8] (3164:3164:3164) (3239:3239:3239))
        (PORT d[9] (3109:3109:3109) (3087:3087:3087))
        (PORT d[10] (4265:4265:4265) (4278:4278:4278))
        (PORT d[11] (6371:6371:6371) (6533:6533:6533))
        (PORT d[12] (3298:3298:3298) (3404:3404:3404))
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (PORT ena (4188:4188:4188) (4189:4189:4189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (PORT d[0] (4188:4188:4188) (4189:4189:4189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a195\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4424:4424:4424))
        (PORT clk (2470:2470:2470) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6361:6361:6361) (6590:6590:6590))
        (PORT d[1] (6701:6701:6701) (6648:6648:6648))
        (PORT d[2] (4435:4435:4435) (4550:4550:4550))
        (PORT d[3] (6376:6376:6376) (6487:6487:6487))
        (PORT d[4] (6596:6596:6596) (6723:6723:6723))
        (PORT d[5] (5877:5877:5877) (5830:5830:5830))
        (PORT d[6] (5463:5463:5463) (5646:5646:5646))
        (PORT d[7] (3655:3655:3655) (3778:3778:3778))
        (PORT d[8] (4921:4921:4921) (5097:5097:5097))
        (PORT d[9] (3850:3850:3850) (3971:3971:3971))
        (PORT d[10] (5583:5583:5583) (5631:5631:5631))
        (PORT d[11] (4855:4855:4855) (4995:4995:4995))
        (PORT d[12] (6039:6039:6039) (6285:6285:6285))
        (PORT clk (2466:2466:2466) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (4947:4947:4947))
        (PORT clk (2466:2466:2466) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2491:2491:2491))
        (PORT d[0] (5683:5683:5683) (5578:5578:5578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2892:2892:2892))
        (PORT d[1] (4380:4380:4380) (4525:4525:4525))
        (PORT d[2] (4921:4921:4921) (4958:4958:4958))
        (PORT d[3] (4659:4659:4659) (4870:4870:4870))
        (PORT d[4] (5084:5084:5084) (5155:5155:5155))
        (PORT d[5] (3029:3029:3029) (3198:3198:3198))
        (PORT d[6] (3946:3946:3946) (4127:4127:4127))
        (PORT d[7] (5343:5343:5343) (5303:5303:5303))
        (PORT d[8] (5166:5166:5166) (5133:5133:5133))
        (PORT d[9] (4851:4851:4851) (4817:4817:4817))
        (PORT d[10] (4220:4220:4220) (4449:4449:4449))
        (PORT d[11] (5737:5737:5737) (5821:5821:5821))
        (PORT d[12] (5432:5432:5432) (5382:5382:5382))
        (PORT clk (2415:2415:2415) (2399:2399:2399))
        (PORT ena (4652:4652:4652) (4705:4705:4705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2399:2399:2399))
        (PORT d[0] (4652:4652:4652) (4705:4705:4705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a169\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1127:1127:1127) (1124:1124:1124))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1128:1128:1128) (1124:1124:1124))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1129:1129:1129) (1125:1125:1125))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1129:1129:1129) (1126:1126:1126))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1806:1806:1806))
        (PORT clk (2566:2566:2566) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2840:2840:2840))
        (PORT d[1] (2880:2880:2880) (2922:2922:2922))
        (PORT d[2] (5700:5700:5700) (5892:5892:5892))
        (PORT d[3] (2790:2790:2790) (2811:2811:2811))
        (PORT d[4] (6162:6162:6162) (6200:6200:6200))
        (PORT d[5] (7434:7434:7434) (7386:7386:7386))
        (PORT d[6] (2723:2723:2723) (2747:2747:2747))
        (PORT d[7] (5647:5647:5647) (5829:5829:5829))
        (PORT d[8] (2581:2581:2581) (2624:2624:2624))
        (PORT d[9] (3435:3435:3435) (3521:3521:3521))
        (PORT d[10] (3759:3759:3759) (3960:3960:3960))
        (PORT d[11] (6367:6367:6367) (6509:6509:6509))
        (PORT d[12] (4104:4104:4104) (4180:4180:4180))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2702:2702:2702))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (PORT d[0] (3400:3400:3400) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (4228:4228:4228))
        (PORT d[1] (5536:5536:5536) (5689:5689:5689))
        (PORT d[2] (7082:7082:7082) (7230:7230:7230))
        (PORT d[3] (7595:7595:7595) (7891:7891:7891))
        (PORT d[4] (3061:3061:3061) (3253:3253:3253))
        (PORT d[5] (5192:5192:5192) (5379:5379:5379))
        (PORT d[6] (1945:1945:1945) (1987:1987:1987))
        (PORT d[7] (2286:2286:2286) (2333:2333:2333))
        (PORT d[8] (6694:6694:6694) (6723:6723:6723))
        (PORT d[9] (4294:4294:4294) (4505:4505:4505))
        (PORT d[10] (3829:3829:3829) (3916:3916:3916))
        (PORT d[11] (2836:2836:2836) (2828:2828:2828))
        (PORT d[12] (5638:5638:5638) (5811:5811:5811))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT ena (7263:7263:7263) (7398:7398:7398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (7263:7263:7263) (7398:7398:7398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3562:3562:3562))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5821:5821:5821) (5911:5911:5911))
        (PORT d[1] (3656:3656:3656) (3691:3691:3691))
        (PORT d[2] (4212:4212:4212) (4359:4359:4359))
        (PORT d[3] (3265:3265:3265) (3350:3350:3350))
        (PORT d[4] (1621:1621:1621) (1677:1677:1677))
        (PORT d[5] (3058:3058:3058) (3154:3154:3154))
        (PORT d[6] (5054:5054:5054) (5153:5153:5153))
        (PORT d[7] (1465:1465:1465) (1505:1505:1505))
        (PORT d[8] (4920:4920:4920) (4932:4932:4932))
        (PORT d[9] (3338:3338:3338) (3309:3309:3309))
        (PORT d[10] (1738:1738:1738) (1765:1765:1765))
        (PORT d[11] (6291:6291:6291) (6435:6435:6435))
        (PORT d[12] (5648:5648:5648) (5846:5846:5846))
        (PORT clk (2486:2486:2486) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2319:2319:2319))
        (PORT clk (2486:2486:2486) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT d[0] (3052:3052:3052) (2950:2950:2950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4189:4189:4189))
        (PORT d[1] (5478:5478:5478) (5648:5648:5648))
        (PORT d[2] (4901:4901:4901) (4931:4931:4931))
        (PORT d[3] (7008:7008:7008) (7202:7202:7202))
        (PORT d[4] (2488:2488:2488) (2591:2591:2591))
        (PORT d[5] (2632:2632:2632) (2799:2799:2799))
        (PORT d[6] (5376:5376:5376) (5516:5516:5516))
        (PORT d[7] (4655:4655:4655) (4787:4787:4787))
        (PORT d[8] (4020:4020:4020) (4178:4178:4178))
        (PORT d[9] (3452:3452:3452) (3606:3606:3606))
        (PORT d[10] (4428:4428:4428) (4583:4583:4583))
        (PORT d[11] (2886:2886:2886) (2883:2883:2883))
        (PORT d[12] (3229:3229:3229) (3449:3449:3449))
        (PORT clk (2434:2434:2434) (2419:2419:2419))
        (PORT ena (2863:2863:2863) (2835:2835:2835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2419:2419:2419))
        (PORT d[0] (2863:2863:2863) (2835:2835:2835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1558:1558:1558))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5958:5958:5958) (6112:6112:6112))
        (PORT d[1] (3436:3436:3436) (3587:3587:3587))
        (PORT d[2] (2239:2239:2239) (2354:2354:2354))
        (PORT d[3] (8456:8456:8456) (8612:8612:8612))
        (PORT d[4] (2877:2877:2877) (2828:2828:2828))
        (PORT d[5] (3078:3078:3078) (3177:3177:3177))
        (PORT d[6] (8758:8758:8758) (8974:8974:8974))
        (PORT d[7] (5722:5722:5722) (5976:5976:5976))
        (PORT d[8] (2047:2047:2047) (2038:2038:2038))
        (PORT d[9] (3112:3112:3112) (3208:3208:3208))
        (PORT d[10] (4860:4860:4860) (5026:5026:5026))
        (PORT d[11] (7840:7840:7840) (8021:8021:8021))
        (PORT d[12] (4903:4903:4903) (5000:5000:5000))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2303:2303:2303))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT d[0] (3089:3089:3089) (2934:2934:2934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6092:6092:6092) (6365:6365:6365))
        (PORT d[1] (2649:2649:2649) (2597:2597:2597))
        (PORT d[2] (3312:3312:3312) (3262:3262:3262))
        (PORT d[3] (4281:4281:4281) (4200:4200:4200))
        (PORT d[4] (8356:8356:8356) (8496:8496:8496))
        (PORT d[5] (5968:5968:5968) (6206:6206:6206))
        (PORT d[6] (1965:1965:1965) (2038:2038:2038))
        (PORT d[7] (3011:3011:3011) (2975:2975:2975))
        (PORT d[8] (2618:2618:2618) (2577:2577:2577))
        (PORT d[9] (5172:5172:5172) (5331:5331:5331))
        (PORT d[10] (4253:4253:4253) (4451:4451:4451))
        (PORT d[11] (4074:4074:4074) (4083:4083:4083))
        (PORT d[12] (4274:4274:4274) (4434:4434:4434))
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (PORT ena (3540:3540:3540) (3431:3431:3431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (PORT d[0] (3540:3540:3540) (3431:3431:3431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1207:1207:1207))
        (PORT clk (2555:2555:2555) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2066:2066:2066))
        (PORT d[1] (1871:1871:1871) (1917:1917:1917))
        (PORT d[2] (6417:6417:6417) (6605:6605:6605))
        (PORT d[3] (2412:2412:2412) (2431:2431:2431))
        (PORT d[4] (2185:2185:2185) (2221:2221:2221))
        (PORT d[5] (3986:3986:3986) (4218:4218:4218))
        (PORT d[6] (2016:2016:2016) (2040:2040:2040))
        (PORT d[7] (6353:6353:6353) (6528:6528:6528))
        (PORT d[8] (1875:1875:1875) (1920:1920:1920))
        (PORT d[9] (3087:3087:3087) (3180:3180:3180))
        (PORT d[10] (4462:4462:4462) (4657:4657:4657))
        (PORT d[11] (7174:7174:7174) (7317:7317:7317))
        (PORT d[12] (4463:4463:4463) (4544:4544:4544))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2713:2713:2713))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT d[0] (2714:2714:2714) (2648:2648:2648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1243:1243:1243))
        (PORT d[1] (1579:1579:1579) (1591:1591:1591))
        (PORT d[2] (1923:1923:1923) (1959:1959:1959))
        (PORT d[3] (2256:2256:2256) (2279:2279:2279))
        (PORT d[4] (4052:4052:4052) (4221:4221:4221))
        (PORT d[5] (5944:5944:5944) (6133:6133:6133))
        (PORT d[6] (1234:1234:1234) (1276:1276:1276))
        (PORT d[7] (1995:1995:1995) (2052:2052:2052))
        (PORT d[8] (1941:1941:1941) (1996:1996:1996))
        (PORT d[9] (4622:4622:4622) (4833:4833:4833))
        (PORT d[10] (1243:1243:1243) (1286:1286:1286))
        (PORT d[11] (1814:1814:1814) (1814:1814:1814))
        (PORT d[12] (1956:1956:1956) (2009:2009:2009))
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (PORT ena (2750:2750:2750) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (PORT d[0] (2750:2750:2750) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (3784:3784:3784))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5679:5679:5679) (5773:5773:5773))
        (PORT d[1] (5029:5029:5029) (4975:4975:4975))
        (PORT d[2] (5007:5007:5007) (5220:5220:5220))
        (PORT d[3] (6639:6639:6639) (6782:6782:6782))
        (PORT d[4] (5842:5842:5842) (5919:5919:5919))
        (PORT d[5] (6243:6243:6243) (6241:6241:6241))
        (PORT d[6] (5940:5940:5940) (6203:6203:6203))
        (PORT d[7] (4938:4938:4938) (5138:5138:5138))
        (PORT d[8] (5576:5576:5576) (5739:5739:5739))
        (PORT d[9] (4284:4284:4284) (4412:4412:4412))
        (PORT d[10] (2982:2982:2982) (3125:3125:3125))
        (PORT d[11] (5669:5669:5669) (5853:5853:5853))
        (PORT d[12] (6091:6091:6091) (6380:6380:6380))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3207:3207:3207))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (3848:3848:3848) (3864:3864:3864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (4232:4232:4232))
        (PORT d[1] (4834:4834:4834) (5014:5014:5014))
        (PORT d[2] (5921:5921:5921) (6196:6196:6196))
        (PORT d[3] (5808:5808:5808) (6093:6093:6093))
        (PORT d[4] (6211:6211:6211) (6357:6357:6357))
        (PORT d[5] (3854:3854:3854) (4105:4105:4105))
        (PORT d[6] (5078:5078:5078) (5298:5298:5298))
        (PORT d[7] (5956:5956:5956) (6004:6004:6004))
        (PORT d[8] (4497:4497:4497) (4471:4471:4471))
        (PORT d[9] (3167:3167:3167) (3341:3341:3341))
        (PORT d[10] (3985:3985:3985) (4229:4229:4229))
        (PORT d[11] (5116:5116:5116) (5173:5173:5173))
        (PORT d[12] (2764:2764:2764) (2921:2921:2921))
        (PORT clk (2424:2424:2424) (2408:2408:2408))
        (PORT ena (5848:5848:5848) (5974:5974:5974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2408:2408:2408))
        (PORT d[0] (5848:5848:5848) (5974:5974:5974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4903:4903:4903) (4803:4803:4803))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4839:4839:4839) (4988:4988:4988))
        (PORT d[1] (6007:6007:6007) (5947:5947:5947))
        (PORT d[2] (6135:6135:6135) (6355:6355:6355))
        (PORT d[3] (7460:7460:7460) (7629:7629:7629))
        (PORT d[4] (6087:6087:6087) (6118:6118:6118))
        (PORT d[5] (7313:7313:7313) (7311:7311:7311))
        (PORT d[6] (7058:7058:7058) (7319:7319:7319))
        (PORT d[7] (4715:4715:4715) (4978:4978:4978))
        (PORT d[8] (6297:6297:6297) (6470:6470:6470))
        (PORT d[9] (4630:4630:4630) (4761:4761:4761))
        (PORT d[10] (3711:3711:3711) (3869:3869:3869))
        (PORT d[11] (7063:7063:7063) (7235:7235:7235))
        (PORT d[12] (3722:3722:3722) (3812:3812:3812))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3347:3347:3347))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT d[0] (4125:4125:4125) (3978:3978:3978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (5311:5311:5311))
        (PORT d[1] (5877:5877:5877) (6054:6054:6054))
        (PORT d[2] (6584:6584:6584) (6865:6865:6865))
        (PORT d[3] (6925:6925:6925) (7218:7218:7218))
        (PORT d[4] (7262:7262:7262) (7400:7400:7400))
        (PORT d[5] (4981:4981:4981) (5225:5225:5225))
        (PORT d[6] (3988:3988:3988) (4178:4178:4178))
        (PORT d[7] (7297:7297:7297) (7335:7335:7335))
        (PORT d[8] (3406:3406:3406) (3386:3386:3386))
        (PORT d[9] (4163:4163:4163) (4326:4326:4326))
        (PORT d[10] (3158:3158:3158) (3375:3375:3375))
        (PORT d[11] (6265:6265:6265) (6326:6326:6326))
        (PORT d[12] (3180:3180:3180) (3345:3345:3345))
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (PORT ena (7270:7270:7270) (7393:7393:7393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (PORT d[0] (7270:7270:7270) (7393:7393:7393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (3590:3590:3590))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5829:5829:5829) (5933:5933:5933))
        (PORT d[1] (3329:3329:3329) (3357:3357:3357))
        (PORT d[2] (4205:4205:4205) (4351:4351:4351))
        (PORT d[3] (2924:2924:2924) (3013:3013:3013))
        (PORT d[4] (1595:1595:1595) (1648:1648:1648))
        (PORT d[5] (2711:2711:2711) (2816:2816:2816))
        (PORT d[6] (4726:4726:4726) (4833:4833:4833))
        (PORT d[7] (1497:1497:1497) (1539:1539:1539))
        (PORT d[8] (4893:4893:4893) (4903:4903:4903))
        (PORT d[9] (3027:3027:3027) (3006:3006:3006))
        (PORT d[10] (3951:3951:3951) (4105:4105:4105))
        (PORT d[11] (6341:6341:6341) (6490:6490:6490))
        (PORT d[12] (5647:5647:5647) (5845:5845:5845))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2003:2003:2003))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (2698:2698:2698) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3900:3900:3900))
        (PORT d[1] (5480:5480:5480) (5648:5648:5648))
        (PORT d[2] (4867:4867:4867) (4895:4895:4895))
        (PORT d[3] (5374:5374:5374) (5639:5639:5639))
        (PORT d[4] (2500:2500:2500) (2603:2603:2603))
        (PORT d[5] (2689:2689:2689) (2855:2855:2855))
        (PORT d[6] (5355:5355:5355) (5493:5493:5493))
        (PORT d[7] (4621:4621:4621) (4751:4751:4751))
        (PORT d[8] (3993:3993:3993) (4150:4150:4150))
        (PORT d[9] (3446:3446:3446) (3599:3599:3599))
        (PORT d[10] (2950:2950:2950) (3122:3122:3122))
        (PORT d[11] (6090:6090:6090) (6129:6129:6129))
        (PORT d[12] (2839:2839:2839) (3056:3056:3056))
        (PORT clk (2442:2442:2442) (2429:2429:2429))
        (PORT ena (2836:2836:2836) (2807:2807:2807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2429:2429:2429))
        (PORT d[0] (2836:2836:2836) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2877:2877:2877))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5598:5598:5598) (5793:5793:5793))
        (PORT d[1] (4274:4274:4274) (4288:4288:4288))
        (PORT d[2] (5283:5283:5283) (5431:5431:5431))
        (PORT d[3] (4529:4529:4529) (4534:4534:4534))
        (PORT d[4] (5158:5158:5158) (5216:5216:5216))
        (PORT d[5] (5490:5490:5490) (5498:5498:5498))
        (PORT d[6] (7058:7058:7058) (7316:7316:7316))
        (PORT d[7] (4236:4236:4236) (4431:4431:4431))
        (PORT d[8] (4038:4038:4038) (4086:4086:4086))
        (PORT d[9] (5031:5031:5031) (5048:5048:5048))
        (PORT d[10] (3439:3439:3439) (3635:3635:3635))
        (PORT d[11] (4525:4525:4525) (4667:4667:4667))
        (PORT d[12] (6693:6693:6693) (6927:6927:6927))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (3957:3957:3957))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (4688:4688:4688) (4588:4588:4588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3553:3553:3553))
        (PORT d[1] (4079:4079:4079) (4234:4234:4234))
        (PORT d[2] (5609:5609:5609) (5763:5763:5763))
        (PORT d[3] (6531:6531:6531) (6832:6832:6832))
        (PORT d[4] (6145:6145:6145) (6234:6234:6234))
        (PORT d[5] (3856:3856:3856) (4058:4058:4058))
        (PORT d[6] (4729:4729:4729) (4913:4913:4913))
        (PORT d[7] (6161:6161:6161) (6161:6161:6161))
        (PORT d[8] (5235:5235:5235) (5285:5285:5285))
        (PORT d[9] (3587:3587:3587) (3809:3809:3809))
        (PORT d[10] (4158:4158:4158) (4378:4378:4378))
        (PORT d[11] (4097:4097:4097) (4141:4141:4141))
        (PORT d[12] (3880:3880:3880) (4064:4064:4064))
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (PORT ena (5854:5854:5854) (5995:5995:5995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (PORT d[0] (5854:5854:5854) (5995:5995:5995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2671:2671:2671))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5618:5618:5618) (5821:5821:5821))
        (PORT d[1] (3204:3204:3204) (3238:3238:3238))
        (PORT d[2] (4951:4951:4951) (5132:5132:5132))
        (PORT d[3] (4155:4155:4155) (4162:4162:4162))
        (PORT d[4] (5417:5417:5417) (5451:5451:5451))
        (PORT d[5] (5826:5826:5826) (5831:5831:5831))
        (PORT d[6] (7011:7011:7011) (7267:7267:7267))
        (PORT d[7] (4944:4944:4944) (5130:5130:5130))
        (PORT d[8] (3357:3357:3357) (3411:3411:3411))
        (PORT d[9] (4385:4385:4385) (4574:4574:4574))
        (PORT d[10] (3083:3083:3083) (3285:3285:3285))
        (PORT d[11] (5212:5212:5212) (5354:5354:5354))
        (PORT d[12] (5769:5769:5769) (6036:6036:6036))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4655:4655:4655))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT d[0] (5307:5307:5307) (5286:5286:5286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3213:3213:3213) (3460:3460:3460))
        (PORT d[1] (4796:4796:4796) (4948:4948:4948))
        (PORT d[2] (5985:5985:5985) (6143:6143:6143))
        (PORT d[3] (6841:6841:6841) (7139:7139:7139))
        (PORT d[4] (6503:6503:6503) (6594:6594:6594))
        (PORT d[5] (4203:4203:4203) (4406:4406:4406))
        (PORT d[6] (5438:5438:5438) (5617:5617:5617))
        (PORT d[7] (6535:6535:6535) (6531:6531:6531))
        (PORT d[8] (5576:5576:5576) (5615:5615:5615))
        (PORT d[9] (3980:3980:3980) (4186:4186:4186))
        (PORT d[10] (4491:4491:4491) (4706:4706:4706))
        (PORT d[11] (4942:4942:4942) (4961:4961:4961))
        (PORT d[12] (4617:4617:4617) (4797:4797:4797))
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (PORT ena (6216:6216:6216) (6358:6358:6358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (PORT d[0] (6216:6216:6216) (6358:6358:6358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2097:2097:2097))
        (PORT clk (2565:2565:2565) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2830:2830:2830))
        (PORT d[1] (2536:2536:2536) (2574:2574:2574))
        (PORT d[2] (5702:5702:5702) (5887:5887:5887))
        (PORT d[3] (3482:3482:3482) (3496:3496:3496))
        (PORT d[4] (6108:6108:6108) (6143:6143:6143))
        (PORT d[5] (7428:7428:7428) (7380:7380:7380))
        (PORT d[6] (2762:2762:2762) (2787:2787:2787))
        (PORT d[7] (5647:5647:5647) (5828:5828:5828))
        (PORT d[8] (2596:2596:2596) (2641:2641:2641))
        (PORT d[9] (3117:3117:3117) (3213:3213:3213))
        (PORT d[10] (3786:3786:3786) (3985:3985:3985))
        (PORT d[11] (6384:6384:6384) (6526:6526:6526))
        (PORT d[12] (4103:4103:4103) (4179:4179:4179))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2770:2770:2770))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2587:2587:2587))
        (PORT d[0] (3488:3488:3488) (3427:3427:3427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (4227:4227:4227))
        (PORT d[1] (5527:5527:5527) (5679:5679:5679))
        (PORT d[2] (7081:7081:7081) (7229:7229:7229))
        (PORT d[3] (7568:7568:7568) (7863:7863:7863))
        (PORT d[4] (7193:7193:7193) (7282:7282:7282))
        (PORT d[5] (5196:5196:5196) (5387:5387:5387))
        (PORT d[6] (1946:1946:1946) (1988:1988:1988))
        (PORT d[7] (2258:2258:2258) (2302:2302:2302))
        (PORT d[8] (1920:1920:1920) (1968:1968:1968))
        (PORT d[9] (3934:3934:3934) (4149:4149:4149))
        (PORT d[10] (3108:3108:3108) (3311:3311:3311))
        (PORT d[11] (5673:5673:5673) (5688:5688:5688))
        (PORT d[12] (5664:5664:5664) (5837:5837:5837))
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (PORT ena (6913:6913:6913) (7055:7055:7055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (PORT d[0] (6913:6913:6913) (7055:7055:7055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2572:2572:2572))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8584:8584:8584) (8804:8804:8804))
        (PORT d[1] (8470:8470:8470) (8416:8416:8416))
        (PORT d[2] (6542:6542:6542) (6655:6655:6655))
        (PORT d[3] (7180:7180:7180) (7279:7279:7279))
        (PORT d[4] (8673:8673:8673) (8780:8780:8780))
        (PORT d[5] (7594:7594:7594) (7544:7544:7544))
        (PORT d[6] (6526:6526:6526) (6715:6715:6715))
        (PORT d[7] (3821:3821:3821) (3914:3914:3914))
        (PORT d[8] (5881:5881:5881) (5963:5963:5963))
        (PORT d[9] (5599:5599:5599) (5718:5718:5718))
        (PORT d[10] (3551:3551:3551) (3622:3622:3622))
        (PORT d[11] (5595:5595:5595) (5701:5701:5701))
        (PORT d[12] (7792:7792:7792) (8029:8029:8029))
        (PORT clk (2539:2539:2539) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4901:4901:4901) (4867:4867:4867))
        (PORT clk (2539:2539:2539) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (PORT d[0] (5227:5227:5227) (5218:5218:5218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2089:2089:2089))
        (PORT d[1] (5919:5919:5919) (6057:6057:6057))
        (PORT d[2] (6632:6632:6632) (6667:6667:6667))
        (PORT d[3] (3196:3196:3196) (3274:3274:3274))
        (PORT d[4] (5364:5364:5364) (5397:5397:5397))
        (PORT d[5] (3669:3669:3669) (3796:3796:3796))
        (PORT d[6] (5648:5648:5648) (5816:5816:5816))
        (PORT d[7] (6742:6742:6742) (6699:6699:6699))
        (PORT d[8] (3165:3165:3165) (3240:3240:3240))
        (PORT d[9] (3097:3097:3097) (3085:3085:3085))
        (PORT d[10] (4300:4300:4300) (4315:4315:4315))
        (PORT d[11] (5989:5989:5989) (6154:6154:6154))
        (PORT d[12] (3337:3337:3337) (3449:3449:3449))
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (PORT ena (3873:3873:3873) (3878:3878:3878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (PORT d[0] (3873:3873:3873) (3878:3878:3878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2754:2754:2754))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5450:5450:5450) (5551:5551:5551))
        (PORT d[1] (1903:1903:1903) (1953:1953:1953))
        (PORT d[2] (3855:3855:3855) (4004:4004:4004))
        (PORT d[3] (2916:2916:2916) (3005:3005:3005))
        (PORT d[4] (5313:5313:5313) (5372:5372:5372))
        (PORT d[5] (3817:3817:3817) (3903:3903:3903))
        (PORT d[6] (4687:4687:4687) (4789:4789:4789))
        (PORT d[7] (5503:5503:5503) (5854:5854:5854))
        (PORT d[8] (4854:4854:4854) (4854:4854:4854))
        (PORT d[9] (3295:3295:3295) (3261:3261:3261))
        (PORT d[10] (3655:3655:3655) (3815:3815:3815))
        (PORT d[11] (5972:5972:5972) (6123:6123:6123))
        (PORT d[12] (4689:4689:4689) (4785:4785:4785))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6061:6061:6061) (6149:6149:6149))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (6683:6683:6683) (6780:6780:6780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4579:4579:4579) (4628:4628:4628))
        (PORT d[1] (5146:5146:5146) (5322:5322:5322))
        (PORT d[2] (4544:4544:4544) (4577:4577:4577))
        (PORT d[3] (6673:6673:6673) (6875:6875:6875))
        (PORT d[4] (2195:2195:2195) (2300:2300:2300))
        (PORT d[5] (2637:2637:2637) (2797:2797:2797))
        (PORT d[6] (3583:3583:3583) (3706:3706:3706))
        (PORT d[7] (4294:4294:4294) (4433:4433:4433))
        (PORT d[8] (3969:3969:3969) (4122:4122:4122))
        (PORT d[9] (3111:3111:3111) (3272:3272:3272))
        (PORT d[10] (4104:4104:4104) (4263:4263:4263))
        (PORT d[11] (6151:6151:6151) (6193:6193:6193))
        (PORT d[12] (3224:3224:3224) (3441:3441:3441))
        (PORT clk (2455:2455:2455) (2441:2441:2441))
        (PORT ena (6010:6010:6010) (6086:6086:6086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2441:2441:2441))
        (PORT d[0] (6010:6010:6010) (6086:6086:6086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3327:3327:3327))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5257:5257:5257) (5460:5460:5460))
        (PORT d[1] (4229:4229:4229) (4254:4254:4254))
        (PORT d[2] (4315:4315:4315) (4505:4505:4505))
        (PORT d[3] (4176:4176:4176) (4185:4185:4185))
        (PORT d[4] (5455:5455:5455) (5504:5504:5504))
        (PORT d[5] (5444:5444:5444) (5446:5446:5446))
        (PORT d[6] (6663:6663:6663) (6921:6921:6921))
        (PORT d[7] (4230:4230:4230) (4425:4425:4425))
        (PORT d[8] (4052:4052:4052) (4101:4101:4101))
        (PORT d[9] (5030:5030:5030) (5047:5047:5047))
        (PORT d[10] (3372:3372:3372) (3572:3572:3572))
        (PORT d[11] (5242:5242:5242) (5375:5375:5375))
        (PORT d[12] (6719:6719:6719) (6957:6957:6957))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (3571:3571:3571))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT d[0] (4279:4279:4279) (4174:4174:4174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (3856:3856:3856))
        (PORT d[1] (4106:4106:4106) (4262:4262:4262))
        (PORT d[2] (5301:5301:5301) (5469:5469:5469))
        (PORT d[3] (6176:6176:6176) (6478:6478:6478))
        (PORT d[4] (5806:5806:5806) (5900:5900:5900))
        (PORT d[5] (3778:3778:3778) (3967:3967:3967))
        (PORT d[6] (4689:4689:4689) (4868:4868:4868))
        (PORT d[7] (5860:5860:5860) (5866:5866:5866))
        (PORT d[8] (5188:5188:5188) (5227:5227:5227))
        (PORT d[9] (3328:3328:3328) (3565:3565:3565))
        (PORT d[10] (3825:3825:3825) (4047:4047:4047))
        (PORT d[11] (4392:4392:4392) (4412:4412:4412))
        (PORT d[12] (3903:3903:3903) (4091:4091:4091))
        (PORT clk (2449:2449:2449) (2433:2433:2433))
        (PORT ena (5869:5869:5869) (6009:6009:6009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2433:2433:2433))
        (PORT d[0] (5869:5869:5869) (6009:6009:6009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (3905:3905:3905))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6279:6279:6279) (6469:6469:6469))
        (PORT d[1] (5582:5582:5582) (5542:5542:5542))
        (PORT d[2] (4500:4500:4500) (4675:4675:4675))
        (PORT d[3] (6695:6695:6695) (6796:6796:6796))
        (PORT d[4] (6290:6290:6290) (6417:6417:6417))
        (PORT d[5] (5105:5105:5105) (5079:5079:5079))
        (PORT d[6] (5911:5911:5911) (6180:6180:6180))
        (PORT d[7] (4684:4684:4684) (4784:4784:4784))
        (PORT d[8] (4688:4688:4688) (4810:4810:4810))
        (PORT d[9] (4251:4251:4251) (4316:4316:4316))
        (PORT d[10] (7020:7020:7020) (6986:6986:6986))
        (PORT d[11] (5821:5821:5821) (5918:5918:5918))
        (PORT d[12] (6010:6010:6010) (6293:6293:6293))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (3951:3951:3951))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT d[0] (4603:4603:4603) (4582:4582:4582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3800:3800:3800))
        (PORT d[1] (3840:3840:3840) (3926:3926:3926))
        (PORT d[2] (4477:4477:4477) (4473:4473:4473))
        (PORT d[3] (5466:5466:5466) (5714:5714:5714))
        (PORT d[4] (5457:5457:5457) (5551:5551:5551))
        (PORT d[5] (3696:3696:3696) (3900:3900:3900))
        (PORT d[6] (3492:3492:3492) (3606:3606:3606))
        (PORT d[7] (4265:4265:4265) (4257:4257:4257))
        (PORT d[8] (5422:5422:5422) (5401:5401:5401))
        (PORT d[9] (4657:4657:4657) (4925:4925:4925))
        (PORT d[10] (4301:4301:4301) (4560:4560:4560))
        (PORT d[11] (4868:4868:4868) (4986:4986:4986))
        (PORT d[12] (4364:4364:4364) (4359:4359:4359))
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (PORT ena (4650:4650:4650) (4745:4745:4745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (PORT d[0] (4650:4650:4650) (4745:4745:4745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4183:4183:4183) (4221:4221:4221))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5913:5913:5913) (6107:6107:6107))
        (PORT d[1] (5297:5297:5297) (5268:5268:5268))
        (PORT d[2] (4901:4901:4901) (5068:5068:5068))
        (PORT d[3] (6322:6322:6322) (6432:6432:6432))
        (PORT d[4] (5968:5968:5968) (6101:6101:6101))
        (PORT d[5] (5114:5114:5114) (5089:5089:5089))
        (PORT d[6] (5610:5610:5610) (5885:5885:5885))
        (PORT d[7] (4634:4634:4634) (4731:4731:4731))
        (PORT d[8] (4438:4438:4438) (4574:4574:4574))
        (PORT d[9] (3700:3700:3700) (3766:3766:3766))
        (PORT d[10] (6360:6360:6360) (6348:6348:6348))
        (PORT d[11] (5403:5403:5403) (5497:5497:5497))
        (PORT d[12] (5653:5653:5653) (5941:5941:5941))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5413:5413:5413) (5453:5453:5453))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (PORT d[0] (6063:6063:6063) (6113:6113:6113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3840:3840:3840))
        (PORT d[1] (4161:4161:4161) (4241:4241:4241))
        (PORT d[2] (4516:4516:4516) (4515:4515:4515))
        (PORT d[3] (5161:5161:5161) (5418:5418:5418))
        (PORT d[4] (5146:5146:5146) (5252:5252:5252))
        (PORT d[5] (3420:3420:3420) (3627:3627:3627))
        (PORT d[6] (3846:3846:3846) (3952:3952:3952))
        (PORT d[7] (4273:4273:4273) (4267:4267:4267))
        (PORT d[8] (5050:5050:5050) (5028:5028:5028))
        (PORT d[9] (4684:4684:4684) (4946:4946:4946))
        (PORT d[10] (4613:4613:4613) (4861:4861:4861))
        (PORT d[11] (4895:4895:4895) (5013:5013:5013))
        (PORT d[12] (4404:4404:4404) (4404:4404:4404))
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (PORT ena (4736:4736:4736) (4836:4836:4836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (PORT d[0] (4736:4736:4736) (4836:4836:4836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4072:4072:4072) (4102:4102:4102))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5962:5962:5962) (6178:6178:6178))
        (PORT d[1] (6295:6295:6295) (6234:6234:6234))
        (PORT d[2] (4633:4633:4633) (4731:4731:4731))
        (PORT d[3] (6694:6694:6694) (6789:6789:6789))
        (PORT d[4] (6520:6520:6520) (6629:6629:6629))
        (PORT d[5] (6097:6097:6097) (6042:6042:6042))
        (PORT d[6] (5129:5129:5129) (5321:5321:5321))
        (PORT d[7] (4185:4185:4185) (4356:4356:4356))
        (PORT d[8] (5193:5193:5193) (5369:5369:5369))
        (PORT d[9] (3886:3886:3886) (4010:4010:4010))
        (PORT d[10] (5256:5256:5256) (5311:5311:5311))
        (PORT d[11] (4824:4824:4824) (4953:4953:4953))
        (PORT d[12] (5661:5661:5661) (5908:5908:5908))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5141:5141:5141) (5038:5038:5038))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT d[0] (5763:5763:5763) (5669:5669:5669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2869:2869:2869))
        (PORT d[1] (4288:4288:4288) (4420:4420:4420))
        (PORT d[2] (5201:5201:5201) (5219:5219:5219))
        (PORT d[3] (4958:4958:4958) (5154:5154:5154))
        (PORT d[4] (5019:5019:5019) (5084:5084:5084))
        (PORT d[5] (2683:2683:2683) (2859:2859:2859))
        (PORT d[6] (4265:4265:4265) (4427:4427:4427))
        (PORT d[7] (4995:4995:4995) (4958:4958:4958))
        (PORT d[8] (5083:5083:5083) (5051:5051:5051))
        (PORT d[9] (5476:5476:5476) (5427:5427:5427))
        (PORT d[10] (3555:3555:3555) (3788:3788:3788))
        (PORT d[11] (5126:5126:5126) (5228:5228:5228))
        (PORT d[12] (5465:5465:5465) (5417:5417:5417))
        (PORT clk (2437:2437:2437) (2423:2423:2423))
        (PORT ena (4625:4625:4625) (4659:4659:4659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2423:2423:2423))
        (PORT d[0] (4625:4625:4625) (4659:4659:4659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2076:2076:2076))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3056:3056:3056))
        (PORT d[1] (1486:1486:1486) (1533:1533:1533))
        (PORT d[2] (2108:2108:2108) (2130:2130:2130))
        (PORT d[3] (1798:1798:1798) (1825:1825:1825))
        (PORT d[4] (1184:1184:1184) (1234:1234:1234))
        (PORT d[5] (1396:1396:1396) (1413:1413:1413))
        (PORT d[6] (3661:3661:3661) (3750:3750:3750))
        (PORT d[7] (1104:1104:1104) (1146:1146:1146))
        (PORT d[8] (1863:1863:1863) (1936:1936:1936))
        (PORT d[9] (3675:3675:3675) (3642:3642:3642))
        (PORT d[10] (1438:1438:1438) (1476:1476:1476))
        (PORT d[11] (1069:1069:1069) (1121:1121:1121))
        (PORT d[12] (1448:1448:1448) (1485:1485:1485))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1324:1324:1324))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT d[0] (2017:2017:2017) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4448:4448:4448) (4583:4583:4583))
        (PORT d[1] (1597:1597:1597) (1633:1633:1633))
        (PORT d[2] (1560:1560:1560) (1589:1589:1589))
        (PORT d[3] (7321:7321:7321) (7509:7509:7509))
        (PORT d[4] (2887:2887:2887) (2990:2990:2990))
        (PORT d[5] (2031:2031:2031) (2023:2023:2023))
        (PORT d[6] (3218:3218:3218) (3363:3363:3363))
        (PORT d[7] (1549:1549:1549) (1594:1594:1594))
        (PORT d[8] (1676:1676:1676) (1724:1724:1724))
        (PORT d[9] (4478:4478:4478) (4626:4626:4626))
        (PORT d[10] (5078:5078:5078) (5223:5223:5223))
        (PORT d[11] (4099:4099:4099) (4175:4175:4175))
        (PORT d[12] (1860:1860:1860) (1892:1892:1892))
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (PORT ena (2453:2453:2453) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (PORT d[0] (2453:2453:2453) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4142:4142:4142) (4094:4094:4094))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (4099:4099:4099))
        (PORT d[1] (3401:3401:3401) (3555:3555:3555))
        (PORT d[2] (4109:4109:4109) (4245:4245:4245))
        (PORT d[3] (6788:6788:6788) (6939:6939:6939))
        (PORT d[4] (4167:4167:4167) (4208:4208:4208))
        (PORT d[5] (3124:3124:3124) (3263:3263:3263))
        (PORT d[6] (4012:4012:4012) (4091:4091:4091))
        (PORT d[7] (5162:5162:5162) (5480:5480:5480))
        (PORT d[8] (8017:8017:8017) (8081:8081:8081))
        (PORT d[9] (3290:3290:3290) (3275:3275:3275))
        (PORT d[10] (3181:3181:3181) (3328:3328:3328))
        (PORT d[11] (5300:5300:5300) (5485:5485:5485))
        (PORT d[12] (4729:4729:4729) (4883:4883:4883))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3388:3388:3388))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (4025:4025:4025) (4019:4019:4019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3936:3936:3936))
        (PORT d[1] (4792:4792:4792) (4980:4980:4980))
        (PORT d[2] (3515:3515:3515) (3530:3530:3530))
        (PORT d[3] (5096:5096:5096) (5353:5353:5353))
        (PORT d[4] (2546:2546:2546) (2683:2683:2683))
        (PORT d[5] (3251:3251:3251) (3447:3447:3447))
        (PORT d[6] (3646:3646:3646) (3788:3788:3788))
        (PORT d[7] (3891:3891:3891) (3933:3933:3933))
        (PORT d[8] (4279:4279:4279) (4419:4419:4419))
        (PORT d[9] (3191:3191:3191) (3396:3396:3396))
        (PORT d[10] (3686:3686:3686) (3843:3843:3843))
        (PORT d[11] (4318:4318:4318) (4301:4301:4301))
        (PORT d[12] (3097:3097:3097) (3285:3285:3285))
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (PORT ena (4717:4717:4717) (4762:4762:4762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (PORT d[0] (4717:4717:4717) (4762:4762:4762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2344:2344:2344))
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5514:5514:5514) (5666:5666:5666))
        (PORT d[1] (3112:3112:3112) (3268:3268:3268))
        (PORT d[2] (6839:6839:6839) (7048:7048:7048))
        (PORT d[3] (8214:8214:8214) (8383:8383:8383))
        (PORT d[4] (6483:6483:6483) (6519:6519:6519))
        (PORT d[5] (8084:8084:8084) (8089:8089:8089))
        (PORT d[6] (8364:8364:8364) (8583:8583:8583))
        (PORT d[7] (5394:5394:5394) (5638:5638:5638))
        (PORT d[8] (6998:6998:6998) (7173:7173:7173))
        (PORT d[9] (3441:3441:3441) (3529:3529:3529))
        (PORT d[10] (4420:4420:4420) (4582:4582:4582))
        (PORT d[11] (7466:7466:7466) (7648:7648:7648))
        (PORT d[12] (4527:4527:4527) (4618:4618:4618))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2370:2370:2370))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (PORT d[0] (3135:3135:3135) (3001:3001:3001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5741:5741:5741) (6015:6015:6015))
        (PORT d[1] (3002:3002:3002) (2947:2947:2947))
        (PORT d[2] (3696:3696:3696) (3643:3643:3643))
        (PORT d[3] (7629:7629:7629) (7918:7918:7918))
        (PORT d[4] (7954:7954:7954) (8095:8095:8095))
        (PORT d[5] (5589:5589:5589) (5828:5828:5828))
        (PORT d[6] (2354:2354:2354) (2430:2430:2430))
        (PORT d[7] (3382:3382:3382) (3347:3347:3347))
        (PORT d[8] (2635:2635:2635) (2604:2604:2604))
        (PORT d[9] (4796:4796:4796) (4958:4958:4958))
        (PORT d[10] (3511:3511:3511) (3713:3713:3713))
        (PORT d[11] (4268:4268:4268) (4231:4231:4231))
        (PORT d[12] (3894:3894:3894) (4055:4055:4055))
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (PORT ena (3873:3873:3873) (3762:3762:3762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (PORT d[0] (3873:3873:3873) (3762:3762:3762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3516:3516:3516))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3330:3330:3330))
        (PORT d[1] (2682:2682:2682) (2803:2803:2803))
        (PORT d[2] (2957:2957:2957) (2951:2951:2951))
        (PORT d[3] (7041:7041:7041) (7128:7128:7128))
        (PORT d[4] (2576:2576:2576) (2586:2586:2586))
        (PORT d[5] (2815:2815:2815) (2810:2810:2810))
        (PORT d[6] (2507:2507:2507) (2526:2526:2526))
        (PORT d[7] (4730:4730:4730) (5007:5007:5007))
        (PORT d[8] (6009:6009:6009) (6107:6107:6107))
        (PORT d[9] (3709:3709:3709) (3757:3757:3757))
        (PORT d[10] (4777:4777:4777) (4966:4966:4966))
        (PORT d[11] (2943:2943:2943) (2952:2952:2952))
        (PORT d[12] (3886:3886:3886) (3885:3885:3885))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2458:2458:2458))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT d[0] (3211:3211:3211) (3115:3115:3115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2524:2524:2524))
        (PORT d[1] (1932:1932:1932) (1956:1956:1956))
        (PORT d[2] (2448:2448:2448) (2461:2461:2461))
        (PORT d[3] (3128:3128:3128) (3160:3160:3160))
        (PORT d[4] (2426:2426:2426) (2455:2455:2455))
        (PORT d[5] (6642:6642:6642) (6847:6847:6847))
        (PORT d[6] (1695:1695:1695) (1719:1719:1719))
        (PORT d[7] (2372:2372:2372) (2399:2399:2399))
        (PORT d[8] (2024:2024:2024) (2054:2054:2054))
        (PORT d[9] (1659:1659:1659) (1676:1676:1676))
        (PORT d[10] (1721:1721:1721) (1751:1751:1751))
        (PORT d[11] (2295:2295:2295) (2309:2309:2309))
        (PORT d[12] (2041:2041:2041) (2067:2067:2067))
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (PORT ena (2588:2588:2588) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (PORT d[0] (2588:2588:2588) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3719:3719:3719) (3712:3712:3712))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5645:5645:5645) (5842:5842:5842))
        (PORT d[1] (4476:4476:4476) (4483:4483:4483))
        (PORT d[2] (4612:4612:4612) (4779:4779:4779))
        (PORT d[3] (4591:4591:4591) (4605:4605:4605))
        (PORT d[4] (5757:5757:5757) (5812:5812:5812))
        (PORT d[5] (5850:5850:5850) (5848:5848:5848))
        (PORT d[6] (5926:5926:5926) (6187:6187:6187))
        (PORT d[7] (4241:4241:4241) (4434:4434:4434))
        (PORT d[8] (5552:5552:5552) (5727:5727:5727))
        (PORT d[9] (4330:4330:4330) (4353:4353:4353))
        (PORT d[10] (3079:3079:3079) (3274:3274:3274))
        (PORT d[11] (5261:5261:5261) (5437:5437:5437))
        (PORT d[12] (6076:6076:6076) (6326:6326:6326))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4062:4062:4062) (4102:4102:4102))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (4684:4684:4684) (4733:4733:4733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3885:3885:3885) (4169:4169:4169))
        (PORT d[1] (4090:4090:4090) (4243:4243:4243))
        (PORT d[2] (5910:5910:5910) (6220:6220:6220))
        (PORT d[3] (6133:6133:6133) (6423:6423:6423))
        (PORT d[4] (5421:5421:5421) (5514:5514:5514))
        (PORT d[5] (3463:3463:3463) (3653:3653:3653))
        (PORT d[6] (3939:3939:3939) (4118:4118:4118))
        (PORT d[7] (5504:5504:5504) (5512:5512:5512))
        (PORT d[8] (5517:5517:5517) (5549:5549:5549))
        (PORT d[9] (4792:4792:4792) (5136:5136:5136))
        (PORT d[10] (3593:3593:3593) (3834:3834:3834))
        (PORT d[11] (4766:4766:4766) (4828:4828:4828))
        (PORT d[12] (3184:3184:3184) (3377:3377:3377))
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (PORT ena (5506:5506:5506) (5639:5639:5639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (PORT d[0] (5506:5506:5506) (5639:5639:5639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1853:1853:1853))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4428:4428:4428))
        (PORT d[1] (3008:3008:3008) (3117:3117:3117))
        (PORT d[2] (1890:1890:1890) (2007:2007:2007))
        (PORT d[3] (2316:2316:2316) (2305:2305:2305))
        (PORT d[4] (3196:3196:3196) (3130:3130:3130))
        (PORT d[5] (3090:3090:3090) (3195:3195:3195))
        (PORT d[6] (4678:4678:4678) (4778:4778:4778))
        (PORT d[7] (2005:2005:2005) (1995:1995:1995))
        (PORT d[8] (2057:2057:2057) (2049:2049:2049))
        (PORT d[9] (2331:2331:2331) (2301:2301:2301))
        (PORT d[10] (4831:4831:4831) (4999:4999:4999))
        (PORT d[11] (2040:2040:2040) (2045:2045:2045))
        (PORT d[12] (5231:5231:5231) (5324:5324:5324))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5870:5870:5870) (5653:5653:5653))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (PORT d[0] (6492:6492:6492) (6284:6284:6284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2167:2167:2167))
        (PORT d[1] (2308:2308:2308) (2257:2257:2257))
        (PORT d[2] (2983:2983:2983) (2935:2935:2935))
        (PORT d[3] (3622:3622:3622) (3545:3545:3545))
        (PORT d[4] (2926:2926:2926) (2870:2870:2870))
        (PORT d[5] (4342:4342:4342) (4242:4242:4242))
        (PORT d[6] (2267:2267:2267) (2328:2328:2328))
        (PORT d[7] (2989:2989:2989) (2950:2950:2950))
        (PORT d[8] (2239:2239:2239) (2202:2202:2202))
        (PORT d[9] (3009:3009:3009) (3126:3126:3126))
        (PORT d[10] (4249:4249:4249) (4451:4451:4451))
        (PORT d[11] (3667:3667:3667) (3632:3632:3632))
        (PORT d[12] (2094:2094:2094) (2238:2238:2238))
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (PORT ena (3185:3185:3185) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (PORT d[0] (3185:3185:3185) (3078:3078:3078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3090:3090:3090))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5086:5086:5086) (5178:5178:5178))
        (PORT d[1] (2933:2933:2933) (2974:2974:2974))
        (PORT d[2] (3812:3812:3812) (3949:3949:3949))
        (PORT d[3] (3203:3203:3203) (3275:3275:3275))
        (PORT d[4] (4939:4939:4939) (5000:5000:5000))
        (PORT d[5] (3462:3462:3462) (3553:3553:3553))
        (PORT d[6] (4324:4324:4324) (4426:4426:4426))
        (PORT d[7] (5559:5559:5559) (5920:5920:5920))
        (PORT d[8] (4156:4156:4156) (4183:4183:4183))
        (PORT d[9] (2985:2985:2985) (2962:2962:2962))
        (PORT d[10] (3279:3279:3279) (3439:3439:3439))
        (PORT d[11] (5587:5587:5587) (5735:5735:5735))
        (PORT d[12] (5279:5279:5279) (5480:5480:5480))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2367:2367:2367))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT d[0] (3090:3090:3090) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4269:4269:4269))
        (PORT d[1] (4838:4838:4838) (5010:5010:5010))
        (PORT d[2] (4197:4197:4197) (4230:4230:4230))
        (PORT d[3] (6319:6319:6319) (6522:6522:6522))
        (PORT d[4] (2550:2550:2550) (2651:2651:2651))
        (PORT d[5] (2651:2651:2651) (2812:2812:2812))
        (PORT d[6] (4662:4662:4662) (4805:4805:4805))
        (PORT d[7] (4296:4296:4296) (4431:4431:4431))
        (PORT d[8] (4314:4314:4314) (4494:4494:4494))
        (PORT d[9] (3430:3430:3430) (3585:3585:3585))
        (PORT d[10] (3713:3713:3713) (3870:3870:3870))
        (PORT d[11] (5747:5747:5747) (5794:5794:5794))
        (PORT d[12] (3551:3551:3551) (3753:3753:3753))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (PORT ena (5676:5676:5676) (5754:5754:5754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (PORT d[0] (5676:5676:5676) (5754:5754:5754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3182:3182:3182))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3678:3678:3678))
        (PORT d[1] (3052:3052:3052) (3175:3175:3175))
        (PORT d[2] (2667:2667:2667) (2675:2675:2675))
        (PORT d[3] (7341:7341:7341) (7421:7421:7421))
        (PORT d[4] (2579:2579:2579) (2588:2588:2588))
        (PORT d[5] (2834:2834:2834) (2831:2831:2831))
        (PORT d[6] (6015:6015:6015) (6078:6078:6078))
        (PORT d[7] (4705:4705:4705) (4981:4981:4981))
        (PORT d[8] (6024:6024:6024) (6124:6124:6124))
        (PORT d[9] (3710:3710:3710) (3757:3757:3757))
        (PORT d[10] (5084:5084:5084) (5266:5266:5266))
        (PORT d[11] (3161:3161:3161) (3155:3155:3155))
        (PORT d[12] (3899:3899:3899) (3902:3902:3902))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (3773:3773:3773))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (4514:4514:4514) (4404:4404:4404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2453:2453:2453))
        (PORT d[1] (1658:1658:1658) (1681:1681:1681))
        (PORT d[2] (2404:2404:2404) (2413:2413:2413))
        (PORT d[3] (3780:3780:3780) (3783:3783:3783))
        (PORT d[4] (2455:2455:2455) (2486:2486:2486))
        (PORT d[5] (6669:6669:6669) (6875:6875:6875))
        (PORT d[6] (2068:2068:2068) (2085:2085:2085))
        (PORT d[7] (2033:2033:2033) (2068:2068:2068))
        (PORT d[8] (2018:2018:2018) (2048:2048:2048))
        (PORT d[9] (1366:1366:1366) (1393:1393:1393))
        (PORT d[10] (1395:1395:1395) (1433:1433:1433))
        (PORT d[11] (2330:2330:2330) (2346:2346:2346))
        (PORT d[12] (2015:2015:2015) (2039:2039:2039))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (PORT ena (2573:2573:2573) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (PORT d[0] (2573:2573:2573) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (699:699:699) (759:759:759))
        (PORT sload (939:939:939) (1021:1021:1021))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1227:1227:1227) (1257:1257:1257))
        (PORT sload (1411:1411:1411) (1457:1457:1457))
        (PORT ena (1476:1476:1476) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1227:1227:1227) (1258:1258:1258))
        (PORT sload (1411:1411:1411) (1457:1457:1457))
        (PORT ena (1476:1476:1476) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1228:1228:1228) (1259:1259:1259))
        (PORT sload (1411:1411:1411) (1457:1457:1457))
        (PORT ena (1476:1476:1476) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1228:1228:1228) (1259:1259:1259))
        (PORT sload (1411:1411:1411) (1457:1457:1457))
        (PORT ena (1476:1476:1476) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1229:1229:1229) (1260:1260:1260))
        (PORT sload (1411:1411:1411) (1457:1457:1457))
        (PORT ena (1476:1476:1476) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1230:1230:1230) (1261:1261:1261))
        (PORT sload (1411:1411:1411) (1457:1457:1457))
        (PORT ena (1476:1476:1476) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1230:1230:1230) (1262:1262:1262))
        (PORT sload (1411:1411:1411) (1457:1457:1457))
        (PORT ena (1476:1476:1476) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1231:1231:1231) (1262:1262:1262))
        (PORT sload (1411:1411:1411) (1457:1457:1457))
        (PORT ena (1476:1476:1476) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (704:704:704) (765:765:765))
        (PORT sload (939:939:939) (1021:1021:1021))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT sload (939:939:939) (1021:1021:1021))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT sload (939:939:939) (1021:1021:1021))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT sload (939:939:939) (1021:1021:1021))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (701:701:701) (761:761:761))
        (PORT sload (939:939:939) (1021:1021:1021))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (700:700:700) (760:760:760))
        (PORT sload (939:939:939) (1021:1021:1021))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (698:698:698) (757:757:757))
        (PORT sload (939:939:939) (1021:1021:1021))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (696:696:696) (755:755:755))
        (PORT sload (939:939:939) (1021:1021:1021))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (386:386:386))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (401:401:401))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2493:2493:2493))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5945:5945:5945) (6142:6142:6142))
        (PORT d[1] (3601:3601:3601) (3624:3624:3624))
        (PORT d[2] (5297:5297:5297) (5478:5478:5478))
        (PORT d[3] (3818:3818:3818) (3827:3827:3827))
        (PORT d[4] (5809:5809:5809) (5839:5839:5839))
        (PORT d[5] (6718:6718:6718) (6679:6679:6679))
        (PORT d[6] (5992:5992:5992) (6300:6300:6300))
        (PORT d[7] (5286:5286:5286) (5469:5469:5469))
        (PORT d[8] (2974:2974:2974) (3024:3024:3024))
        (PORT d[9] (4703:4703:4703) (4882:4882:4882))
        (PORT d[10] (3440:3440:3440) (3644:3644:3644))
        (PORT d[11] (5583:5583:5583) (5724:5724:5724))
        (PORT d[12] (6091:6091:6091) (6352:6352:6352))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (4277:4277:4277))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT d[0] (4921:4921:4921) (4908:4908:4908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3844:3844:3844))
        (PORT d[1] (5154:5154:5154) (5304:5304:5304))
        (PORT d[2] (4318:4318:4318) (4466:4466:4466))
        (PORT d[3] (7178:7178:7178) (7473:7473:7473))
        (PORT d[4] (6853:6853:6853) (6945:6945:6945))
        (PORT d[5] (4538:4538:4538) (4735:4735:4735))
        (PORT d[6] (5780:5780:5780) (5956:5956:5956))
        (PORT d[7] (2962:2962:2962) (2998:2998:2998))
        (PORT d[8] (6329:6329:6329) (6366:6366:6366))
        (PORT d[9] (3610:3610:3610) (3818:3818:3818))
        (PORT d[10] (3151:3151:3151) (3357:3357:3357))
        (PORT d[11] (5292:5292:5292) (5309:5309:5309))
        (PORT d[12] (4975:4975:4975) (5156:5156:5156))
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT ena (6564:6564:6564) (6706:6706:6706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT d[0] (6564:6564:6564) (6706:6706:6706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4712:4712:4712) (4898:4898:4898))
        (PORT clk (2463:2463:2463) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (4197:4197:4197))
        (PORT d[1] (3862:3862:3862) (4062:4062:4062))
        (PORT d[2] (3457:3457:3457) (3552:3552:3552))
        (PORT d[3] (6730:6730:6730) (6873:6873:6873))
        (PORT d[4] (4152:4152:4152) (4180:4180:4180))
        (PORT d[5] (3743:3743:3743) (3883:3883:3883))
        (PORT d[6] (4709:4709:4709) (4831:4831:4831))
        (PORT d[7] (3345:3345:3345) (3441:3441:3441))
        (PORT d[8] (8325:8325:8325) (8449:8449:8449))
        (PORT d[9] (4623:4623:4623) (4556:4556:4556))
        (PORT d[10] (3101:3101:3101) (3198:3198:3198))
        (PORT d[11] (4904:4904:4904) (5033:5033:5033))
        (PORT d[12] (4898:4898:4898) (5064:5064:5064))
        (PORT clk (2459:2459:2459) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4955:4955:4955) (4976:4976:4976))
        (PORT clk (2459:2459:2459) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2486:2486:2486))
        (PORT d[0] (5577:5577:5577) (5607:5607:5607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2128:2128:2128))
        (PORT d[1] (5187:5187:5187) (5281:5281:5281))
        (PORT d[2] (3874:3874:3874) (3921:3921:3921))
        (PORT d[3] (4336:4336:4336) (4523:4523:4523))
        (PORT d[4] (2555:2555:2555) (2657:2657:2657))
        (PORT d[5] (2265:2265:2265) (2383:2383:2383))
        (PORT d[6] (3183:3183:3183) (3278:3278:3278))
        (PORT d[7] (3785:3785:3785) (3824:3824:3824))
        (PORT d[8] (3448:3448:3448) (3548:3548:3548))
        (PORT d[9] (3754:3754:3754) (3732:3732:3732))
        (PORT d[10] (3763:3763:3763) (3750:3750:3750))
        (PORT d[11] (5284:5284:5284) (5233:5233:5233))
        (PORT d[12] (3290:3290:3290) (3439:3439:3439))
        (PORT clk (2408:2408:2408) (2394:2394:2394))
        (PORT ena (4340:4340:4340) (4383:4383:4383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2394:2394:2394))
        (PORT d[0] (4340:4340:4340) (4383:4383:4383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3506:3506:3506) (3586:3586:3586))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7084:7084:7084) (7308:7308:7308))
        (PORT d[1] (7398:7398:7398) (7341:7341:7341))
        (PORT d[2] (5513:5513:5513) (5630:5630:5630))
        (PORT d[3] (6045:6045:6045) (6139:6139:6139))
        (PORT d[4] (7629:7629:7629) (7735:7735:7735))
        (PORT d[5] (6570:6570:6570) (6519:6519:6519))
        (PORT d[6] (5812:5812:5812) (6003:6003:6003))
        (PORT d[7] (4944:4944:4944) (5114:5114:5114))
        (PORT d[8] (4475:4475:4475) (4580:4580:4580))
        (PORT d[9] (4550:4550:4550) (4679:4679:4679))
        (PORT d[10] (6253:6253:6253) (6293:6293:6293))
        (PORT d[11] (4862:4862:4862) (4962:4962:4962))
        (PORT d[12] (6750:6750:6750) (6995:6995:6995))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4954:4954:4954) (4925:4925:4925))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT d[0] (5576:5576:5576) (5556:5556:5556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2802:2802:2802))
        (PORT d[1] (5127:5127:5127) (5260:5260:5260))
        (PORT d[2] (5930:5930:5930) (5966:5966:5966))
        (PORT d[3] (5432:5432:5432) (5631:5631:5631))
        (PORT d[4] (4329:4329:4329) (4360:4360:4360))
        (PORT d[5] (3748:3748:3748) (3912:3912:3912))
        (PORT d[6] (4637:4637:4637) (4817:4817:4817))
        (PORT d[7] (6001:6001:6001) (5961:5961:5961))
        (PORT d[8] (6768:6768:6768) (6707:6707:6707))
        (PORT d[9] (4217:4217:4217) (4196:4196:4196))
        (PORT d[10] (4670:4670:4670) (4906:4906:4906))
        (PORT d[11] (6154:6154:6154) (6248:6248:6248))
        (PORT d[12] (6102:6102:6102) (6048:6048:6048))
        (PORT clk (2461:2461:2461) (2445:2445:2445))
        (PORT ena (5367:5367:5367) (5413:5413:5413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2445:2445:2445))
        (PORT d[0] (5367:5367:5367) (5413:5413:5413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4440:4440:4440))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8210:8210:8210) (8426:8426:8426))
        (PORT d[1] (8121:8121:8121) (8070:8070:8070))
        (PORT d[2] (6169:6169:6169) (6279:6279:6279))
        (PORT d[3] (6782:6782:6782) (6880:6880:6880))
        (PORT d[4] (8667:8667:8667) (8773:8773:8773))
        (PORT d[5] (7276:7276:7276) (7230:7230:7230))
        (PORT d[6] (6550:6550:6550) (6741:6741:6741))
        (PORT d[7] (3441:3441:3441) (3543:3543:3543))
        (PORT d[8] (5484:5484:5484) (5565:5565:5565))
        (PORT d[9] (5592:5592:5592) (5710:5710:5710))
        (PORT d[10] (3844:3844:3844) (3903:3903:3903))
        (PORT d[11] (5580:5580:5580) (5682:5682:5682))
        (PORT d[12] (7454:7454:7454) (7696:7696:7696))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4907:4907:4907) (4928:4928:4928))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (5556:5556:5556) (5586:5586:5586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2419:2419:2419))
        (PORT d[1] (5873:5873:5873) (6023:6023:6023))
        (PORT d[2] (6912:6912:6912) (6933:6933:6933))
        (PORT d[3] (3088:3088:3088) (3147:3147:3147))
        (PORT d[4] (5354:5354:5354) (5386:5386:5386))
        (PORT d[5] (3328:3328:3328) (3451:3451:3451))
        (PORT d[6] (5333:5333:5333) (5511:5511:5511))
        (PORT d[7] (6722:6722:6722) (6679:6679:6679))
        (PORT d[8] (7456:7456:7456) (7386:7386:7386))
        (PORT d[9] (3162:3162:3162) (3148:3148:3148))
        (PORT d[10] (4575:4575:4575) (4576:4576:4576))
        (PORT d[11] (6008:6008:6008) (6164:6164:6164))
        (PORT d[12] (6791:6791:6791) (6739:6739:6739))
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (PORT ena (4195:4195:4195) (4195:4195:4195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (PORT d[0] (4195:4195:4195) (4195:4195:4195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1906:1906:1906))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2837:2837:2837))
        (PORT d[1] (2529:2529:2529) (2570:2570:2570))
        (PORT d[2] (5643:5643:5643) (5825:5825:5825))
        (PORT d[3] (3477:3477:3477) (3490:3490:3490))
        (PORT d[4] (6143:6143:6143) (6164:6164:6164))
        (PORT d[5] (2770:2770:2770) (2878:2878:2878))
        (PORT d[6] (2800:2800:2800) (2828:2828:2828))
        (PORT d[7] (5639:5639:5639) (5820:5820:5820))
        (PORT d[8] (2603:2603:2603) (2650:2650:2650))
        (PORT d[9] (3134:3134:3134) (3234:3234:3234))
        (PORT d[10] (3753:3753:3753) (3951:3951:3951))
        (PORT d[11] (6000:6000:6000) (6141:6141:6141))
        (PORT d[12] (4070:4070:4070) (4144:4144:4144))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2577:2577:2577))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2585:2585:2585))
        (PORT d[0] (3287:3287:3287) (3208:3208:3208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3935:3935:3935) (4193:4193:4193))
        (PORT d[1] (5513:5513:5513) (5662:5662:5662))
        (PORT d[2] (7049:7049:7049) (7195:7195:7195))
        (PORT d[3] (7515:7515:7515) (7807:7807:7807))
        (PORT d[4] (7194:7194:7194) (7283:7283:7283))
        (PORT d[5] (5182:5182:5182) (5367:5367:5367))
        (PORT d[6] (2270:2270:2270) (2304:2304:2304))
        (PORT d[7] (2270:2270:2270) (2315:2315:2315))
        (PORT d[8] (6718:6718:6718) (6750:6750:6750))
        (PORT d[9] (4342:4342:4342) (4550:4550:4550))
        (PORT d[10] (3134:3134:3134) (3338:3338:3338))
        (PORT d[11] (5672:5672:5672) (5687:5687:5687))
        (PORT d[12] (5307:5307:5307) (5484:5484:5484))
        (PORT clk (2507:2507:2507) (2492:2492:2492))
        (PORT ena (6912:6912:6912) (7054:7054:7054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2492:2492:2492))
        (PORT d[0] (6912:6912:6912) (7054:7054:7054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2870:2870:2870))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5609:5609:5609) (5811:5811:5811))
        (PORT d[1] (4588:4588:4588) (4609:4609:4609))
        (PORT d[2] (4662:4662:4662) (4851:4851:4851))
        (PORT d[3] (3825:3825:3825) (3840:3840:3840))
        (PORT d[4] (5108:5108:5108) (5161:5161:5161))
        (PORT d[5] (5804:5804:5804) (5806:5806:5806))
        (PORT d[6] (7044:7044:7044) (7298:7298:7298))
        (PORT d[7] (4647:4647:4647) (4908:4908:4908))
        (PORT d[8] (3700:3700:3700) (3754:3754:3754))
        (PORT d[9] (4292:4292:4292) (4477:4477:4477))
        (PORT d[10] (3465:3465:3465) (3664:3664:3664))
        (PORT d[11] (4843:4843:4843) (4979:4979:4979))
        (PORT d[12] (5731:5731:5731) (5994:5994:5994))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4142:4142:4142))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (4753:4753:4753) (4773:4773:4773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (4030:4030:4030))
        (PORT d[1] (4462:4462:4462) (4619:4619:4619))
        (PORT d[2] (6016:6016:6016) (6173:6173:6173))
        (PORT d[3] (6535:6535:6535) (6839:6839:6839))
        (PORT d[4] (6157:6157:6157) (6253:6253:6253))
        (PORT d[5] (4131:4131:4131) (4319:4319:4319))
        (PORT d[6] (5414:5414:5414) (5593:5593:5593))
        (PORT d[7] (6569:6569:6569) (6566:6566:6566))
        (PORT d[8] (5601:5601:5601) (5640:5640:5640))
        (PORT d[9] (3982:3982:3982) (4206:4206:4206))
        (PORT d[10] (4171:4171:4171) (4393:4393:4393))
        (PORT d[11] (4590:4590:4590) (4618:4618:4618))
        (PORT d[12] (4303:4303:4303) (4493:4493:4493))
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (PORT ena (6546:6546:6546) (6672:6672:6672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (PORT d[0] (6546:6546:6546) (6672:6672:6672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2896:2896:2896))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5937:5937:5937) (6128:6128:6128))
        (PORT d[1] (3167:3167:3167) (3183:3183:3183))
        (PORT d[2] (4938:4938:4938) (5117:5117:5117))
        (PORT d[3] (4173:4173:4173) (4178:4178:4178))
        (PORT d[4] (5040:5040:5040) (5077:5077:5077))
        (PORT d[5] (5850:5850:5850) (5858:5858:5858))
        (PORT d[6] (7045:7045:7045) (7298:7298:7298))
        (PORT d[7] (4599:4599:4599) (4792:4792:4792))
        (PORT d[8] (3357:3357:3357) (3412:3412:3412))
        (PORT d[9] (4365:4365:4365) (4549:4549:4549))
        (PORT d[10] (3070:3070:3070) (3265:3265:3265))
        (PORT d[11] (5235:5235:5235) (5381:5381:5381))
        (PORT d[12] (5769:5769:5769) (6035:6035:6035))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3370:3370:3370))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (4094:4094:4094) (4001:4001:4001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3424:3424:3424))
        (PORT d[1] (4436:4436:4436) (4590:4590:4590))
        (PORT d[2] (6019:6019:6019) (6175:6175:6175))
        (PORT d[3] (6868:6868:6868) (7167:7167:7167))
        (PORT d[4] (6495:6495:6495) (6585:6585:6585))
        (PORT d[5] (4227:4227:4227) (4427:4427:4427))
        (PORT d[6] (5099:5099:5099) (5283:5283:5283))
        (PORT d[7] (6520:6520:6520) (6515:6515:6515))
        (PORT d[8] (5581:5581:5581) (5625:5625:5625))
        (PORT d[9] (3995:3995:3995) (4215:4215:4215))
        (PORT d[10] (4490:4490:4490) (4705:4705:4705))
        (PORT d[11] (4927:4927:4927) (4945:4945:4945))
        (PORT d[12] (4273:4273:4273) (4457:4457:4457))
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (PORT ena (6209:6209:6209) (6350:6350:6350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (PORT d[0] (6209:6209:6209) (6350:6350:6350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4652:4652:4652) (4847:4847:4847))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5208:5208:5208) (5329:5329:5329))
        (PORT d[1] (3942:3942:3942) (4193:4193:4193))
        (PORT d[2] (4181:4181:4181) (4267:4267:4267))
        (PORT d[3] (8231:8231:8231) (8329:8329:8329))
        (PORT d[4] (4834:4834:4834) (4865:4865:4865))
        (PORT d[5] (3813:3813:3813) (3995:3995:3995))
        (PORT d[6] (4034:4034:4034) (4134:4134:4134))
        (PORT d[7] (3877:3877:3877) (3971:3971:3971))
        (PORT d[8] (6976:6976:6976) (7051:7051:7051))
        (PORT d[9] (4129:4129:4129) (4202:4202:4202))
        (PORT d[10] (3192:3192:3192) (3254:3254:3254))
        (PORT d[11] (4873:4873:4873) (4959:4959:4959))
        (PORT d[12] (4443:4443:4443) (4583:4583:4583))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (3805:3805:3805))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT d[0] (4579:4579:4579) (4436:4436:4436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1711:1711:1711))
        (PORT d[1] (3741:3741:3741) (3853:3853:3853))
        (PORT d[2] (3828:3828:3828) (3897:3897:3897))
        (PORT d[3] (4539:4539:4539) (4594:4594:4594))
        (PORT d[4] (3648:3648:3648) (3747:3747:3747))
        (PORT d[5] (1859:1859:1859) (1947:1947:1947))
        (PORT d[6] (3801:3801:3801) (3888:3888:3888))
        (PORT d[7] (4226:4226:4226) (4280:4280:4280))
        (PORT d[8] (3111:3111:3111) (3168:3168:3168))
        (PORT d[9] (3039:3039:3039) (3014:3014:3014))
        (PORT d[10] (3113:3113:3113) (3114:3114:3114))
        (PORT d[11] (6336:6336:6336) (6266:6266:6266))
        (PORT d[12] (4613:4613:4613) (4739:4739:4739))
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (PORT ena (5326:5326:5326) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (PORT d[0] (5326:5326:5326) (5318:5318:5318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (4219:4219:4219))
        (PORT clk (2558:2558:2558) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3358:3358:3358))
        (PORT d[1] (8196:8196:8196) (8143:8143:8143))
        (PORT d[2] (5285:5285:5285) (5471:5471:5471))
        (PORT d[3] (6662:6662:6662) (6746:6746:6746))
        (PORT d[4] (3314:3314:3314) (3328:3328:3328))
        (PORT d[5] (3201:3201:3201) (3200:3200:3200))
        (PORT d[6] (5294:5294:5294) (5364:5364:5364))
        (PORT d[7] (4308:4308:4308) (4545:4545:4545))
        (PORT d[8] (4928:4928:4928) (5033:5033:5033))
        (PORT d[9] (2669:2669:2669) (2716:2716:2716))
        (PORT d[10] (4418:4418:4418) (4604:4604:4604))
        (PORT d[11] (5426:5426:5426) (5487:5487:5487))
        (PORT d[12] (3525:3525:3525) (3540:3540:3540))
        (PORT clk (2554:2554:2554) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3159:3159:3159))
        (PORT clk (2554:2554:2554) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (PORT d[0] (3813:3813:3813) (3790:3790:3790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5984:5984:5984) (6212:6212:6212))
        (PORT d[1] (3530:3530:3530) (3546:3546:3546))
        (PORT d[2] (2390:2390:2390) (2399:2399:2399))
        (PORT d[3] (2368:2368:2368) (2384:2384:2384))
        (PORT d[4] (2451:2451:2451) (2478:2478:2478))
        (PORT d[5] (5943:5943:5943) (6150:6150:6150))
        (PORT d[6] (6205:6205:6205) (6286:6286:6286))
        (PORT d[7] (3677:3677:3677) (3679:3679:3679))
        (PORT d[8] (3437:3437:3437) (3452:3452:3452))
        (PORT d[9] (4826:4826:4826) (5083:5083:5083))
        (PORT d[10] (2121:2121:2121) (2155:2155:2155))
        (PORT d[11] (3697:3697:3697) (3698:3698:3698))
        (PORT d[12] (3072:3072:3072) (3085:3085:3085))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (PORT ena (6518:6518:6518) (6606:6606:6606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (PORT d[0] (6518:6518:6518) (6606:6606:6606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4682:4682:4682) (4853:4853:4853))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6171:6171:6171) (6272:6272:6272))
        (PORT d[1] (3679:3679:3679) (3716:3716:3716))
        (PORT d[2] (1739:1739:1739) (1765:1765:1765))
        (PORT d[3] (3272:3272:3272) (3359:3359:3359))
        (PORT d[4] (1229:1229:1229) (1283:1283:1283))
        (PORT d[5] (2388:2388:2388) (2462:2462:2462))
        (PORT d[6] (5075:5075:5075) (5176:5176:5176))
        (PORT d[7] (1486:1486:1486) (1526:1526:1526))
        (PORT d[8] (5318:5318:5318) (5334:5334:5334))
        (PORT d[9] (3336:3336:3336) (3308:3308:3308))
        (PORT d[10] (3953:3953:3953) (4106:4106:4106))
        (PORT d[11] (6602:6602:6602) (6740:6740:6740))
        (PORT d[12] (3748:3748:3748) (3836:3836:3836))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1626:1626:1626))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (2327:2327:2327) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4487:4487:4487))
        (PORT d[1] (2326:2326:2326) (2347:2347:2347))
        (PORT d[2] (5252:5252:5252) (5276:5276:5276))
        (PORT d[3] (6970:6970:6970) (7164:7164:7164))
        (PORT d[4] (2866:2866:2866) (2968:2968:2968))
        (PORT d[5] (3034:3034:3034) (3195:3195:3195))
        (PORT d[6] (5365:5365:5365) (5503:5503:5503))
        (PORT d[7] (5011:5011:5011) (5136:5136:5136))
        (PORT d[8] (4345:4345:4345) (4499:4499:4499))
        (PORT d[9] (2722:2722:2722) (2881:2881:2881))
        (PORT d[10] (5096:5096:5096) (5243:5243:5243))
        (PORT d[11] (2540:2540:2540) (2542:2542:2542))
        (PORT d[12] (3239:3239:3239) (3452:3452:3452))
        (PORT clk (2455:2455:2455) (2441:2441:2441))
        (PORT ena (2478:2478:2478) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2441:2441:2441))
        (PORT d[0] (2478:2478:2478) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1521:1521:1521))
        (PORT clk (2569:2569:2569) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2468:2468:2468))
        (PORT d[1] (2200:2200:2200) (2237:2237:2237))
        (PORT d[2] (6051:6051:6051) (6237:6237:6237))
        (PORT d[3] (2461:2461:2461) (2488:2488:2488))
        (PORT d[4] (2591:2591:2591) (2630:2630:2630))
        (PORT d[5] (7783:7783:7783) (7731:7731:7731))
        (PORT d[6] (2391:2391:2391) (2418:2418:2418))
        (PORT d[7] (6399:6399:6399) (6574:6574:6574))
        (PORT d[8] (2216:2216:2216) (2261:2261:2261))
        (PORT d[9] (3810:3810:3810) (3889:3889:3889))
        (PORT d[10] (4098:4098:4098) (4295:4295:4295))
        (PORT d[11] (6791:6791:6791) (6936:6936:6936))
        (PORT d[12] (4098:4098:4098) (4187:4187:4187))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2237:2237:2237))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (PORT d[0] (2962:2962:2962) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4326:4326:4326) (4589:4589:4589))
        (PORT d[1] (5889:5889:5889) (6037:6037:6037))
        (PORT d[2] (5307:5307:5307) (5424:5424:5424))
        (PORT d[3] (1856:1856:1856) (1883:1883:1883))
        (PORT d[4] (2973:2973:2973) (3159:3159:3159))
        (PORT d[5] (5564:5564:5564) (5746:5746:5746))
        (PORT d[6] (1602:1602:1602) (1644:1644:1644))
        (PORT d[7] (1884:1884:1884) (1916:1916:1916))
        (PORT d[8] (1601:1601:1601) (1656:1656:1656))
        (PORT d[9] (4275:4275:4275) (4490:4490:4490))
        (PORT d[10] (3463:3463:3463) (3661:3661:3661))
        (PORT d[11] (2184:2184:2184) (2185:2185:2185))
        (PORT d[12] (1556:1556:1556) (1606:1606:1606))
        (PORT clk (2513:2513:2513) (2499:2499:2499))
        (PORT ena (3116:3116:3116) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2499:2499:2499))
        (PORT d[0] (3116:3116:3116) (3087:3087:3087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1578:1578:1578))
        (PORT clk (2567:2567:2567) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2478:2478:2478))
        (PORT d[1] (2927:2927:2927) (2958:2958:2958))
        (PORT d[2] (5992:5992:5992) (6175:6175:6175))
        (PORT d[3] (2472:2472:2472) (2502:2502:2502))
        (PORT d[4] (2564:2564:2564) (2601:2601:2601))
        (PORT d[5] (7411:7411:7411) (7366:7366:7366))
        (PORT d[6] (2400:2400:2400) (2428:2428:2428))
        (PORT d[7] (6018:6018:6018) (6197:6197:6197))
        (PORT d[8] (2262:2262:2262) (2313:2313:2313))
        (PORT d[9] (3772:3772:3772) (3847:3847:3847))
        (PORT d[10] (4117:4117:4117) (4315:4315:4315))
        (PORT d[11] (6756:6756:6756) (6898:6898:6898))
        (PORT d[12] (4048:4048:4048) (4124:4124:4124))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2395:2395:2395))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2591:2591:2591))
        (PORT d[0] (3102:3102:3102) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4554:4554:4554))
        (PORT d[1] (5872:5872:5872) (6019:6019:6019))
        (PORT d[2] (4939:4939:4939) (5064:5064:5064))
        (PORT d[3] (7846:7846:7846) (8132:8132:8132))
        (PORT d[4] (3045:3045:3045) (3236:3236:3236))
        (PORT d[5] (5565:5565:5565) (5755:5755:5755))
        (PORT d[6] (2246:2246:2246) (2263:2263:2263))
        (PORT d[7] (1928:1928:1928) (1977:1977:1977))
        (PORT d[8] (1555:1555:1555) (1605:1605:1605))
        (PORT d[9] (4269:4269:4269) (4480:4480:4480))
        (PORT d[10] (3863:3863:3863) (3952:3952:3952))
        (PORT d[11] (2216:2216:2216) (2225:2225:2225))
        (PORT d[12] (6281:6281:6281) (6439:6439:6439))
        (PORT clk (2511:2511:2511) (2498:2498:2498))
        (PORT ena (3133:3133:3133) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2498:2498:2498))
        (PORT d[0] (3133:3133:3133) (3107:3107:3107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (3868:3868:3868))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6716:6716:6716) (6916:6916:6916))
        (PORT d[1] (7452:7452:7452) (7413:7413:7413))
        (PORT d[2] (4937:4937:4937) (5137:5137:5137))
        (PORT d[3] (6008:6008:6008) (6096:6096:6096))
        (PORT d[4] (3992:3992:3992) (4005:4005:4005))
        (PORT d[5] (3798:3798:3798) (3785:3785:3785))
        (PORT d[6] (6573:6573:6573) (6811:6811:6811))
        (PORT d[7] (4293:4293:4293) (4525:4525:4525))
        (PORT d[8] (4510:4510:4510) (4613:4613:4613))
        (PORT d[9] (2986:2986:2986) (3027:3027:3027))
        (PORT d[10] (3772:3772:3772) (3969:3969:3969))
        (PORT d[11] (4726:4726:4726) (4798:4798:4798))
        (PORT d[12] (8461:8461:8461) (8714:8714:8714))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4124:4124:4124) (4252:4252:4252))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT d[0] (4746:4746:4746) (4883:4883:4883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5286:5286:5286) (5517:5517:5517))
        (PORT d[1] (5949:5949:5949) (6011:6011:6011))
        (PORT d[2] (2724:2724:2724) (2730:2730:2730))
        (PORT d[3] (3412:3412:3412) (3415:3415:3415))
        (PORT d[4] (2786:2786:2786) (2812:2812:2812))
        (PORT d[5] (5577:5577:5577) (5783:5783:5783))
        (PORT d[6] (5498:5498:5498) (5591:5591:5591))
        (PORT d[7] (2970:2970:2970) (2987:2987:2987))
        (PORT d[8] (4174:4174:4174) (4182:4182:4182))
        (PORT d[9] (4123:4123:4123) (4390:4390:4390))
        (PORT d[10] (5650:5650:5650) (5902:5902:5902))
        (PORT d[11] (3010:3010:3010) (3022:3022:3022))
        (PORT d[12] (4090:4090:4090) (4086:4086:4086))
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (PORT ena (6199:6199:6199) (6293:6293:6293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (PORT d[0] (6199:6199:6199) (6293:6293:6293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1487:1487:1487))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2744:2744:2744))
        (PORT d[1] (1183:1183:1183) (1236:1236:1236))
        (PORT d[2] (1512:1512:1512) (1551:1551:1551))
        (PORT d[3] (1752:1752:1752) (1775:1775:1775))
        (PORT d[4] (1445:1445:1445) (1484:1484:1484))
        (PORT d[5] (2372:2372:2372) (2444:2444:2444))
        (PORT d[6] (1119:1119:1119) (1155:1155:1155))
        (PORT d[7] (2023:2023:2023) (2043:2043:2043))
        (PORT d[8] (1115:1115:1115) (1157:1157:1157))
        (PORT d[9] (3574:3574:3574) (3677:3677:3677))
        (PORT d[10] (1119:1119:1119) (1160:1160:1160))
        (PORT d[11] (1083:1083:1083) (1134:1134:1134))
        (PORT d[12] (1817:1817:1817) (1856:1856:1856))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1313:1313:1313))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT d[0] (2007:2007:2007) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1245:1245:1245))
        (PORT d[1] (1210:1210:1210) (1246:1246:1246))
        (PORT d[2] (1224:1224:1224) (1259:1259:1259))
        (PORT d[3] (1785:1785:1785) (1777:1777:1777))
        (PORT d[4] (2127:2127:2127) (2118:2118:2118))
        (PORT d[5] (1730:1730:1730) (1734:1734:1734))
        (PORT d[6] (3821:3821:3821) (3933:3933:3933))
        (PORT d[7] (1252:1252:1252) (1306:1306:1306))
        (PORT d[8] (1286:1286:1286) (1336:1336:1336))
        (PORT d[9] (4486:4486:4486) (4633:4633:4633))
        (PORT d[10] (5098:5098:5098) (5243:5243:5243))
        (PORT d[11] (2137:2137:2137) (2135:2135:2135))
        (PORT d[12] (1552:1552:1552) (1589:1589:1589))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (PORT ena (2101:2101:2101) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (PORT d[0] (2101:2101:2101) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4731:4731:4731) (4919:4919:4919))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4516:4516:4516) (4635:4635:4635))
        (PORT d[1] (3520:3520:3520) (3737:3737:3737))
        (PORT d[2] (3412:3412:3412) (3503:3503:3503))
        (PORT d[3] (6420:6420:6420) (6571:6571:6571))
        (PORT d[4] (4175:4175:4175) (4206:4206:4206))
        (PORT d[5] (3396:3396:3396) (3539:3539:3539))
        (PORT d[6] (4400:4400:4400) (4531:4531:4531))
        (PORT d[7] (3331:3331:3331) (3429:3429:3429))
        (PORT d[8] (8626:8626:8626) (8741:8741:8741))
        (PORT d[9] (4294:4294:4294) (4235:4235:4235))
        (PORT d[10] (3072:3072:3072) (3168:3168:3168))
        (PORT d[11] (4566:4566:4566) (4705:4705:4705))
        (PORT d[12] (5280:5280:5280) (5441:5441:5441))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3333:3333:3333))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (4006:4006:4006) (3964:3964:3964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2403:2403:2403))
        (PORT d[1] (4849:4849:4849) (4960:4960:4960))
        (PORT d[2] (3478:3478:3478) (3530:3530:3530))
        (PORT d[3] (4601:4601:4601) (4776:4776:4776))
        (PORT d[4] (2493:2493:2493) (2604:2604:2604))
        (PORT d[5] (2269:2269:2269) (2389:2389:2389))
        (PORT d[6] (3463:3463:3463) (3553:3553:3553))
        (PORT d[7] (3833:3833:3833) (3875:3875:3875))
        (PORT d[8] (3150:3150:3150) (3253:3253:3253))
        (PORT d[9] (3757:3757:3757) (3735:3735:3735))
        (PORT d[10] (3405:3405:3405) (3388:3388:3388))
        (PORT d[11] (5259:5259:5259) (5206:5206:5206))
        (PORT d[12] (3614:3614:3614) (3754:3754:3754))
        (PORT clk (2422:2422:2422) (2407:2407:2407))
        (PORT ena (4293:4293:4293) (4347:4347:4347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2407:2407:2407))
        (PORT d[0] (4293:4293:4293) (4347:4347:4347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1518:1518:1518))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2743:2743:2743))
        (PORT d[1] (1214:1214:1214) (1262:1262:1262))
        (PORT d[2] (2100:2100:2100) (2108:2108:2108))
        (PORT d[3] (1791:1791:1791) (1817:1817:1817))
        (PORT d[4] (1468:1468:1468) (1505:1505:1505))
        (PORT d[5] (1347:1347:1347) (1363:1363:1363))
        (PORT d[6] (1074:1074:1074) (1105:1105:1105))
        (PORT d[7] (1398:1398:1398) (1431:1431:1431))
        (PORT d[8] (788:788:788) (826:826:826))
        (PORT d[9] (879:879:879) (935:935:935))
        (PORT d[10] (791:791:791) (831:831:831))
        (PORT d[11] (778:778:778) (836:836:836))
        (PORT d[12] (1512:1512:1512) (1561:1561:1561))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1336:1336:1336))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT d[0] (2030:2030:2030) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1597:1597:1597))
        (PORT d[1] (1211:1211:1211) (1247:1247:1247))
        (PORT d[2] (1202:1202:1202) (1226:1226:1226))
        (PORT d[3] (1188:1188:1188) (1221:1221:1221))
        (PORT d[4] (1778:1778:1778) (1786:1786:1786))
        (PORT d[5] (1449:1449:1449) (1470:1470:1470))
        (PORT d[6] (3815:3815:3815) (3926:3926:3926))
        (PORT d[7] (1239:1239:1239) (1292:1292:1292))
        (PORT d[8] (1256:1256:1256) (1301:1301:1301))
        (PORT d[9] (4447:4447:4447) (4587:4587:4587))
        (PORT d[10] (5129:5129:5129) (5277:5277:5277))
        (PORT d[11] (2183:2183:2183) (2186:2186:2186))
        (PORT d[12] (1526:1526:1526) (1565:1565:1565))
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT ena (2138:2138:2138) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT d[0] (2138:2138:2138) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (576:576:576))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (527:527:527))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (532:532:532))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3406:3406:3406))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6313:6313:6313) (6515:6515:6515))
        (PORT d[1] (7099:7099:7099) (7058:7058:7058))
        (PORT d[2] (5299:5299:5299) (5480:5480:5480))
        (PORT d[3] (5953:5953:5953) (6032:6032:6032))
        (PORT d[4] (4320:4320:4320) (4334:4334:4334))
        (PORT d[5] (5860:5860:5860) (5822:5822:5822))
        (PORT d[6] (6241:6241:6241) (6483:6483:6483))
        (PORT d[7] (4309:4309:4309) (4542:4542:4542))
        (PORT d[8] (6173:6173:6173) (6276:6276:6276))
        (PORT d[9] (4116:4116:4116) (4193:4193:4193))
        (PORT d[10] (3422:3422:3422) (3617:3617:3617))
        (PORT d[11] (6883:6883:6883) (6970:6970:6970))
        (PORT d[12] (7110:7110:7110) (7390:7390:7390))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4197:4197:4197) (4132:4132:4132))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (4812:4812:4812) (4766:4766:4766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4637:4637:4637) (4885:4885:4885))
        (PORT d[1] (5616:5616:5616) (5689:5689:5689))
        (PORT d[2] (3083:3083:3083) (3090:3090:3090))
        (PORT d[3] (6144:6144:6144) (6379:6379:6379))
        (PORT d[4] (5441:5441:5441) (5548:5548:5548))
        (PORT d[5] (5183:5183:5183) (5395:5395:5395))
        (PORT d[6] (5142:5142:5142) (5238:5238:5238))
        (PORT d[7] (4311:4311:4311) (4314:4314:4314))
        (PORT d[8] (3804:3804:3804) (3817:3817:3817))
        (PORT d[9] (3715:3715:3715) (3981:3981:3981))
        (PORT d[10] (5635:5635:5635) (5882:5882:5882))
        (PORT d[11] (4381:4381:4381) (4380:4380:4380))
        (PORT d[12] (3321:3321:3321) (3330:3330:3330))
        (PORT clk (2477:2477:2477) (2461:2461:2461))
        (PORT ena (5802:5802:5802) (5901:5901:5901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2461:2461:2461))
        (PORT d[0] (5802:5802:5802) (5901:5901:5901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4249:4249:4249) (4374:4374:4374))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8187:8187:8187) (8409:8409:8409))
        (PORT d[1] (8124:8124:8124) (8066:8066:8066))
        (PORT d[2] (6176:6176:6176) (6292:6292:6292))
        (PORT d[3] (7145:7145:7145) (7242:7242:7242))
        (PORT d[4] (8672:8672:8672) (8779:8779:8779))
        (PORT d[5] (7618:7618:7618) (7570:7570:7570))
        (PORT d[6] (6526:6526:6526) (6714:6714:6714))
        (PORT d[7] (3411:3411:3411) (3509:3509:3509))
        (PORT d[8] (5898:5898:5898) (5981:5981:5981))
        (PORT d[9] (5567:5567:5567) (5683:5683:5683))
        (PORT d[10] (3550:3550:3550) (3620:3620:3620))
        (PORT d[11] (5563:5563:5563) (5664:5664:5664))
        (PORT d[12] (7430:7430:7430) (7675:7675:7675))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4461:4461:4461) (4411:4411:4411))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (5083:5083:5083) (5042:5042:5042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2431:2431:2431))
        (PORT d[1] (5880:5880:5880) (6030:6030:6030))
        (PORT d[2] (6639:6639:6639) (6673:6673:6673))
        (PORT d[3] (3475:3475:3475) (3527:3527:3527))
        (PORT d[4] (5362:5362:5362) (5395:5395:5395))
        (PORT d[5] (3360:3360:3360) (3487:3487:3487))
        (PORT d[6] (5647:5647:5647) (5815:5815:5815))
        (PORT d[7] (6736:6736:6736) (6693:6693:6693))
        (PORT d[8] (7488:7488:7488) (7420:7420:7420))
        (PORT d[9] (3097:3097:3097) (3086:3086:3086))
        (PORT d[10] (4275:4275:4275) (4289:4289:4289))
        (PORT d[11] (6014:6014:6014) (6172:6172:6172))
        (PORT d[12] (2909:2909:2909) (3017:3017:3017))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (PORT ena (4207:4207:4207) (4209:4209:4209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (PORT d[0] (4207:4207:4207) (4209:4209:4209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2358:2358:2358))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5979:5979:5979) (6182:6182:6182))
        (PORT d[1] (2868:2868:2868) (2899:2899:2899))
        (PORT d[2] (5356:5356:5356) (5541:5541:5541))
        (PORT d[3] (3143:3143:3143) (3164:3164:3164))
        (PORT d[4] (5786:5786:5786) (5826:5826:5826))
        (PORT d[5] (6718:6718:6718) (6680:6680:6680))
        (PORT d[6] (7724:7724:7724) (7971:7971:7971))
        (PORT d[7] (5293:5293:5293) (5478:5478:5478))
        (PORT d[8] (2966:2966:2966) (3014:3014:3014))
        (PORT d[9] (4735:4735:4735) (4918:4918:4918))
        (PORT d[10] (3440:3440:3440) (3644:3644:3644))
        (PORT d[11] (5610:5610:5610) (5753:5753:5753))
        (PORT d[12] (6091:6091:6091) (6352:6352:6352))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3323:3323:3323))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (PORT d[0] (4057:4057:4057) (3954:3954:3954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3878:3878:3878))
        (PORT d[1] (5168:5168:5168) (5320:5320:5320))
        (PORT d[2] (6731:6731:6731) (6883:6883:6883))
        (PORT d[3] (7274:7274:7274) (7578:7578:7578))
        (PORT d[4] (6852:6852:6852) (6944:6944:6944))
        (PORT d[5] (4832:4832:4832) (5020:5020:5020))
        (PORT d[6] (5826:5826:5826) (6008:6008:6008))
        (PORT d[7] (2655:2655:2655) (2699:2699:2699))
        (PORT d[8] (6344:6344:6344) (6383:6383:6383))
        (PORT d[9] (3650:3650:3650) (3869:3869:3869))
        (PORT d[10] (3806:3806:3806) (3890:3890:3890))
        (PORT d[11] (2898:2898:2898) (2891:2891:2891))
        (PORT d[12] (2214:2214:2214) (2250:2250:2250))
        (PORT clk (2498:2498:2498) (2484:2484:2484))
        (PORT ena (7262:7262:7262) (7370:7370:7370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2484:2484:2484))
        (PORT d[0] (7262:7262:7262) (7370:7370:7370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5709:5709:5709) (5932:5932:5932))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6085:6085:6085) (6179:6179:6179))
        (PORT d[1] (5385:5385:5385) (5310:5310:5310))
        (PORT d[2] (5455:5455:5455) (5675:5675:5675))
        (PORT d[3] (6963:6963:6963) (7101:7101:7101))
        (PORT d[4] (5404:5404:5404) (5436:5436:5436))
        (PORT d[5] (6587:6587:6587) (6585:6585:6585))
        (PORT d[6] (6317:6317:6317) (6581:6581:6581))
        (PORT d[7] (5272:5272:5272) (5467:5467:5467))
        (PORT d[8] (5297:5297:5297) (5471:5471:5471))
        (PORT d[9] (3893:3893:3893) (4027:4027:4027))
        (PORT d[10] (2937:2937:2937) (3087:3087:3087))
        (PORT d[11] (6019:6019:6019) (6200:6200:6200))
        (PORT d[12] (6097:6097:6097) (6388:6388:6388))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4833:4833:4833) (4796:4796:4796))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT d[0] (5482:5482:5482) (5456:5456:5456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4337:4337:4337) (4617:4617:4617))
        (PORT d[1] (5154:5154:5154) (5329:5329:5329))
        (PORT d[2] (6297:6297:6297) (6555:6555:6555))
        (PORT d[3] (6153:6153:6153) (6436:6436:6436))
        (PORT d[4] (6548:6548:6548) (6686:6686:6686))
        (PORT d[5] (3862:3862:3862) (4113:4113:4113))
        (PORT d[6] (3958:3958:3958) (4186:4186:4186))
        (PORT d[7] (6316:6316:6316) (6365:6365:6365))
        (PORT d[8] (4781:4781:4781) (4755:4755:4755))
        (PORT d[9] (3457:3457:3457) (3624:3624:3624))
        (PORT d[10] (3992:3992:3992) (4237:4237:4237))
        (PORT d[11] (5515:5515:5515) (5572:5572:5572))
        (PORT d[12] (3101:3101:3101) (3252:3252:3252))
        (PORT clk (2440:2440:2440) (2422:2422:2422))
        (PORT ena (6151:6151:6151) (6286:6286:6286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2422:2422:2422))
        (PORT d[0] (6151:6151:6151) (6286:6286:6286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5400:5400:5400) (5635:5635:5635))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6031:6031:6031) (6122:6122:6122))
        (PORT d[1] (5346:5346:5346) (5283:5283:5283))
        (PORT d[2] (5430:5430:5430) (5633:5633:5633))
        (PORT d[3] (6997:6997:6997) (7130:7130:7130))
        (PORT d[4] (5848:5848:5848) (5926:5926:5926))
        (PORT d[5] (6540:6540:6540) (6530:6530:6530))
        (PORT d[6] (5978:5978:5978) (6246:6246:6246))
        (PORT d[7] (4907:4907:4907) (5104:5104:5104))
        (PORT d[8] (5609:5609:5609) (5772:5772:5772))
        (PORT d[9] (3583:3583:3583) (3729:3729:3729))
        (PORT d[10] (2622:2622:2622) (2782:2782:2782))
        (PORT d[11] (5974:5974:5974) (6149:6149:6149))
        (PORT d[12] (6453:6453:6453) (6742:6742:6742))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (4555:4555:4555))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT d[0] (5356:5356:5356) (5186:5186:5186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4356:4356:4356) (4638:4638:4638))
        (PORT d[1] (5174:5174:5174) (5349:5349:5349))
        (PORT d[2] (6262:6262:6262) (6517:6517:6517))
        (PORT d[3] (5842:5842:5842) (6130:6130:6130))
        (PORT d[4] (6568:6568:6568) (6706:6706:6706))
        (PORT d[5] (3892:3892:3892) (4148:4148:4148))
        (PORT d[6] (4500:4500:4500) (4740:4740:4740))
        (PORT d[7] (6317:6317:6317) (6361:6361:6361))
        (PORT d[8] (4449:4449:4449) (4421:4421:4421))
        (PORT d[9] (3608:3608:3608) (3817:3817:3817))
        (PORT d[10] (3992:3992:3992) (4236:4236:4236))
        (PORT d[11] (5450:5450:5450) (5501:5501:5501))
        (PORT d[12] (3121:3121:3121) (3272:3272:3272))
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (PORT ena (5839:5839:5839) (5978:5978:5978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (PORT d[0] (5839:5839:5839) (5978:5978:5978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4392:4392:4392) (4455:4455:4455))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6280:6280:6280) (6470:6470:6470))
        (PORT d[1] (5287:5287:5287) (5269:5269:5269))
        (PORT d[2] (4523:4523:4523) (4695:4695:4695))
        (PORT d[3] (6985:6985:6985) (7076:7076:7076))
        (PORT d[4] (6271:6271:6271) (6399:6399:6399))
        (PORT d[5] (5089:5089:5089) (5061:5061:5061))
        (PORT d[6] (5919:5919:5919) (6188:6188:6188))
        (PORT d[7] (4659:4659:4659) (4758:4758:4758))
        (PORT d[8] (4468:4468:4468) (4596:4596:4596))
        (PORT d[9] (3710:3710:3710) (3773:3773:3773))
        (PORT d[10] (7348:7348:7348) (7306:7306:7306))
        (PORT d[11] (5800:5800:5800) (5889:5889:5889))
        (PORT d[12] (6049:6049:6049) (6337:6337:6337))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3998:3998:3998))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (4634:4634:4634) (4629:4629:4629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3816:3816:3816))
        (PORT d[1] (4515:4515:4515) (4585:4585:4585))
        (PORT d[2] (4164:4164:4164) (4168:4168:4168))
        (PORT d[3] (5479:5479:5479) (5728:5728:5728))
        (PORT d[4] (5113:5113:5113) (5219:5219:5219))
        (PORT d[5] (3723:3723:3723) (3928:3928:3928))
        (PORT d[6] (4155:4155:4155) (4259:4259:4259))
        (PORT d[7] (4250:4250:4250) (4241:4241:4241))
        (PORT d[8] (5423:5423:5423) (5402:5402:5402))
        (PORT d[9] (5020:5020:5020) (5283:5283:5283))
        (PORT d[10] (4605:4605:4605) (4854:4854:4854))
        (PORT d[11] (4814:4814:4814) (4927:4927:4927))
        (PORT d[12] (4349:4349:4349) (4342:4342:4342))
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (PORT ena (4757:4757:4757) (4858:4858:4858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (PORT d[0] (4757:4757:4757) (4858:4858:4858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (3857:3857:3857))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5931:5931:5931) (6124:6124:6124))
        (PORT d[1] (5634:5634:5634) (5610:5610:5610))
        (PORT d[2] (4910:4910:4910) (5078:5078:5078))
        (PORT d[3] (6020:6020:6020) (6137:6137:6137))
        (PORT d[4] (5940:5940:5940) (6071:6071:6071))
        (PORT d[5] (5466:5466:5466) (5435:5435:5435))
        (PORT d[6] (5910:5910:5910) (6146:6146:6146))
        (PORT d[7] (4089:4089:4089) (4218:4218:4218))
        (PORT d[8] (4731:4731:4731) (4847:4847:4847))
        (PORT d[9] (3715:3715:3715) (3782:3782:3782))
        (PORT d[10] (6648:6648:6648) (6620:6620:6620))
        (PORT d[11] (4819:4819:4819) (4928:4928:4928))
        (PORT d[12] (5990:5990:5990) (6262:6262:6262))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5089:5089:5089) (5141:5141:5141))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (5708:5708:5708) (5768:5768:5768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3424:3424:3424))
        (PORT d[1] (4194:4194:4194) (4270:4270:4270))
        (PORT d[2] (4571:4571:4571) (4571:4571:4571))
        (PORT d[3] (5438:5438:5438) (5677:5677:5677))
        (PORT d[4] (5008:5008:5008) (5101:5101:5101))
        (PORT d[5] (3357:3357:3357) (3566:3566:3566))
        (PORT d[6] (3873:3873:3873) (3978:3978:3978))
        (PORT d[7] (4579:4579:4579) (4566:4566:4566))
        (PORT d[8] (5082:5082:5082) (5065:5065:5065))
        (PORT d[9] (4271:4271:4271) (4544:4544:4544))
        (PORT d[10] (3887:3887:3887) (4139:4139:4139))
        (PORT d[11] (4875:4875:4875) (4992:4992:4992))
        (PORT d[12] (4724:4724:4724) (4713:4713:4713))
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (PORT ena (4742:4742:4742) (4842:4842:4842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (PORT d[0] (4742:4742:4742) (4842:4842:4842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (3845:3845:3845))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6386:6386:6386) (6617:6617:6617))
        (PORT d[1] (6327:6327:6327) (6277:6277:6277))
        (PORT d[2] (4408:4408:4408) (4522:4522:4522))
        (PORT d[3] (6363:6363:6363) (6472:6472:6472))
        (PORT d[4] (6600:6600:6600) (6726:6726:6726))
        (PORT d[5] (5845:5845:5845) (5793:5793:5793))
        (PORT d[6] (5451:5451:5451) (5632:5632:5632))
        (PORT d[7] (3867:3867:3867) (4040:4040:4040))
        (PORT d[8] (5267:5267:5267) (5437:5437:5437))
        (PORT d[9] (3845:3845:3845) (3976:3976:3976))
        (PORT d[10] (5204:5204:5204) (5251:5251:5251))
        (PORT d[11] (4824:4824:4824) (4955:4955:4955))
        (PORT d[12] (6031:6031:6031) (6276:6276:6276))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5401:5401:5401) (5291:5291:5291))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (5726:5726:5726) (5636:5636:5636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2864:2864:2864))
        (PORT d[1] (4376:4376:4376) (4504:4504:4504))
        (PORT d[2] (5178:5178:5178) (5206:5206:5206))
        (PORT d[3] (5276:5276:5276) (5451:5451:5451))
        (PORT d[4] (4699:4699:4699) (4776:4776:4776))
        (PORT d[5] (2996:2996:2996) (3162:3162:3162))
        (PORT d[6] (3938:3938:3938) (4117:4117:4117))
        (PORT d[7] (5016:5016:5016) (4983:4983:4983))
        (PORT d[8] (5414:5414:5414) (5365:5365:5365))
        (PORT d[9] (5148:5148:5148) (5117:5117:5117))
        (PORT d[10] (4262:4262:4262) (4486:4486:4486))
        (PORT d[11] (5442:5442:5442) (5545:5545:5545))
        (PORT d[12] (5432:5432:5432) (5381:5381:5381))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (PORT ena (4644:4644:4644) (4695:4695:4695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (PORT d[0] (4644:4644:4644) (4695:4695:4695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4632:4632:4632))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4457:4457:4457) (4580:4580:4580))
        (PORT d[1] (8824:8824:8824) (8771:8771:8771))
        (PORT d[2] (3391:3391:3391) (3450:3450:3450))
        (PORT d[3] (7589:7589:7589) (7692:7692:7692))
        (PORT d[4] (9037:9037:9037) (9147:9147:9147))
        (PORT d[5] (7954:7954:7954) (7901:7901:7901))
        (PORT d[6] (6893:6893:6893) (7082:7082:7082))
        (PORT d[7] (3456:3456:3456) (3550:3550:3550))
        (PORT d[8] (6264:6264:6264) (6347:6347:6347))
        (PORT d[9] (3474:3474:3474) (3559:3559:3559))
        (PORT d[10] (4507:4507:4507) (4558:4558:4558))
        (PORT d[11] (5988:5988:5988) (6094:6094:6094))
        (PORT d[12] (8184:8184:8184) (8417:8417:8417))
        (PORT clk (2525:2525:2525) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2543:2543:2543))
        (PORT clk (2525:2525:2525) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (PORT d[0] (3182:3182:3182) (3174:3174:3174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2385:2385:2385))
        (PORT d[1] (4037:4037:4037) (4144:4144:4144))
        (PORT d[2] (4201:4201:4201) (4266:4266:4266))
        (PORT d[3] (3548:3548:3548) (3627:3627:3627))
        (PORT d[4] (5727:5727:5727) (5759:5759:5759))
        (PORT d[5] (4036:4036:4036) (4163:4163:4163))
        (PORT d[6] (4470:4470:4470) (4547:4547:4547))
        (PORT d[7] (7061:7061:7061) (7014:7014:7014))
        (PORT d[8] (2808:2808:2808) (2883:2883:2883))
        (PORT d[9] (2406:2406:2406) (2395:2395:2395))
        (PORT d[10] (3858:3858:3858) (3859:3859:3859))
        (PORT d[11] (6359:6359:6359) (6529:6529:6529))
        (PORT d[12] (3658:3658:3658) (3766:3766:3766))
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (PORT ena (4225:4225:4225) (4227:4227:4227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (PORT d[0] (4225:4225:4225) (4227:4227:4227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4763:4763:4763) (4862:4862:4862))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4232:4232:4232))
        (PORT d[1] (4547:4547:4547) (4729:4729:4729))
        (PORT d[2] (3851:3851:3851) (3949:3949:3949))
        (PORT d[3] (8567:8567:8567) (8659:8659:8659))
        (PORT d[4] (4889:4889:4889) (4927:4927:4927))
        (PORT d[5] (3869:3869:3869) (4060:4060:4060))
        (PORT d[6] (4028:4028:4028) (4123:4123:4123))
        (PORT d[7] (3357:3357:3357) (3455:3455:3455))
        (PORT d[8] (7922:7922:7922) (8041:8041:8041))
        (PORT d[9] (5066:5066:5066) (5007:5007:5007))
        (PORT d[10] (2794:2794:2794) (2904:2904:2904))
        (PORT d[11] (4543:4543:4543) (4637:4637:4637))
        (PORT d[12] (4875:4875:4875) (5040:5040:5040))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3007:3007:3007))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT d[0] (3669:3669:3669) (3638:3638:3638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (2078:2078:2078))
        (PORT d[1] (4130:4130:4130) (4244:4244:4244))
        (PORT d[2] (3510:3510:3510) (3589:3589:3589))
        (PORT d[3] (4877:4877:4877) (4926:4926:4926))
        (PORT d[4] (3285:3285:3285) (3390:3390:3390))
        (PORT d[5] (2221:2221:2221) (2340:2340:2340))
        (PORT d[6] (2795:2795:2795) (2892:2892:2892))
        (PORT d[7] (3846:3846:3846) (3894:3894:3894))
        (PORT d[8] (3533:3533:3533) (3678:3678:3678))
        (PORT d[9] (3050:3050:3050) (3033:3033:3033))
        (PORT d[10] (2769:2769:2769) (2767:2767:2767))
        (PORT d[11] (6036:6036:6036) (5975:5975:5975))
        (PORT d[12] (3936:3936:3936) (4075:4075:4075))
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (PORT ena (5048:5048:5048) (5096:5096:5096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (PORT d[0] (5048:5048:5048) (5096:5096:5096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5339:5339:5339) (5521:5521:5521))
        (PORT clk (2510:2510:2510) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (4550:4550:4550))
        (PORT d[1] (4075:4075:4075) (4164:4164:4164))
        (PORT d[2] (1833:1833:1833) (1897:1897:1897))
        (PORT d[3] (2005:2005:2005) (2003:2003:2003))
        (PORT d[4] (2857:2857:2857) (2818:2818:2818))
        (PORT d[5] (3765:3765:3765) (3860:3860:3860))
        (PORT d[6] (5724:5724:5724) (5821:5821:5821))
        (PORT d[7] (2289:2289:2289) (2256:2256:2256))
        (PORT d[8] (1712:1712:1712) (1711:1711:1711))
        (PORT d[9] (1930:1930:1930) (1897:1897:1897))
        (PORT d[10] (2168:2168:2168) (2241:2241:2241))
        (PORT d[11] (1696:1696:1696) (1709:1709:1709))
        (PORT d[12] (4405:4405:4405) (4489:4489:4489))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3767:3767:3767) (3592:3592:3592))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT d[0] (4416:4416:4416) (4252:4252:4252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5120:5120:5120) (5236:5236:5236))
        (PORT d[1] (2656:2656:2656) (2606:2606:2606))
        (PORT d[2] (2660:2660:2660) (2619:2619:2619))
        (PORT d[3] (2884:2884:2884) (2808:2808:2808))
        (PORT d[4] (2582:2582:2582) (2515:2515:2515))
        (PORT d[5] (2832:2832:2832) (2758:2758:2758))
        (PORT d[6] (3423:3423:3423) (3517:3517:3517))
        (PORT d[7] (2656:2656:2656) (2623:2623:2623))
        (PORT d[8] (4459:4459:4459) (4700:4700:4700))
        (PORT d[9] (2616:2616:2616) (2727:2727:2727))
        (PORT d[10] (3938:3938:3938) (4028:4028:4028))
        (PORT d[11] (3310:3310:3310) (3264:3264:3264))
        (PORT d[12] (2071:2071:2071) (2211:2211:2211))
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (PORT ena (3468:3468:3468) (3353:3353:3353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (PORT d[0] (3468:3468:3468) (3353:3353:3353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1423:1423:1423))
        (PORT clk (2570:2570:2570) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2479:2479:2479))
        (PORT d[1] (3246:3246:3246) (3287:3287:3287))
        (PORT d[2] (6052:6052:6052) (6242:6242:6242))
        (PORT d[3] (3129:3129:3129) (3136:3136:3136))
        (PORT d[4] (2581:2581:2581) (2619:2619:2619))
        (PORT d[5] (7789:7789:7789) (7738:7738:7738))
        (PORT d[6] (2377:2377:2377) (2402:2402:2402))
        (PORT d[7] (6390:6390:6390) (6565:6565:6565))
        (PORT d[8] (1879:1879:1879) (1927:1927:1927))
        (PORT d[9] (3810:3810:3810) (3890:3890:3890))
        (PORT d[10] (1823:1823:1823) (1858:1858:1858))
        (PORT d[11] (6797:6797:6797) (6946:6946:6946))
        (PORT d[12] (4132:4132:4132) (4223:4223:4223))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2378:2378:2378))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT d[0] (3083:3083:3083) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4327:4327:4327) (4590:4590:4590))
        (PORT d[1] (5897:5897:5897) (6046:6046:6046))
        (PORT d[2] (5271:5271:5271) (5387:5387:5387))
        (PORT d[3] (2225:2225:2225) (2244:2244:2244))
        (PORT d[4] (3705:3705:3705) (3877:3877:3877))
        (PORT d[5] (5548:5548:5548) (5737:5737:5737))
        (PORT d[6] (2227:2227:2227) (2242:2242:2242))
        (PORT d[7] (1574:1574:1574) (1626:1626:1626))
        (PORT d[8] (1884:1884:1884) (1933:1933:1933))
        (PORT d[9] (4643:4643:4643) (4859:4859:4859))
        (PORT d[10] (3818:3818:3818) (4009:4009:4009))
        (PORT d[11] (2518:2518:2518) (2518:2518:2518))
        (PORT d[12] (1896:1896:1896) (1941:1941:1941))
        (PORT clk (2514:2514:2514) (2499:2499:2499))
        (PORT ena (2807:2807:2807) (2785:2785:2785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2499:2499:2499))
        (PORT d[0] (2807:2807:2807) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5729:5729:5729) (5968:5968:5968))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5722:5722:5722) (5800:5800:5800))
        (PORT d[1] (4713:4713:4713) (4671:4671:4671))
        (PORT d[2] (4990:4990:4990) (5198:5198:5198))
        (PORT d[3] (6665:6665:6665) (6800:6800:6800))
        (PORT d[4] (6120:6120:6120) (6162:6162:6162))
        (PORT d[5] (6161:6161:6161) (6149:6149:6149))
        (PORT d[6] (5703:5703:5703) (5989:5989:5989))
        (PORT d[7] (4525:4525:4525) (4724:4724:4724))
        (PORT d[8] (5298:5298:5298) (5469:5469:5469))
        (PORT d[9] (4230:4230:4230) (4350:4350:4350))
        (PORT d[10] (2986:2986:2986) (3132:3132:3132))
        (PORT d[11] (5615:5615:5615) (5790:5790:5790))
        (PORT d[12] (5809:5809:5809) (6110:6110:6110))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (3565:3565:3565))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT d[0] (4193:4193:4193) (4196:4196:4196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (4177:4177:4177))
        (PORT d[1] (4784:4784:4784) (4958:4958:4958))
        (PORT d[2] (6104:6104:6104) (6329:6329:6329))
        (PORT d[3] (5769:5769:5769) (6064:6064:6064))
        (PORT d[4] (6197:6197:6197) (6326:6326:6326))
        (PORT d[5] (3542:3542:3542) (3800:3800:3800))
        (PORT d[6] (4377:4377:4377) (4613:4613:4613))
        (PORT d[7] (5957:5957:5957) (6004:6004:6004))
        (PORT d[8] (4874:4874:4874) (4847:4847:4847))
        (PORT d[9] (3492:3492:3492) (3657:3657:3657))
        (PORT d[10] (3878:3878:3878) (4103:4103:4103))
        (PORT d[11] (5115:5115:5115) (5170:5170:5170))
        (PORT d[12] (2774:2774:2774) (2931:2931:2931))
        (PORT clk (2446:2446:2446) (2432:2432:2432))
        (PORT ena (5445:5445:5445) (5584:5584:5584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2432:2432:2432))
        (PORT d[0] (5445:5445:5445) (5584:5584:5584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4932:4932:4932) (5095:5095:5095))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4646:4646:4646))
        (PORT d[1] (6338:6338:6338) (6268:6268:6268))
        (PORT d[2] (6532:6532:6532) (6743:6743:6743))
        (PORT d[3] (7468:7468:7468) (7648:7648:7648))
        (PORT d[4] (6148:6148:6148) (6182:6182:6182))
        (PORT d[5] (7661:7661:7661) (7658:7658:7658))
        (PORT d[6] (7624:7624:7624) (7851:7851:7851))
        (PORT d[7] (5053:5053:5053) (5310:5310:5310))
        (PORT d[8] (6302:6302:6302) (6482:6482:6482))
        (PORT d[9] (3531:3531:3531) (3619:3619:3619))
        (PORT d[10] (3725:3725:3725) (3888:3888:3888))
        (PORT d[11] (7102:7102:7102) (7284:7284:7284))
        (PORT d[12] (4142:4142:4142) (4238:4238:4238))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4473:4473:4473) (4276:4276:4276))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT d[0] (5095:5095:5095) (4907:4907:4907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5394:5394:5394) (5669:5669:5669))
        (PORT d[1] (6215:6215:6215) (6394:6394:6394))
        (PORT d[2] (6604:6604:6604) (6899:6899:6899))
        (PORT d[3] (7198:7198:7198) (7483:7483:7483))
        (PORT d[4] (7617:7617:7617) (7756:7756:7756))
        (PORT d[5] (4925:4925:4925) (5173:5173:5173))
        (PORT d[6] (4303:4303:4303) (4485:4485:4485))
        (PORT d[7] (7337:7337:7337) (7380:7380:7380))
        (PORT d[8] (3350:3350:3350) (3321:3321:3321))
        (PORT d[9] (4465:4465:4465) (4627:4627:4627))
        (PORT d[10] (3467:3467:3467) (3682:3682:3682))
        (PORT d[11] (6604:6604:6604) (6657:6657:6657))
        (PORT d[12] (3595:3595:3595) (3760:3760:3760))
        (PORT clk (2491:2491:2491) (2475:2475:2475))
        (PORT ena (7247:7247:7247) (7377:7377:7377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2475:2475:2475))
        (PORT d[0] (7247:7247:7247) (7377:7377:7377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4544:4544:4544))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4117:4117:4117) (4207:4207:4207))
        (PORT d[1] (4185:4185:4185) (4374:4374:4374))
        (PORT d[2] (3506:3506:3506) (3606:3606:3606))
        (PORT d[3] (7075:7075:7075) (7213:7213:7213))
        (PORT d[4] (4484:4484:4484) (4519:4519:4519))
        (PORT d[5] (4059:4059:4059) (4190:4190:4190))
        (PORT d[6] (4378:4378:4378) (4470:4470:4470))
        (PORT d[7] (3048:3048:3048) (3157:3157:3157))
        (PORT d[8] (7976:7976:7976) (8102:8102:8102))
        (PORT d[9] (4707:4707:4707) (4654:4654:4654))
        (PORT d[10] (2796:2796:2796) (2905:2905:2905))
        (PORT d[11] (4520:4520:4520) (4615:4615:4615))
        (PORT d[12] (4855:4855:4855) (5019:5019:5019))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (3754:3754:3754))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT d[0] (4429:4429:4429) (4385:4385:4385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2068:2068:2068))
        (PORT d[1] (4484:4484:4484) (4598:4598:4598))
        (PORT d[2] (3442:3442:3442) (3494:3494:3494))
        (PORT d[3] (4643:4643:4643) (4829:4829:4829))
        (PORT d[4] (2911:2911:2911) (3022:3022:3022))
        (PORT d[5] (2217:2217:2217) (2335:2335:2335))
        (PORT d[6] (3496:3496:3496) (3587:3587:3587))
        (PORT d[7] (3823:3823:3823) (3868:3868:3868))
        (PORT d[8] (3763:3763:3763) (3866:3866:3866))
        (PORT d[9] (3135:3135:3135) (3331:3331:3331))
        (PORT d[10] (3059:3059:3059) (3044:3044:3044))
        (PORT d[11] (5663:5663:5663) (5605:5605:5605))
        (PORT d[12] (3596:3596:3596) (3731:3731:3731))
        (PORT clk (2429:2429:2429) (2416:2416:2416))
        (PORT ena (4664:4664:4664) (4717:4717:4717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2416:2416:2416))
        (PORT d[0] (4664:4664:4664) (4717:4717:4717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (3791:3791:3791))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5618:5618:5618) (5825:5825:5825))
        (PORT d[1] (6289:6289:6289) (6246:6246:6246))
        (PORT d[2] (4619:4619:4619) (4808:4808:4808))
        (PORT d[3] (7417:7417:7417) (7511:7511:7511))
        (PORT d[4] (5159:5159:5159) (5169:5169:5169))
        (PORT d[5] (5110:5110:5110) (5081:5081:5081))
        (PORT d[6] (5540:5540:5540) (5781:5781:5781))
        (PORT d[7] (5423:5423:5423) (5525:5525:5525))
        (PORT d[8] (5473:5473:5473) (5591:5591:5591))
        (PORT d[9] (3051:3051:3051) (3139:3139:3139))
        (PORT d[10] (7698:7698:7698) (7651:7651:7651))
        (PORT d[11] (6153:6153:6153) (6238:6238:6238))
        (PORT d[12] (6413:6413:6413) (6701:6701:6701))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5397:5397:5397) (5411:5411:5411))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT d[0] (6009:6009:6009) (6045:6045:6045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (4135:4135:4135))
        (PORT d[1] (3564:3564:3564) (3651:3651:3651))
        (PORT d[2] (3767:3767:3767) (3770:3770:3770))
        (PORT d[3] (5439:5439:5439) (5681:5681:5681))
        (PORT d[4] (4998:4998:4998) (5091:5091:5091))
        (PORT d[5] (4059:4059:4059) (4263:4263:4263))
        (PORT d[6] (4485:4485:4485) (4583:4583:4583))
        (PORT d[7] (4246:4246:4246) (4237:4237:4237))
        (PORT d[8] (4456:4456:4456) (4458:4458:4458))
        (PORT d[9] (4081:4081:4081) (4350:4350:4350))
        (PORT d[10] (4936:4936:4936) (5186:5186:5186))
        (PORT d[11] (3974:3974:3974) (3970:3970:3970))
        (PORT d[12] (4342:4342:4342) (4334:4334:4334))
        (PORT clk (2439:2439:2439) (2424:2424:2424))
        (PORT ena (5108:5108:5108) (5213:5213:5213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2424:2424:2424))
        (PORT d[0] (5108:5108:5108) (5213:5213:5213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (3692:3692:3692))
        (PORT clk (2518:2518:2518) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5228:5228:5228) (5350:5350:5350))
        (PORT d[1] (4274:4274:4274) (4522:4522:4522))
        (PORT d[2] (2962:2962:2962) (3012:3012:3012))
        (PORT d[3] (8230:8230:8230) (8328:8328:8328))
        (PORT d[4] (5183:5183:5183) (5212:5212:5212))
        (PORT d[5] (3512:3512:3512) (3704:3704:3704))
        (PORT d[6] (3911:3911:3911) (3977:3977:3977))
        (PORT d[7] (3844:3844:3844) (3935:3935:3935))
        (PORT d[8] (6975:6975:6975) (7050:7050:7050))
        (PORT d[9] (4102:4102:4102) (4180:4180:4180))
        (PORT d[10] (3185:3185:3185) (3246:3246:3246))
        (PORT d[11] (4522:4522:4522) (4617:4617:4617))
        (PORT d[12] (8462:8462:8462) (8699:8699:8699))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3422:3422:3422))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (PORT d[0] (4208:4208:4208) (4053:4053:4053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1728:1728:1728))
        (PORT d[1] (3733:3733:3733) (3844:3844:3844))
        (PORT d[2] (3868:3868:3868) (3941:3941:3941))
        (PORT d[3] (3877:3877:3877) (3952:3952:3952))
        (PORT d[4] (2602:2602:2602) (2760:2760:2760))
        (PORT d[5] (1852:1852:1852) (1939:1939:1939))
        (PORT d[6] (3165:3165:3165) (3224:3224:3224))
        (PORT d[7] (4196:4196:4196) (4244:4244:4244))
        (PORT d[8] (3877:3877:3877) (4015:4015:4015))
        (PORT d[9] (3358:3358:3358) (3324:3324:3324))
        (PORT d[10] (3145:3145:3145) (3154:3154:3154))
        (PORT d[11] (6683:6683:6683) (6613:6613:6613))
        (PORT d[12] (4345:4345:4345) (4486:4486:4486))
        (PORT clk (2462:2462:2462) (2450:2450:2450))
        (PORT ena (4603:4603:4603) (4608:4608:4608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2450:2450:2450))
        (PORT d[0] (4603:4603:4603) (4608:4608:4608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2300:2300:2300))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5106:5106:5106) (5256:5256:5256))
        (PORT d[1] (6337:6337:6337) (6273:6273:6273))
        (PORT d[2] (6509:6509:6509) (6724:6724:6724))
        (PORT d[3] (7501:7501:7501) (7683:7683:7683))
        (PORT d[4] (6145:6145:6145) (6185:6185:6185))
        (PORT d[5] (7708:7708:7708) (7712:7712:7712))
        (PORT d[6] (7625:7625:7625) (7852:7852:7852))
        (PORT d[7] (5065:5065:5065) (5326:5326:5326))
        (PORT d[8] (6663:6663:6663) (6843:6843:6843))
        (PORT d[9] (3130:3130:3130) (3231:3231:3231))
        (PORT d[10] (4039:4039:4039) (4195:4195:4195))
        (PORT d[11] (7110:7110:7110) (7293:7293:7293))
        (PORT d[12] (4095:4095:4095) (4185:4185:4185))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3418:3418:3418))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT d[0] (4202:4202:4202) (4049:4049:4049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5396:5396:5396) (5671:5671:5671))
        (PORT d[1] (6196:6196:6196) (6374:6374:6374))
        (PORT d[2] (6637:6637:6637) (6931:6931:6931))
        (PORT d[3] (7267:7267:7267) (7553:7553:7553))
        (PORT d[4] (7598:7598:7598) (7736:7736:7736))
        (PORT d[5] (5277:5277:5277) (5520:5520:5520))
        (PORT d[6] (4374:4374:4374) (4564:4564:4564))
        (PORT d[7] (3716:3716:3716) (3680:3680:3680))
        (PORT d[8] (3002:3002:3002) (2972:2972:2972))
        (PORT d[9] (4472:4472:4472) (4635:4635:4635))
        (PORT d[10] (3475:3475:3475) (3691:3691:3691))
        (PORT d[11] (6637:6637:6637) (6692:6692:6692))
        (PORT d[12] (3570:3570:3570) (3734:3734:3734))
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (PORT ena (7576:7576:7576) (7707:7707:7707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (PORT d[0] (7576:7576:7576) (7707:7707:7707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3558:3558:3558))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7869:7869:7869) (8091:8091:8091))
        (PORT d[1] (7741:7741:7741) (7681:7681:7681))
        (PORT d[2] (5833:5833:5833) (5943:5943:5943))
        (PORT d[3] (6428:6428:6428) (6527:6527:6527))
        (PORT d[4] (8314:8314:8314) (8417:8417:8417))
        (PORT d[5] (6931:6931:6931) (6889:6889:6889))
        (PORT d[6] (6201:6201:6201) (6393:6393:6393))
        (PORT d[7] (5297:5297:5297) (5459:5459:5459))
        (PORT d[8] (5115:5115:5115) (5200:5200:5200))
        (PORT d[9] (5258:5258:5258) (5382:5382:5382))
        (PORT d[10] (6646:6646:6646) (6686:6686:6686))
        (PORT d[11] (5306:5306:5306) (5407:5407:5407))
        (PORT d[12] (7110:7110:7110) (7352:7352:7352))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (4562:4562:4562))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (PORT d[0] (5208:5208:5208) (5193:5193:5193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (3160:3160:3160))
        (PORT d[1] (5508:5508:5508) (5660:5660:5660))
        (PORT d[2] (6599:6599:6599) (6611:6611:6611))
        (PORT d[3] (6186:6186:6186) (6377:6377:6377))
        (PORT d[4] (4998:4998:4998) (5031:5031:5031))
        (PORT d[5] (2940:2940:2940) (3060:3060:3060))
        (PORT d[6] (4981:4981:4981) (5159:5159:5159))
        (PORT d[7] (6349:6349:6349) (6303:6303:6303))
        (PORT d[8] (7124:7124:7124) (7060:7060:7060))
        (PORT d[9] (3523:3523:3523) (3511:3511:3511))
        (PORT d[10] (5292:5292:5292) (5516:5516:5516))
        (PORT d[11] (5946:5946:5946) (6097:6097:6097))
        (PORT d[12] (6463:6463:6463) (6417:6417:6417))
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (PORT ena (3889:3889:3889) (3896:3896:3896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (PORT d[0] (3889:3889:3889) (3896:3896:3896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (4153:4153:4153))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4139:4139:4139))
        (PORT d[1] (4110:4110:4110) (4242:4242:4242))
        (PORT d[2] (5004:5004:5004) (5175:5175:5175))
        (PORT d[3] (2387:2387:2387) (2378:2378:2378))
        (PORT d[4] (3249:3249:3249) (3208:3208:3208))
        (PORT d[5] (3723:3723:3723) (3812:3812:3812))
        (PORT d[6] (4023:4023:4023) (4139:4139:4139))
        (PORT d[7] (6857:6857:6857) (7173:7173:7173))
        (PORT d[8] (2036:2036:2036) (2036:2036:2036))
        (PORT d[9] (2663:2663:2663) (2636:2636:2636))
        (PORT d[10] (4158:4158:4158) (4358:4358:4358))
        (PORT d[11] (2037:2037:2037) (2045:2045:2045))
        (PORT d[12] (4400:4400:4400) (4467:4467:4467))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6537:6537:6537) (6662:6662:6662))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT d[0] (7159:7159:7159) (7293:7293:7293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4761:4761:4761) (4874:4874:4874))
        (PORT d[1] (3031:3031:3031) (2981:2981:2981))
        (PORT d[2] (3026:3026:3026) (2981:2981:2981))
        (PORT d[3] (2931:2931:2931) (2880:2880:2880))
        (PORT d[4] (2846:2846:2846) (2940:2940:2940))
        (PORT d[5] (3223:3223:3223) (3165:3165:3165))
        (PORT d[6] (3055:3055:3055) (3158:3158:3158))
        (PORT d[7] (3039:3039:3039) (3006:3006:3006))
        (PORT d[8] (4463:4463:4463) (4703:4703:4703))
        (PORT d[9] (2587:2587:2587) (2694:2694:2694))
        (PORT d[10] (3592:3592:3592) (3681:3681:3681))
        (PORT d[11] (3579:3579:3579) (3512:3512:3512))
        (PORT d[12] (2380:2380:2380) (2518:2518:2518))
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (PORT ena (5108:5108:5108) (5209:5209:5209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (PORT d[0] (5108:5108:5108) (5209:5209:5209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3145:3145:3145))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6661:6661:6661) (6860:6860:6860))
        (PORT d[1] (7835:7835:7835) (7790:7790:7790))
        (PORT d[2] (4925:4925:4925) (5127:5127:5127))
        (PORT d[3] (6339:6339:6339) (6424:6424:6424))
        (PORT d[4] (3616:3616:3616) (3630:3630:3630))
        (PORT d[5] (3508:3508:3508) (3500:3500:3500))
        (PORT d[6] (4350:4350:4350) (4446:4446:4446))
        (PORT d[7] (4695:4695:4695) (4923:4923:4923))
        (PORT d[8] (4566:4566:4566) (4678:4678:4678))
        (PORT d[9] (2657:2657:2657) (2716:2716:2716))
        (PORT d[10] (4118:4118:4118) (4309:4309:4309))
        (PORT d[11] (5102:5102:5102) (5173:5173:5173))
        (PORT d[12] (8410:8410:8410) (8667:8667:8667))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5254:5254:5254) (5164:5164:5164))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (PORT d[0] (5876:5876:5876) (5795:5795:5795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5632:5632:5632) (5860:5860:5860))
        (PORT d[1] (2799:2799:2799) (2825:2825:2825))
        (PORT d[2] (3120:3120:3120) (3127:3127:3127))
        (PORT d[3] (2823:2823:2823) (2848:2848:2848))
        (PORT d[4] (2795:2795:2795) (2814:2814:2814))
        (PORT d[5] (5572:5572:5572) (5786:5786:5786))
        (PORT d[6] (5853:5853:5853) (5944:5944:5944))
        (PORT d[7] (3326:3326:3326) (3336:3336:3336))
        (PORT d[8] (4475:4475:4475) (4474:4474:4474))
        (PORT d[9] (4477:4477:4477) (4742:4742:4742))
        (PORT d[10] (5989:5989:5989) (6234:6234:6234))
        (PORT d[11] (3317:3317:3317) (3321:3321:3321))
        (PORT d[12] (3022:3022:3022) (3031:3031:3031))
        (PORT clk (2500:2500:2500) (2485:2485:2485))
        (PORT ena (6468:6468:6468) (6563:6563:6563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2485:2485:2485))
        (PORT d[0] (6468:6468:6468) (6563:6563:6563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2792:2792:2792))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6721:6721:6721) (6923:6923:6923))
        (PORT d[1] (7433:7433:7433) (7395:7395:7395))
        (PORT d[2] (4613:4613:4613) (4816:4816:4816))
        (PORT d[3] (6006:6006:6006) (6094:6094:6094))
        (PORT d[4] (3677:3677:3677) (3695:3695:3695))
        (PORT d[5] (3510:3510:3510) (3511:3511:3511))
        (PORT d[6] (6611:6611:6611) (6852:6852:6852))
        (PORT d[7] (4362:4362:4362) (4600:4600:4600))
        (PORT d[8] (4557:4557:4557) (4667:4667:4667))
        (PORT d[9] (2644:2644:2644) (2698:2698:2698))
        (PORT d[10] (4357:4357:4357) (4542:4542:4542))
        (PORT d[11] (4696:4696:4696) (4764:4764:4764))
        (PORT d[12] (8467:8467:8467) (8722:8722:8722))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3791:3791:3791))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (4405:4405:4405) (4422:4422:4422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5291:5291:5291) (5531:5531:5531))
        (PORT d[1] (3141:3141:3141) (3199:3199:3199))
        (PORT d[2] (2792:2792:2792) (2790:2790:2790))
        (PORT d[3] (2777:2777:2777) (2800:2800:2800))
        (PORT d[4] (3478:3478:3478) (3498:3498:3498))
        (PORT d[5] (5553:5553:5553) (5756:5756:5756))
        (PORT d[6] (5832:5832:5832) (5920:5920:5920))
        (PORT d[7] (4674:4674:4674) (4677:4677:4677))
        (PORT d[8] (2734:2734:2734) (2757:2757:2757))
        (PORT d[9] (4443:4443:4443) (4710:4710:4710))
        (PORT d[10] (6001:6001:6001) (6244:6244:6244))
        (PORT d[11] (3300:3300:3300) (3304:3304:3304))
        (PORT d[12] (4091:4091:4091) (4087:4087:4087))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT ena (6510:6510:6510) (6604:6604:6604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT d[0] (6510:6510:6510) (6604:6604:6604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1812:1812:1812))
        (PORT clk (2560:2560:2560) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2836:2836:2836))
        (PORT d[1] (2510:2510:2510) (2545:2545:2545))
        (PORT d[2] (5630:5630:5630) (5811:5811:5811))
        (PORT d[3] (3492:3492:3492) (3507:3507:3507))
        (PORT d[4] (5822:5822:5822) (5864:5864:5864))
        (PORT d[5] (2745:2745:2745) (2851:2851:2851))
        (PORT d[6] (7731:7731:7731) (7979:7979:7979))
        (PORT d[7] (5625:5625:5625) (5804:5804:5804))
        (PORT d[8] (2604:2604:2604) (2650:2650:2650))
        (PORT d[9] (3146:3146:3146) (3246:3246:3246))
        (PORT d[10] (3453:3453:3453) (3659:3659:3659))
        (PORT d[11] (5973:5973:5973) (6113:6113:6113))
        (PORT d[12] (4055:4055:4055) (4127:4127:4127))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2660:2660:2660))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (PORT d[0] (3371:3371:3371) (3291:3291:3291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3866:3866:3866))
        (PORT d[1] (5150:5150:5150) (5302:5302:5302))
        (PORT d[2] (6716:6716:6716) (6870:6870:6870))
        (PORT d[3] (7541:7541:7541) (7835:7835:7835))
        (PORT d[4] (7185:7185:7185) (7274:7274:7274))
        (PORT d[5] (4909:4909:4909) (5102:5102:5102))
        (PORT d[6] (5834:5834:5834) (6017:6017:6017))
        (PORT d[7] (2307:2307:2307) (2354:2354:2354))
        (PORT d[8] (6322:6322:6322) (6356:6356:6356))
        (PORT d[9] (3956:3956:3956) (4165:4165:4165))
        (PORT d[10] (2894:2894:2894) (3010:3010:3010))
        (PORT d[11] (5634:5634:5634) (5646:5646:5646))
        (PORT d[12] (2208:2208:2208) (2244:2244:2244))
        (PORT clk (2504:2504:2504) (2491:2491:2491))
        (PORT ena (6927:6927:6927) (7062:7062:7062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2491:2491:2491))
        (PORT d[0] (6927:6927:6927) (7062:7062:7062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3821:3821:3821))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4231:4231:4231))
        (PORT d[1] (4516:4516:4516) (4695:4695:4695))
        (PORT d[2] (4117:4117:4117) (4200:4200:4200))
        (PORT d[3] (8568:8568:8568) (8660:8660:8660))
        (PORT d[4] (4493:4493:4493) (4529:4529:4529))
        (PORT d[5] (4152:4152:4152) (4332:4332:4332))
        (PORT d[6] (4339:4339:4339) (4430:4430:4430))
        (PORT d[7] (4082:4082:4082) (4164:4164:4164))
        (PORT d[8] (8227:8227:8227) (8347:8347:8347))
        (PORT d[9] (5059:5059:5059) (4993:4993:4993))
        (PORT d[10] (2850:2850:2850) (2967:2967:2967))
        (PORT d[11] (4511:4511:4511) (4608:4608:4608))
        (PORT d[12] (4875:4875:4875) (5039:5039:5039))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4124:4124:4124))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (PORT d[0] (4905:4905:4905) (4755:4755:4755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (2058:2058:2058))
        (PORT d[1] (4158:4158:4158) (4274:4274:4274))
        (PORT d[2] (3802:3802:3802) (3848:3848:3848))
        (PORT d[3] (5028:5028:5028) (5210:5210:5210))
        (PORT d[4] (3201:3201:3201) (3303:3303:3303))
        (PORT d[5] (2191:2191:2191) (2273:2273:2273))
        (PORT d[6] (3846:3846:3846) (3934:3934:3934))
        (PORT d[7] (3845:3845:3845) (3893:3893:3893))
        (PORT d[8] (4082:4082:4082) (4171:4171:4171))
        (PORT d[9] (3083:3083:3083) (3069:3069:3069))
        (PORT d[10] (4134:4134:4134) (4114:4114:4114))
        (PORT d[11] (5964:5964:5964) (5904:5904:5904))
        (PORT d[12] (3960:3960:3960) (4102:4102:4102))
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (PORT ena (5040:5040:5040) (5088:5088:5088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (PORT d[0] (5040:5040:5040) (5088:5088:5088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4355:4355:4355) (4480:4480:4480))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4700:4700:4700) (4768:4768:4768))
        (PORT d[1] (3336:3336:3336) (3441:3441:3441))
        (PORT d[2] (2231:2231:2231) (2344:2344:2344))
        (PORT d[3] (2630:2630:2630) (2609:2609:2609))
        (PORT d[4] (2521:2521:2521) (2477:2477:2477))
        (PORT d[5] (3401:3401:3401) (3500:3500:3500))
        (PORT d[6] (5080:5080:5080) (5178:5178:5178))
        (PORT d[7] (1675:1675:1675) (1671:1671:1671))
        (PORT d[8] (1684:1684:1684) (1679:1679:1679))
        (PORT d[9] (1931:1931:1931) (1900:1900:1900))
        (PORT d[10] (1843:1843:1843) (1930:1930:1930))
        (PORT d[11] (1710:1710:1710) (1722:1722:1722))
        (PORT d[12] (5582:5582:5582) (5671:5671:5671))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4068:4068:4068) (4002:4002:4002))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (4690:4690:4690) (4633:4633:4633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5467:5467:5467) (5576:5576:5576))
        (PORT d[1] (2273:2273:2273) (2222:2222:2222))
        (PORT d[2] (2627:2627:2627) (2580:2580:2580))
        (PORT d[3] (3231:3231:3231) (3163:3163:3163))
        (PORT d[4] (2551:2551:2551) (2499:2499:2499))
        (PORT d[5] (3723:3723:3723) (3629:3629:3629))
        (PORT d[6] (3767:3767:3767) (3863:3863:3863))
        (PORT d[7] (2645:2645:2645) (2610:2610:2610))
        (PORT d[8] (2265:2265:2265) (2224:2224:2224))
        (PORT d[9] (2181:2181:2181) (2252:2252:2252))
        (PORT d[10] (4277:4277:4277) (4362:4362:4362))
        (PORT d[11] (3324:3324:3324) (3292:3292:3292))
        (PORT d[12] (2078:2078:2078) (2221:2221:2221))
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (PORT ena (3476:3476:3476) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (PORT d[0] (3476:3476:3476) (3349:3349:3349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4521:4521:4521))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4031:4031:4031) (4107:4107:4107))
        (PORT d[1] (3053:3053:3053) (3205:3205:3205))
        (PORT d[2] (5011:5011:5011) (5183:5183:5183))
        (PORT d[3] (3159:3159:3159) (3192:3192:3192))
        (PORT d[4] (2898:2898:2898) (2859:2859:2859))
        (PORT d[5] (3730:3730:3730) (3819:3819:3819))
        (PORT d[6] (5431:5431:5431) (5537:5537:5537))
        (PORT d[7] (6896:6896:6896) (7218:7218:7218))
        (PORT d[8] (1696:1696:1696) (1694:1694:1694))
        (PORT d[9] (1909:1909:1909) (1894:1894:1894))
        (PORT d[10] (4455:4455:4455) (4647:4647:4647))
        (PORT d[11] (1704:1704:1704) (1719:1719:1719))
        (PORT d[12] (4446:4446:4446) (4515:4515:4515))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1670:1670:1670))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT d[0] (2427:2427:2427) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4766:4766:4766) (4880:4880:4880))
        (PORT d[1] (2969:2969:2969) (2916:2916:2916))
        (PORT d[2] (2673:2673:2673) (2635:2635:2635))
        (PORT d[3] (2888:2888:2888) (2824:2824:2824))
        (PORT d[4] (2864:2864:2864) (2960:2960:2960))
        (PORT d[5] (2842:2842:2842) (2778:2778:2778))
        (PORT d[6] (3415:3415:3415) (3509:3509:3509))
        (PORT d[7] (3018:3018:3018) (2982:2982:2982))
        (PORT d[8] (4675:4675:4675) (4870:4870:4870))
        (PORT d[9] (2636:2636:2636) (2747:2747:2747))
        (PORT d[10] (3606:3606:3606) (3697:3697:3697))
        (PORT d[11] (3281:3281:3281) (3245:3245:3245))
        (PORT d[12] (2065:2065:2065) (2204:2204:2204))
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (PORT ena (3487:3487:3487) (3372:3372:3372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (PORT d[0] (3487:3487:3487) (3372:3372:3372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3811:3811:3811))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4446:4446:4446))
        (PORT d[1] (4083:4083:4083) (4213:4213:4213))
        (PORT d[2] (5011:5011:5011) (5182:5182:5182))
        (PORT d[3] (3158:3158:3158) (3191:3191:3191))
        (PORT d[4] (3239:3239:3239) (3197:3197:3197))
        (PORT d[5] (3730:3730:3730) (3819:3819:3819))
        (PORT d[6] (5418:5418:5418) (5521:5521:5521))
        (PORT d[7] (6890:6890:6890) (7209:7209:7209))
        (PORT d[8] (2072:2072:2072) (2063:2063:2063))
        (PORT d[9] (2304:2304:2304) (2282:2282:2282))
        (PORT d[10] (4462:4462:4462) (4650:4650:4650))
        (PORT d[11] (2031:2031:2031) (2039:2039:2039))
        (PORT d[12] (4109:4109:4109) (4200:4200:4200))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3262:3262:3262))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT d[0] (4061:4061:4061) (3893:3893:3893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4766:4766:4766) (4879:4879:4879))
        (PORT d[1] (3310:3310:3310) (3231:3231:3231))
        (PORT d[2] (3038:3038:3038) (2992:2992:2992))
        (PORT d[3] (2923:2923:2923) (2872:2872:2872))
        (PORT d[4] (2832:2832:2832) (2926:2926:2926))
        (PORT d[5] (3184:3184:3184) (3121:3121:3121))
        (PORT d[6] (3051:3051:3051) (3150:3150:3150))
        (PORT d[7] (2975:2975:2975) (2937:2937:2937))
        (PORT d[8] (4804:4804:4804) (5041:5041:5041))
        (PORT d[9] (2299:2299:2299) (2412:2412:2412))
        (PORT d[10] (3605:3605:3605) (3696:3696:3696))
        (PORT d[11] (3288:3288:3288) (3252:3252:3252))
        (PORT d[12] (2085:2085:2085) (2225:2225:2225))
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (PORT ena (5460:5460:5460) (5539:5539:5539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (PORT d[0] (5460:5460:5460) (5539:5539:5539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2509:2509:2509))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6163:6163:6163) (6249:6249:6249))
        (PORT d[1] (1186:1186:1186) (1240:1240:1240))
        (PORT d[2] (1762:1762:1762) (1776:1776:1776))
        (PORT d[3] (3597:3597:3597) (3678:3678:3678))
        (PORT d[4] (1256:1256:1256) (1312:1312:1312))
        (PORT d[5] (2393:2393:2393) (2469:2469:2469))
        (PORT d[6] (3641:3641:3641) (3729:3729:3729))
        (PORT d[7] (1127:1127:1127) (1172:1172:1172))
        (PORT d[8] (5288:5288:5288) (5299:5299:5299))
        (PORT d[9] (3669:3669:3669) (3635:3635:3635))
        (PORT d[10] (1415:1415:1415) (1449:1449:1449))
        (PORT d[11] (1448:1448:1448) (1486:1486:1486))
        (PORT d[12] (1114:1114:1114) (1163:1163:1163))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2319:2319:2319))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT d[0] (3028:3028:3028) (2950:2950:2950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4347:4347:4347) (4462:4462:4462))
        (PORT d[1] (2267:2267:2267) (2272:2272:2272))
        (PORT d[2] (1568:1568:1568) (1597:1597:1597))
        (PORT d[3] (7030:7030:7030) (7227:7227:7227))
        (PORT d[4] (2853:2853:2853) (2955:2955:2955))
        (PORT d[5] (3035:3035:3035) (3195:3195:3195))
        (PORT d[6] (5738:5738:5738) (5873:5873:5873))
        (PORT d[7] (1584:1584:1584) (1633:1633:1633))
        (PORT d[8] (4372:4372:4372) (4527:4527:4527))
        (PORT d[9] (4140:4140:4140) (4288:4288:4288))
        (PORT d[10] (4783:4783:4783) (4935:4935:4935))
        (PORT d[11] (2539:2539:2539) (2542:2542:2542))
        (PORT d[12] (1835:1835:1835) (1865:1865:1865))
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (PORT ena (2505:2505:2505) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (PORT d[0] (2505:2505:2505) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4363:4363:4363) (4497:4497:4497))
        (PORT clk (2531:2531:2531) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4445:4445:4445) (4561:4561:4561))
        (PORT d[1] (3716:3716:3716) (3824:3824:3824))
        (PORT d[2] (2205:2205:2205) (2274:2274:2274))
        (PORT d[3] (1979:1979:1979) (1956:1956:1956))
        (PORT d[4] (1869:1869:1869) (1843:1843:1843))
        (PORT d[5] (3454:3454:3454) (3559:3559:3559))
        (PORT d[6] (5774:5774:5774) (5874:5874:5874))
        (PORT d[7] (2266:2266:2266) (2231:2231:2231))
        (PORT d[8] (1307:1307:1307) (1307:1307:1307))
        (PORT d[9] (1315:1315:1315) (1308:1308:1308))
        (PORT d[10] (2161:2161:2161) (2234:2234:2234))
        (PORT d[11] (2948:2948:2948) (2929:2929:2929))
        (PORT d[12] (4444:4444:4444) (4529:4529:4529))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2891:2891:2891))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (PORT d[0] (3527:3527:3527) (3522:3522:3522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5127:5127:5127) (5243:5243:5243))
        (PORT d[1] (2334:2334:2334) (2287:2287:2287))
        (PORT d[2] (2282:2282:2282) (2227:2227:2227))
        (PORT d[3] (2253:2253:2253) (2208:2208:2208))
        (PORT d[4] (2237:2237:2237) (2193:2193:2193))
        (PORT d[5] (2478:2478:2478) (2418:2418:2418))
        (PORT d[6] (3760:3760:3760) (3855:3855:3855))
        (PORT d[7] (2234:2234:2234) (2202:2202:2202))
        (PORT d[8] (4476:4476:4476) (4716:4716:4716))
        (PORT d[9] (3966:3966:3966) (4047:4047:4047))
        (PORT d[10] (3945:3945:3945) (4036:4036:4036))
        (PORT d[11] (3633:3633:3633) (3582:3582:3582))
        (PORT d[12] (2071:2071:2071) (2211:2211:2211))
        (PORT clk (2475:2475:2475) (2469:2469:2469))
        (PORT ena (3149:3149:3149) (3041:3041:3041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2469:2469:2469))
        (PORT d[0] (3149:3149:3149) (3041:3041:3041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3181:3181:3181))
        (PORT clk (2557:2557:2557) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (3633:3633:3633))
        (PORT d[1] (7777:7777:7777) (7737:7737:7737))
        (PORT d[2] (4961:4961:4961) (5166:5166:5166))
        (PORT d[3] (6347:6347:6347) (6432:6432:6432))
        (PORT d[4] (3322:3322:3322) (3328:3328:3328))
        (PORT d[5] (3190:3190:3190) (3191:3191:3191))
        (PORT d[6] (4891:4891:4891) (4961:4961:4961))
        (PORT d[7] (4339:4339:4339) (4579:4579:4579))
        (PORT d[8] (4905:4905:4905) (5010:5010:5010))
        (PORT d[9] (3313:3313:3313) (3346:3346:3346))
        (PORT d[10] (4404:4404:4404) (4589:4589:4589))
        (PORT d[11] (5462:5462:5462) (5528:5528:5528))
        (PORT d[12] (8793:8793:8793) (9043:9043:9043))
        (PORT clk (2553:2553:2553) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (3829:3829:3829))
        (PORT clk (2553:2553:2553) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (PORT d[0] (4568:4568:4568) (4460:4460:4460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5679:5679:5679) (5921:5921:5921))
        (PORT d[1] (3180:3180:3180) (3208:3208:3208))
        (PORT d[2] (3126:3126:3126) (3133:3133:3133))
        (PORT d[3] (2402:2402:2402) (2430:2430:2430))
        (PORT d[4] (2442:2442:2442) (2469:2469:2469))
        (PORT d[5] (5948:5948:5948) (6157:6157:6157))
        (PORT d[6] (3035:3035:3035) (3104:3104:3104))
        (PORT d[7] (3669:3669:3669) (3671:3671:3671))
        (PORT d[8] (3143:3143:3143) (3163:3163:3163))
        (PORT d[9] (4766:4766:4766) (5027:5027:5027))
        (PORT d[10] (6274:6274:6274) (6510:6510:6510))
        (PORT d[11] (3663:3663:3663) (3663:3663:3663))
        (PORT d[12] (3071:3071:3071) (3084:3084:3084))
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (PORT ena (3598:3598:3598) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (PORT d[0] (3598:3598:3598) (3546:3546:3546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (4252:4252:4252))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3952:3952:3952))
        (PORT d[1] (3831:3831:3831) (4005:4005:4005))
        (PORT d[2] (4879:4879:4879) (5025:5025:5025))
        (PORT d[3] (7466:7466:7466) (7596:7596:7596))
        (PORT d[4] (3569:3569:3569) (3572:3572:3572))
        (PORT d[5] (3167:3167:3167) (3317:3317:3317))
        (PORT d[6] (4735:4735:4735) (4813:4813:4813))
        (PORT d[7] (5108:5108:5108) (5418:5418:5418))
        (PORT d[8] (6764:6764:6764) (6865:6865:6865))
        (PORT d[9] (3636:3636:3636) (3623:3623:3623))
        (PORT d[10] (4270:4270:4270) (4423:4423:4423))
        (PORT d[11] (2989:2989:2989) (3003:3003:3003))
        (PORT d[12] (6165:6165:6165) (6307:6307:6307))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (2911:2911:2911))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT d[0] (3567:3567:3567) (3542:3542:3542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4829:4829:4829) (4996:4996:4996))
        (PORT d[1] (4837:4837:4837) (5025:5025:5025))
        (PORT d[2] (2797:2797:2797) (2808:2808:2808))
        (PORT d[3] (6161:6161:6161) (6415:6415:6415))
        (PORT d[4] (2497:2497:2497) (2601:2601:2601))
        (PORT d[5] (3699:3699:3699) (3903:3903:3903))
        (PORT d[6] (3247:3247:3247) (3396:3396:3396))
        (PORT d[7] (2477:2477:2477) (2505:2505:2505))
        (PORT d[8] (4261:4261:4261) (4416:4416:4416))
        (PORT d[9] (3556:3556:3556) (3765:3765:3765))
        (PORT d[10] (4413:4413:4413) (4567:4567:4567))
        (PORT d[11] (3959:3959:3959) (3947:3947:3947))
        (PORT d[12] (3240:3240:3240) (3467:3467:3467))
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (PORT ena (5367:5367:5367) (5411:5411:5411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (PORT d[0] (5367:5367:5367) (5411:5411:5411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (4186:4186:4186))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4445:4445:4445) (4560:4560:4560))
        (PORT d[1] (3743:3743:3743) (3852:3852:3852))
        (PORT d[2] (2223:2223:2223) (2291:2291:2291))
        (PORT d[3] (1310:1310:1310) (1313:1313:1313))
        (PORT d[4] (2869:2869:2869) (2830:2830:2830))
        (PORT d[5] (3784:3784:3784) (3880:3880:3880))
        (PORT d[6] (5763:5763:5763) (5860:5860:5860))
        (PORT d[7] (2307:2307:2307) (2275:2275:2275))
        (PORT d[8] (1671:1671:1671) (1666:1666:1666))
        (PORT d[9] (1886:1886:1886) (1850:1850:1850))
        (PORT d[10] (2168:2168:2168) (2241:2241:2241))
        (PORT d[11] (1681:1681:1681) (1692:1692:1692))
        (PORT d[12] (4444:4444:4444) (4529:4529:4529))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1372:1372:1372))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT d[0] (2123:2123:2123) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5126:5126:5126) (5242:5242:5242))
        (PORT d[1] (2623:2623:2623) (2570:2570:2570))
        (PORT d[2] (2666:2666:2666) (2623:2623:2623))
        (PORT d[3] (3234:3234:3234) (3165:3165:3165))
        (PORT d[4] (2585:2585:2585) (2532:2532:2532))
        (PORT d[5] (3407:3407:3407) (3319:3319:3319))
        (PORT d[6] (3405:3405:3405) (3507:3507:3507))
        (PORT d[7] (2640:2640:2640) (2605:2605:2605))
        (PORT d[8] (4494:4494:4494) (4735:4735:4735))
        (PORT d[9] (2623:2623:2623) (2734:2734:2734))
        (PORT d[10] (3944:3944:3944) (4035:4035:4035))
        (PORT d[11] (3302:3302:3302) (3267:3267:3267))
        (PORT d[12] (2439:2439:2439) (2579:2579:2579))
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (PORT ena (3483:3483:3483) (3372:3372:3372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (PORT d[0] (3483:3483:3483) (3372:3372:3372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3844:3844:3844) (3919:3919:3919))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4014:4014:4014) (4063:4063:4063))
        (PORT d[1] (2768:2768:2768) (2907:2907:2907))
        (PORT d[2] (2653:2653:2653) (2658:2658:2658))
        (PORT d[3] (7712:7712:7712) (7790:7790:7790))
        (PORT d[4] (2540:2540:2540) (2553:2553:2553))
        (PORT d[5] (2894:2894:2894) (2895:2895:2895))
        (PORT d[6] (3756:3756:3756) (3750:3750:3750))
        (PORT d[7] (4773:4773:4773) (5056:5056:5056))
        (PORT d[8] (6382:6382:6382) (6481:6481:6481))
        (PORT d[9] (4027:4027:4027) (4014:4014:4014))
        (PORT d[10] (4594:4594:4594) (4742:4742:4742))
        (PORT d[11] (2676:2676:2676) (2700:2700:2700))
        (PORT d[12] (4099:4099:4099) (4235:4235:4235))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1786:1786:1786))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (2505:2505:2505) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5178:5178:5178) (5342:5342:5342))
        (PORT d[1] (1773:1773:1773) (1814:1814:1814))
        (PORT d[2] (2383:2383:2383) (2392:2392:2392))
        (PORT d[3] (6842:6842:6842) (7091:7091:7091))
        (PORT d[4] (2485:2485:2485) (2590:2590:2590))
        (PORT d[5] (4015:4015:4015) (4216:4216:4216))
        (PORT d[6] (2440:2440:2440) (2454:2454:2454))
        (PORT d[7] (2075:2075:2075) (2103:2103:2103))
        (PORT d[8] (2697:2697:2697) (2719:2719:2719))
        (PORT d[9] (4661:4661:4661) (4868:4868:4868))
        (PORT d[10] (4768:4768:4768) (4922:4922:4922))
        (PORT d[11] (2932:2932:2932) (2938:2938:2938))
        (PORT d[12] (2388:2388:2388) (2416:2416:2416))
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (PORT ena (2635:2635:2635) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (PORT d[0] (2635:2635:2635) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4165:4165:4165) (4235:4235:4235))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4457:4457:4457) (4538:4538:4538))
        (PORT d[1] (4277:4277:4277) (4521:4521:4521))
        (PORT d[2] (3021:3021:3021) (3080:3080:3080))
        (PORT d[3] (8588:8588:8588) (8683:8683:8683))
        (PORT d[4] (4843:4843:4843) (4878:4878:4878))
        (PORT d[5] (3863:3863:3863) (4050:4050:4050))
        (PORT d[6] (4027:4027:4027) (4122:4122:4122))
        (PORT d[7] (3389:3389:3389) (3488:3488:3488))
        (PORT d[8] (7574:7574:7574) (7615:7615:7615))
        (PORT d[9] (5067:5067:5067) (5008:5008:5008))
        (PORT d[10] (3103:3103:3103) (3211:3211:3211))
        (PORT d[11] (4524:4524:4524) (4613:4613:4613))
        (PORT d[12] (4854:4854:4854) (4985:4985:4985))
        (PORT clk (2503:2503:2503) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4861:4861:4861) (4841:4841:4841))
        (PORT clk (2503:2503:2503) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (PORT d[0] (5483:5483:5483) (5472:5472:5472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2093:2093:2093))
        (PORT d[1] (4121:4121:4121) (4234:4234:4234))
        (PORT d[2] (3809:3809:3809) (3855:3855:3855))
        (PORT d[3] (4995:4995:4995) (5177:5177:5177))
        (PORT d[4] (3263:3263:3263) (3364:3364:3364))
        (PORT d[5] (2259:2259:2259) (2382:2382:2382))
        (PORT d[6] (3488:3488:3488) (3581:3581:3581))
        (PORT d[7] (4196:4196:4196) (4242:4242:4242))
        (PORT d[8] (3858:3858:3858) (3996:3996:3996))
        (PORT d[9] (3056:3056:3056) (3032:3032:3032))
        (PORT d[10] (3113:3113:3113) (3112:3112:3112))
        (PORT d[11] (6355:6355:6355) (6284:6284:6284))
        (PORT d[12] (3968:3968:3968) (4111:4111:4111))
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (PORT ena (5086:5086:5086) (5122:5122:5122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (PORT d[0] (5086:5086:5086) (5122:5122:5122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4216:4216:4216))
        (PORT clk (2511:2511:2511) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5236:5236:5236) (5359:5359:5359))
        (PORT d[1] (4265:4265:4265) (4507:4507:4507))
        (PORT d[2] (3041:3041:3041) (3101:3101:3101))
        (PORT d[3] (8287:8287:8287) (8384:8384:8384))
        (PORT d[4] (4833:4833:4833) (4865:4865:4865))
        (PORT d[5] (3854:3854:3854) (4040:4040:4040))
        (PORT d[6] (4045:4045:4045) (4140:4140:4140))
        (PORT d[7] (3883:3883:3883) (3980:3980:3980))
        (PORT d[8] (7601:7601:7601) (7642:7642:7642))
        (PORT d[9] (4429:4429:4429) (4487:4487:4487))
        (PORT d[10] (3198:3198:3198) (3263:3263:3263))
        (PORT d[11] (4868:4868:4868) (4954:4954:4954))
        (PORT d[12] (4797:4797:4797) (4924:4924:4924))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4953:4953:4953) (4929:4929:4929))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (PORT d[0] (5575:5575:5575) (5560:5560:5560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1994:1994:1994))
        (PORT d[1] (3769:3769:3769) (3884:3884:3884))
        (PORT d[2] (3534:3534:3534) (3610:3610:3610))
        (PORT d[3] (4996:4996:4996) (5178:5178:5178))
        (PORT d[4] (3647:3647:3647) (3746:3746:3746))
        (PORT d[5] (2260:2260:2260) (2382:2382:2382))
        (PORT d[6] (3520:3520:3520) (3617:3617:3617))
        (PORT d[7] (4186:4186:4186) (4233:4233:4233))
        (PORT d[8] (3871:3871:3871) (4009:4009:4009))
        (PORT d[9] (3322:3322:3322) (3301:3301:3301))
        (PORT d[10] (3134:3134:3134) (3143:3143:3143))
        (PORT d[11] (6368:6368:6368) (6297:6297:6297))
        (PORT d[12] (4291:4291:4291) (4426:4426:4426))
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (PORT ena (4968:4968:4968) (4971:4971:4971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (PORT d[0] (4968:4968:4968) (4971:4971:4971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5323:5323:5323) (5461:5461:5461))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6334:6334:6334) (6539:6539:6539))
        (PORT d[1] (7481:7481:7481) (7439:7439:7439))
        (PORT d[2] (4587:4587:4587) (4791:4791:4791))
        (PORT d[3] (5999:5999:5999) (6086:6086:6086))
        (PORT d[4] (3980:3980:3980) (3994:3994:3994))
        (PORT d[5] (3811:3811:3811) (3801:3801:3801))
        (PORT d[6] (6240:6240:6240) (6487:6487:6487))
        (PORT d[7] (4354:4354:4354) (4591:4591:4591))
        (PORT d[8] (4198:4198:4198) (4308:4308:4308))
        (PORT d[9] (4104:4104:4104) (4182:4182:4182))
        (PORT d[10] (3733:3733:3733) (3925:3925:3925))
        (PORT d[11] (4719:4719:4719) (4790:4790:4790))
        (PORT d[12] (8100:8100:8100) (8361:8361:8361))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4505:4505:4505) (4487:4487:4487))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT d[0] (5127:5127:5127) (5118:5118:5118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4983:4983:4983) (5229:5229:5229))
        (PORT d[1] (5951:5951:5951) (6014:6014:6014))
        (PORT d[2] (2795:2795:2795) (2802:2802:2802))
        (PORT d[3] (3163:3163:3163) (3183:3183:3183))
        (PORT d[4] (5798:5798:5798) (5898:5898:5898))
        (PORT d[5] (5211:5211:5211) (5426:5426:5426))
        (PORT d[6] (5497:5497:5497) (5590:5590:5590))
        (PORT d[7] (4667:4667:4667) (4664:4664:4664))
        (PORT d[8] (4148:4148:4148) (4154:4154:4154))
        (PORT d[9] (4122:4122:4122) (4389:4389:4389))
        (PORT d[10] (5686:5686:5686) (5937:5937:5937))
        (PORT d[11] (3280:3280:3280) (3279:3279:3279))
        (PORT d[12] (4114:4114:4114) (4113:4113:4113))
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (PORT ena (6140:6140:6140) (6242:6242:6242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (PORT d[0] (6140:6140:6140) (6242:6242:6242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5999:5999:5999) (6173:6173:6173))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4644:4644:4644) (4721:4721:4721))
        (PORT d[1] (6006:6006:6006) (5947:5947:5947))
        (PORT d[2] (6153:6153:6153) (6367:6367:6367))
        (PORT d[3] (7145:7145:7145) (7326:7326:7326))
        (PORT d[4] (5798:5798:5798) (5837:5837:5837))
        (PORT d[5] (7335:7335:7335) (7337:7337:7337))
        (PORT d[6] (7051:7051:7051) (7312:7312:7312))
        (PORT d[7] (5942:5942:5942) (6129:6129:6129))
        (PORT d[8] (6290:6290:6290) (6463:6463:6463))
        (PORT d[9] (4622:4622:4622) (4753:4753:4753))
        (PORT d[10] (3670:3670:3670) (3824:3824:3824))
        (PORT d[11] (6748:6748:6748) (6931:6931:6931))
        (PORT d[12] (7117:7117:7117) (7400:7400:7400))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6397:6397:6397) (6172:6172:6172))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT d[0] (7019:7019:7019) (6803:6803:6803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5051:5051:5051) (5327:5327:5327))
        (PORT d[1] (5850:5850:5850) (6027:6027:6027))
        (PORT d[2] (6654:6654:6654) (6957:6957:6957))
        (PORT d[3] (6912:6912:6912) (7196:7196:7196))
        (PORT d[4] (7232:7232:7232) (7372:7372:7372))
        (PORT d[5] (4943:4943:4943) (5186:5186:5186))
        (PORT d[6] (4011:4011:4011) (4205:4205:4205))
        (PORT d[7] (4407:4407:4407) (4352:4352:4352))
        (PORT d[8] (3726:3726:3726) (3695:3695:3695))
        (PORT d[9] (4131:4131:4131) (4291:4291:4291))
        (PORT d[10] (3120:3120:3120) (3323:3323:3323))
        (PORT d[11] (6293:6293:6293) (6351:6351:6351))
        (PORT d[12] (3204:3204:3204) (3371:3371:3371))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT ena (7219:7219:7219) (7352:7352:7352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (7219:7219:7219) (7352:7352:7352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4954:4954:4954) (5092:5092:5092))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3620:3620:3620))
        (PORT d[1] (8140:8140:8140) (8098:8098:8098))
        (PORT d[2] (5311:5311:5311) (5512:5512:5512))
        (PORT d[3] (6696:6696:6696) (6783:6783:6783))
        (PORT d[4] (3274:3274:3274) (3287:3287:3287))
        (PORT d[5] (3525:3525:3525) (3519:3519:3519))
        (PORT d[6] (5299:5299:5299) (5366:5366:5366))
        (PORT d[7] (4720:4720:4720) (4998:4998:4998))
        (PORT d[8] (5269:5269:5269) (5368:5368:5368))
        (PORT d[9] (3363:3363:3363) (3414:3414:3414))
        (PORT d[10] (4425:4425:4425) (4612:4612:4612))
        (PORT d[11] (5400:5400:5400) (5461:5461:5461))
        (PORT d[12] (3253:3253:3253) (3266:3266:3266))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4157:4157:4157) (4154:4154:4154))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT d[0] (4779:4779:4779) (4785:4785:4785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6033:6033:6033) (6274:6274:6274))
        (PORT d[1] (3526:3526:3526) (3551:3551:3551))
        (PORT d[2] (2060:2060:2060) (2075:2075:2075))
        (PORT d[3] (2342:2342:2342) (2365:2365:2365))
        (PORT d[4] (2044:2044:2044) (2070:2070:2070))
        (PORT d[5] (6299:6299:6299) (6506:6506:6506))
        (PORT d[6] (2016:2016:2016) (2034:2034:2034))
        (PORT d[7] (2361:2361:2361) (2381:2381:2381))
        (PORT d[8] (3515:3515:3515) (3533:3533:3533))
        (PORT d[9] (5110:5110:5110) (5366:5366:5366))
        (PORT d[10] (2112:2112:2112) (2146:2146:2146))
        (PORT d[11] (4076:4076:4076) (4075:4075:4075))
        (PORT d[12] (3432:3432:3432) (3442:3442:3442))
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (PORT ena (2990:2990:2990) (2961:2961:2961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (PORT d[0] (2990:2990:2990) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4588:4588:4588) (4695:4695:4695))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8235:8235:8235) (8452:8452:8452))
        (PORT d[1] (8089:8089:8089) (8029:8029:8029))
        (PORT d[2] (6143:6143:6143) (6251:6251:6251))
        (PORT d[3] (6811:6811:6811) (6906:6906:6906))
        (PORT d[4] (8324:8324:8324) (8435:8435:8435))
        (PORT d[5] (7274:7274:7274) (7225:7225:7225))
        (PORT d[6] (6504:6504:6504) (6690:6690:6690))
        (PORT d[7] (3402:3402:3402) (3499:3499:3499))
        (PORT d[8] (5484:5484:5484) (5565:5565:5565))
        (PORT d[9] (5231:5231:5231) (5355:5355:5355))
        (PORT d[10] (3872:3872:3872) (3931:3931:3931))
        (PORT d[11] (5672:5672:5672) (5768:5768:5768))
        (PORT d[12] (7453:7453:7453) (7695:7695:7695))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (3869:3869:3869))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT d[0] (4542:4542:4542) (4500:4500:4500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2107:2107:2107))
        (PORT d[1] (5859:5859:5859) (6006:6006:6006))
        (PORT d[2] (6606:6606:6606) (6638:6638:6638))
        (PORT d[3] (3162:3162:3162) (3232:3232:3232))
        (PORT d[4] (5340:5340:5340) (5370:5370:5370))
        (PORT d[5] (3299:3299:3299) (3414:3414:3414))
        (PORT d[6] (5317:5317:5317) (5491:5491:5491))
        (PORT d[7] (6702:6702:6702) (6665:6665:6665))
        (PORT d[8] (3491:3491:3491) (3559:3559:3559))
        (PORT d[9] (3469:3469:3469) (3449:3449:3449))
        (PORT d[10] (4620:4620:4620) (4626:4626:4626))
        (PORT d[11] (6006:6006:6006) (6164:6164:6164))
        (PORT d[12] (6794:6794:6794) (6742:6742:6742))
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (PORT ena (3867:3867:3867) (3877:3877:3877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (PORT d[0] (3867:3867:3867) (3877:3877:3877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4185:4185:4185) (4298:4298:4298))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4869:4869:4869) (4991:4991:4991))
        (PORT d[1] (4254:4254:4254) (4500:4500:4500))
        (PORT d[2] (3422:3422:3422) (3482:3482:3482))
        (PORT d[3] (7947:7947:7947) (8050:8050:8050))
        (PORT d[4] (9382:9382:9382) (9489:9489:9489))
        (PORT d[5] (3854:3854:3854) (4037:4037:4037))
        (PORT d[6] (7250:7250:7250) (7434:7434:7434))
        (PORT d[7] (3464:3464:3464) (3559:3559:3559))
        (PORT d[8] (6613:6613:6613) (6694:6694:6694))
        (PORT d[9] (3776:3776:3776) (3862:3862:3862))
        (PORT d[10] (4827:4827:4827) (4868:4868:4868))
        (PORT d[11] (4499:4499:4499) (4591:4591:4591))
        (PORT d[12] (8104:8104:8104) (8342:8342:8342))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3438:3438:3438))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT d[0] (4212:4212:4212) (4069:4069:4069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1673:1673:1673))
        (PORT d[1] (3662:3662:3662) (3763:3763:3763))
        (PORT d[2] (3570:3570:3570) (3653:3653:3653))
        (PORT d[3] (4189:4189:4189) (4247:4247:4247))
        (PORT d[4] (2965:2965:2965) (3122:3122:3122))
        (PORT d[5] (4072:4072:4072) (4200:4200:4200))
        (PORT d[6] (2800:2800:2800) (2868:2868:2868))
        (PORT d[7] (4556:4556:4556) (4600:4600:4600))
        (PORT d[8] (3397:3397:3397) (3446:3446:3446))
        (PORT d[9] (2374:2374:2374) (2368:2368:2368))
        (PORT d[10] (3527:3527:3527) (3532:3532:3532))
        (PORT d[11] (6698:6698:6698) (6861:6861:6861))
        (PORT d[12] (4026:4026:4026) (4129:4129:4129))
        (PORT clk (2468:2468:2468) (2456:2456:2456))
        (PORT ena (4607:4607:4607) (4609:4609:4609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2456:2456:2456))
        (PORT d[0] (4607:4607:4607) (4609:4609:4609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5649:5649:5649) (5813:5813:5813))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5214:5214:5214) (5372:5372:5372))
        (PORT d[1] (6664:6664:6664) (6593:6593:6593))
        (PORT d[2] (6893:6893:6893) (7100:7100:7100))
        (PORT d[3] (7873:7873:7873) (8038:8038:8038))
        (PORT d[4] (6441:6441:6441) (6473:6473:6473))
        (PORT d[5] (7717:7717:7717) (7722:7722:7722))
        (PORT d[6] (4098:4098:4098) (4221:4221:4221))
        (PORT d[7] (5375:5375:5375) (5632:5632:5632))
        (PORT d[8] (6636:6636:6636) (6811:6811:6811))
        (PORT d[9] (4968:4968:4968) (5094:5094:5094))
        (PORT d[10] (4063:4063:4063) (4222:4222:4222))
        (PORT d[11] (7483:7483:7483) (7665:7665:7665))
        (PORT d[12] (3727:3727:3727) (3815:3815:3815))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3336:3336:3336))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT d[0] (4013:4013:4013) (3967:3967:3967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5759:5759:5759) (6035:6035:6035))
        (PORT d[1] (6219:6219:6219) (6401:6401:6401))
        (PORT d[2] (6647:6647:6647) (6949:6949:6949))
        (PORT d[3] (7583:7583:7583) (7868:7868:7868))
        (PORT d[4] (7610:7610:7610) (7757:7757:7757))
        (PORT d[5] (5284:5284:5284) (5527:5527:5527))
        (PORT d[6] (4325:4325:4325) (4510:4510:4510))
        (PORT d[7] (7643:7643:7643) (7677:7677:7677))
        (PORT d[8] (2993:2993:2993) (2962:2962:2962))
        (PORT d[9] (4794:4794:4794) (4949:4949:4949))
        (PORT d[10] (3504:3504:3504) (3705:3705:3705))
        (PORT d[11] (3696:3696:3696) (3686:3686:3686))
        (PORT d[12] (3960:3960:3960) (4121:4121:4121))
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT ena (7624:7624:7624) (7759:7759:7759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT d[0] (7624:7624:7624) (7759:7759:7759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4836:4836:4836) (4957:4957:4957))
        (PORT clk (2507:2507:2507) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (4514:4514:4514))
        (PORT d[1] (4101:4101:4101) (4258:4258:4258))
        (PORT d[2] (4169:4169:4169) (4316:4316:4316))
        (PORT d[3] (6421:6421:6421) (6574:6574:6574))
        (PORT d[4] (4136:4136:4136) (4134:4134:4134))
        (PORT d[5] (3488:3488:3488) (3625:3625:3625))
        (PORT d[6] (4004:4004:4004) (4088:4088:4088))
        (PORT d[7] (5120:5120:5120) (5433:5433:5433))
        (PORT d[8] (7739:7739:7739) (7835:7835:7835))
        (PORT d[9] (3272:3272:3272) (3254:3254:3254))
        (PORT d[10] (3232:3232:3232) (3392:3392:3392))
        (PORT d[11] (5369:5369:5369) (5552:5552:5552))
        (PORT d[12] (5668:5668:5668) (5780:5780:5780))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3404:3404:3404))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (PORT d[0] (4033:4033:4033) (4035:4035:4035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4143:4143:4143) (4308:4308:4308))
        (PORT d[1] (4509:4509:4509) (4706:4706:4706))
        (PORT d[2] (2795:2795:2795) (2812:2812:2812))
        (PORT d[3] (5453:5453:5453) (5698:5698:5698))
        (PORT d[4] (2166:2166:2166) (2261:2261:2261))
        (PORT d[5] (3030:3030:3030) (3240:3240:3240))
        (PORT d[6] (3881:3881:3881) (4005:4005:4005))
        (PORT d[7] (4254:4254:4254) (4387:4387:4387))
        (PORT d[8] (3602:3602:3602) (3763:3763:3763))
        (PORT d[9] (3176:3176:3176) (3383:3383:3383))
        (PORT d[10] (3710:3710:3710) (3866:3866:3866))
        (PORT d[11] (4636:4636:4636) (4608:4608:4608))
        (PORT d[12] (3588:3588:3588) (3805:3805:3805))
        (PORT clk (2451:2451:2451) (2438:2438:2438))
        (PORT ena (4229:4229:4229) (4266:4266:4266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2438:2438:2438))
        (PORT d[0] (4229:4229:4229) (4266:4266:4266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4770:4770:4770))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4743:4743:4743) (4808:4808:4808))
        (PORT d[1] (4112:4112:4112) (4268:4268:4268))
        (PORT d[2] (4178:4178:4178) (4325:4325:4325))
        (PORT d[3] (6756:6756:6756) (6895:6895:6895))
        (PORT d[4] (4473:4473:4473) (4462:4462:4462))
        (PORT d[5] (3105:3105:3105) (3249:3249:3249))
        (PORT d[6] (4436:4436:4436) (4524:4524:4524))
        (PORT d[7] (5135:5135:5135) (5452:5452:5452))
        (PORT d[8] (7444:7444:7444) (7539:7539:7539))
        (PORT d[9] (2945:2945:2945) (2937:2937:2937))
        (PORT d[10] (3568:3568:3568) (3726:3726:3726))
        (PORT d[11] (5401:5401:5401) (5589:5589:5589))
        (PORT d[12] (5485:5485:5485) (5632:5632:5632))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2752:2752:2752))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT d[0] (3485:3485:3485) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4338:4338:4338))
        (PORT d[1] (4517:4517:4517) (4709:4709:4709))
        (PORT d[2] (3161:3161:3161) (3166:3166:3166))
        (PORT d[3] (5842:5842:5842) (6097:6097:6097))
        (PORT d[4] (2775:2775:2775) (2851:2851:2851))
        (PORT d[5] (2949:2949:2949) (3107:3107:3107))
        (PORT d[6] (3921:3921:3921) (4060:4060:4060))
        (PORT d[7] (4202:4202:4202) (4335:4335:4335))
        (PORT d[8] (3907:3907:3907) (4061:4061:4061))
        (PORT d[9] (3191:3191:3191) (3400:3400:3400))
        (PORT d[10] (3700:3700:3700) (3857:3857:3857))
        (PORT d[11] (3906:3906:3906) (3895:3895:3895))
        (PORT d[12] (3887:3887:3887) (4094:4094:4094))
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (PORT ena (4964:4964:4964) (4999:4999:4999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (PORT d[0] (4964:4964:4964) (4999:4999:4999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6070:6070:6070) (6228:6228:6228))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5948:5948:5948) (6101:6101:6101))
        (PORT d[1] (3462:3462:3462) (3616:3616:3616))
        (PORT d[2] (2264:2264:2264) (2379:2379:2379))
        (PORT d[3] (8591:8591:8591) (8755:8755:8755))
        (PORT d[4] (6854:6854:6854) (6893:6893:6893))
        (PORT d[5] (3070:3070:3070) (3166:3166:3166))
        (PORT d[6] (8751:8751:8751) (8966:8966:8966))
        (PORT d[7] (5733:5733:5733) (5987:5987:5987))
        (PORT d[8] (6996:6996:6996) (7170:7170:7170))
        (PORT d[9] (3472:3472:3472) (3560:3560:3560))
        (PORT d[10] (4486:4486:4486) (4662:4662:4662))
        (PORT d[11] (7839:7839:7839) (8020:8020:8020))
        (PORT d[12] (4871:4871:4871) (4963:4963:4963))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2414:2414:2414))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT d[0] (3175:3175:3175) (3045:3045:3045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6089:6089:6089) (6362:6362:6362))
        (PORT d[1] (2650:2650:2650) (2584:2584:2584))
        (PORT d[2] (3346:3346:3346) (3297:3297:3297))
        (PORT d[3] (7985:7985:7985) (8270:8270:8270))
        (PORT d[4] (8327:8327:8327) (8466:8466:8466))
        (PORT d[5] (5618:5618:5618) (5861:5861:5861))
        (PORT d[6] (2327:2327:2327) (2406:2406:2406))
        (PORT d[7] (3353:3353:3353) (3313:3313:3313))
        (PORT d[8] (2634:2634:2634) (2594:2594:2594))
        (PORT d[9] (5131:5131:5131) (5287:5287:5287))
        (PORT d[10] (3904:3904:3904) (4109:4109:4109))
        (PORT d[11] (4050:4050:4050) (4059:4059:4059))
        (PORT d[12] (4299:4299:4299) (4460:4460:4460))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
        (PORT ena (3518:3518:3518) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2471:2471:2471))
        (PORT d[0] (3518:3518:3518) (3410:3410:3410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1195:1195:1195))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2410:2410:2410))
        (PORT d[1] (2226:2226:2226) (2270:2270:2270))
        (PORT d[2] (1884:1884:1884) (1918:1918:1918))
        (PORT d[3] (1745:1745:1745) (1772:1772:1772))
        (PORT d[4] (1828:1828:1828) (1862:1862:1862))
        (PORT d[5] (3942:3942:3942) (4170:4170:4170))
        (PORT d[6] (3654:3654:3654) (3742:3742:3742))
        (PORT d[7] (1744:1744:1744) (1776:1776:1776))
        (PORT d[8] (1504:1504:1504) (1550:1550:1550))
        (PORT d[9] (3193:3193:3193) (3303:3303:3303))
        (PORT d[10] (1449:1449:1449) (1481:1481:1481))
        (PORT d[11] (1171:1171:1171) (1219:1219:1219))
        (PORT d[12] (1524:1524:1524) (1560:1560:1560))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1357:1357:1357))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT d[0] (2052:2052:2052) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (873:873:873) (900:900:900))
        (PORT d[1] (901:901:901) (930:930:930))
        (PORT d[2] (1569:1569:1569) (1608:1608:1608))
        (PORT d[3] (874:874:874) (917:917:917))
        (PORT d[4] (2140:2140:2140) (2148:2148:2148))
        (PORT d[5] (2111:2111:2111) (2111:2111:2111))
        (PORT d[6] (921:921:921) (970:970:970))
        (PORT d[7] (2343:2343:2343) (2397:2397:2397))
        (PORT d[8] (2270:2270:2270) (2321:2321:2321))
        (PORT d[9] (1495:1495:1495) (1512:1512:1512))
        (PORT d[10] (1852:1852:1852) (1880:1880:1880))
        (PORT d[11] (1827:1827:1827) (1831:1831:1831))
        (PORT d[12] (2592:2592:2592) (2629:2629:2629))
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (PORT ena (1997:1997:1997) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (PORT d[0] (1997:1997:1997) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1194:1194:1194))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2126:2126:2126))
        (PORT d[1] (3286:3286:3286) (3330:3330:3330))
        (PORT d[2] (6357:6357:6357) (6542:6542:6542))
        (PORT d[3] (2110:2110:2110) (2139:2139:2139))
        (PORT d[4] (2186:2186:2186) (2222:2222:2222))
        (PORT d[5] (4013:4013:4013) (4246:4246:4246))
        (PORT d[6] (2025:2025:2025) (2049:2049:2049))
        (PORT d[7] (6401:6401:6401) (6577:6577:6577))
        (PORT d[8] (1898:1898:1898) (1950:1950:1950))
        (PORT d[9] (3105:3105:3105) (3202:3202:3202))
        (PORT d[10] (4481:4481:4481) (4676:4676:4676))
        (PORT d[11] (7174:7174:7174) (7316:7316:7316))
        (PORT d[12] (4418:4418:4418) (4493:4493:4493))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (1993:1993:1993))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT d[0] (2696:2696:2696) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4697:4697:4697) (4953:4953:4953))
        (PORT d[1] (1573:1573:1573) (1599:1599:1599))
        (PORT d[2] (5308:5308:5308) (5427:5427:5427))
        (PORT d[3] (2283:2283:2283) (2307:2307:2307))
        (PORT d[4] (4066:4066:4066) (4235:4235:4235))
        (PORT d[5] (5969:5969:5969) (6159:6159:6159))
        (PORT d[6] (1772:1772:1772) (1783:1783:1783))
        (PORT d[7] (1491:1491:1491) (1532:1532:1532))
        (PORT d[8] (1202:1202:1202) (1249:1249:1249))
        (PORT d[9] (4622:4622:4622) (4836:4836:4836))
        (PORT d[10] (1215:1215:1215) (1263:1263:1263))
        (PORT d[11] (1788:1788:1788) (1786:1786:1786))
        (PORT d[12] (1919:1919:1919) (2006:2006:2006))
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (PORT ena (2775:2775:2775) (2742:2742:2742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (PORT d[0] (2775:2775:2775) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4233:4233:4233) (4345:4345:4345))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4476:4476:4476) (4592:4592:4592))
        (PORT d[1] (3521:3521:3521) (3728:3728:3728))
        (PORT d[2] (3450:3450:3450) (3541:3541:3541))
        (PORT d[3] (6722:6722:6722) (6860:6860:6860))
        (PORT d[4] (4176:4176:4176) (4207:4207:4207))
        (PORT d[5] (3440:3440:3440) (3585:3585:3585))
        (PORT d[6] (4368:4368:4368) (4495:4495:4495))
        (PORT d[7] (3387:3387:3387) (3482:3482:3482))
        (PORT d[8] (8631:8631:8631) (8745:8745:8745))
        (PORT d[9] (3695:3695:3695) (3643:3643:3643))
        (PORT d[10] (2422:2422:2422) (2536:2536:2536))
        (PORT d[11] (4936:4936:4936) (5063:5063:5063))
        (PORT d[12] (4567:4567:4567) (4741:4741:4741))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2799:2799:2799))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT d[0] (3460:3460:3460) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2074:2074:2074))
        (PORT d[1] (4877:4877:4877) (4989:4989:4989))
        (PORT d[2] (3442:3442:3442) (3491:3491:3491))
        (PORT d[3] (4581:4581:4581) (4755:4755:4755))
        (PORT d[4] (2487:2487:2487) (2599:2599:2599))
        (PORT d[5] (2270:2270:2270) (2389:2389:2389))
        (PORT d[6] (3517:3517:3517) (3609:3609:3609))
        (PORT d[7] (3839:3839:3839) (3884:3884:3884))
        (PORT d[8] (3380:3380:3380) (3477:3477:3477))
        (PORT d[9] (3789:3789:3789) (3770:3770:3770))
        (PORT d[10] (3420:3420:3420) (3398:3398:3398))
        (PORT d[11] (4708:4708:4708) (4663:4663:4663))
        (PORT d[12] (3558:3558:3558) (3695:3695:3695))
        (PORT clk (2429:2429:2429) (2416:2416:2416))
        (PORT ena (4280:4280:4280) (4331:4331:4331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2416:2416:2416))
        (PORT d[0] (4280:4280:4280) (4331:4331:4331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4205:4205:4205) (4314:4314:4314))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8568:8568:8568) (8788:8788:8788))
        (PORT d[1] (8480:8480:8480) (8427:8427:8427))
        (PORT d[2] (6526:6526:6526) (6639:6639:6639))
        (PORT d[3] (7579:7579:7579) (7681:7681:7681))
        (PORT d[4] (8994:8994:8994) (9101:9101:9101))
        (PORT d[5] (7936:7936:7936) (7881:7881:7881))
        (PORT d[6] (6916:6916:6916) (7108:7108:7108))
        (PORT d[7] (3801:3801:3801) (3901:3901:3901))
        (PORT d[8] (6256:6256:6256) (6338:6338:6338))
        (PORT d[9] (3121:3121:3121) (3212:3212:3212))
        (PORT d[10] (3481:3481:3481) (3545:3545:3545))
        (PORT d[11] (5948:5948:5948) (6049:6049:6049))
        (PORT d[12] (7793:7793:7793) (8036:8036:8036))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3888:3888:3888) (3815:3815:3815))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT d[0] (4510:4510:4510) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2078:2078:2078))
        (PORT d[1] (3663:3663:3663) (3775:3775:3775))
        (PORT d[2] (7260:7260:7260) (7281:7281:7281))
        (PORT d[3] (3182:3182:3182) (3261:3261:3261))
        (PORT d[4] (5718:5718:5718) (5748:5748:5748))
        (PORT d[5] (3731:3731:3731) (3865:3865:3865))
        (PORT d[6] (5671:5671:5671) (5846:5846:5846))
        (PORT d[7] (6773:6773:6773) (6738:6738:6738))
        (PORT d[8] (3438:3438:3438) (3483:3483:3483))
        (PORT d[9] (3377:3377:3377) (3339:3339:3339))
        (PORT d[10] (4210:4210:4210) (4210:4210:4210))
        (PORT d[11] (6378:6378:6378) (6536:6536:6536))
        (PORT d[12] (3310:3310:3310) (3417:3417:3417))
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (PORT ena (3876:3876:3876) (3885:3885:3885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (PORT d[0] (3876:3876:3876) (3885:3885:3885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5312:5312:5312) (5319:5319:5319))
        (PORT clk (2511:2511:2511) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7109:7109:7109) (7334:7334:7334))
        (PORT d[1] (7063:7063:7063) (7010:7010:7010))
        (PORT d[2] (5142:5142:5142) (5255:5255:5255))
        (PORT d[3] (6011:6011:6011) (6103:6103:6103))
        (PORT d[4] (7628:7628:7628) (7734:7734:7734))
        (PORT d[5] (6538:6538:6538) (6484:6484:6484))
        (PORT d[6] (5484:5484:5484) (5679:5679:5679))
        (PORT d[7] (4897:4897:4897) (5060:5060:5060))
        (PORT d[8] (4350:4350:4350) (4450:4450:4450))
        (PORT d[9] (4584:4584:4584) (4711:4711:4711))
        (PORT d[10] (4543:4543:4543) (4598:4598:4598))
        (PORT d[11] (4545:4545:4545) (4655:4655:4655))
        (PORT d[12] (6743:6743:6743) (6986:6986:6986))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4657:4657:4657) (4619:4619:4619))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2532:2532:2532))
        (PORT d[0] (5279:5279:5279) (5250:5250:5250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2534:2534:2534))
        (PORT d[1] (4801:4801:4801) (4936:4936:4936))
        (PORT d[2] (5623:5623:5623) (5664:5664:5664))
        (PORT d[3] (5432:5432:5432) (5633:5633:5633))
        (PORT d[4] (5475:5475:5475) (5542:5542:5542))
        (PORT d[5] (3741:3741:3741) (3905:3905:3905))
        (PORT d[6] (4629:4629:4629) (4808:4808:4808))
        (PORT d[7] (5687:5687:5687) (5647:5647:5647))
        (PORT d[8] (6123:6123:6123) (6074:6074:6074))
        (PORT d[9] (4255:4255:4255) (4238:4238:4238))
        (PORT d[10] (4637:4637:4637) (4871:4871:4871))
        (PORT d[11] (5797:5797:5797) (5899:5899:5899))
        (PORT d[12] (6449:6449:6449) (6405:6405:6405))
        (PORT clk (2456:2456:2456) (2439:2439:2439))
        (PORT ena (4217:4217:4217) (4216:4216:4216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2439:2439:2439))
        (PORT d[0] (4217:4217:4217) (4216:4216:4216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4994:4994:4994) (5045:5045:5045))
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8229:8229:8229) (8445:8445:8445))
        (PORT d[1] (8129:8129:8129) (8070:8070:8070))
        (PORT d[2] (6192:6192:6192) (6302:6302:6302))
        (PORT d[3] (6810:6810:6810) (6905:6905:6905))
        (PORT d[4] (8321:8321:8321) (8425:8425:8425))
        (PORT d[5] (7241:7241:7241) (7190:7190:7190))
        (PORT d[6] (4462:4462:4462) (4616:4616:4616))
        (PORT d[7] (3419:3419:3419) (3518:3518:3518))
        (PORT d[8] (5501:5501:5501) (5583:5583:5583))
        (PORT d[9] (5266:5266:5266) (5390:5390:5390))
        (PORT d[10] (3910:3910:3910) (3969:3969:3969))
        (PORT d[11] (5233:5233:5233) (5339:5339:5339))
        (PORT d[12] (7419:7419:7419) (7659:7659:7659))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4172:4172:4172) (4129:4129:4129))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (PORT d[0] (4794:4794:4794) (4760:4760:4760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2471:2471:2471))
        (PORT d[1] (5555:5555:5555) (5696:5696:5696))
        (PORT d[2] (6299:6299:6299) (6338:6338:6338))
        (PORT d[3] (3147:3147:3147) (3215:3215:3215))
        (PORT d[4] (5007:5007:5007) (5042:5042:5042))
        (PORT d[5] (3279:3279:3279) (3397:3397:3397))
        (PORT d[6] (5325:5325:5325) (5502:5502:5502))
        (PORT d[7] (6389:6389:6389) (6351:6351:6351))
        (PORT d[8] (7470:7470:7470) (7401:7401:7401))
        (PORT d[9] (3484:3484:3484) (3466:3466:3466))
        (PORT d[10] (5647:5647:5647) (5862:5862:5862))
        (PORT d[11] (5634:5634:5634) (5801:5801:5801))
        (PORT d[12] (6811:6811:6811) (6760:6760:6760))
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (PORT ena (4490:4490:4490) (4481:4481:4481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (PORT d[0] (4490:4490:4490) (4481:4481:4481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5383:5383:5383) (5396:5396:5396))
        (PORT clk (2519:2519:2519) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7478:7478:7478) (7699:7699:7699))
        (PORT d[1] (7403:7403:7403) (7350:7350:7350))
        (PORT d[2] (5494:5494:5494) (5609:5609:5609))
        (PORT d[3] (6046:6046:6046) (6140:6140:6140))
        (PORT d[4] (7969:7969:7969) (8071:8071:8071))
        (PORT d[5] (6581:6581:6581) (6537:6537:6537))
        (PORT d[6] (5858:5858:5858) (6054:6054:6054))
        (PORT d[7] (4947:4947:4947) (5114:5114:5114))
        (PORT d[8] (5107:5107:5107) (5190:5190:5190))
        (PORT d[9] (4917:4917:4917) (5042:5042:5042))
        (PORT d[10] (6293:6293:6293) (6336:6336:6336))
        (PORT d[11] (4862:4862:4862) (4966:4966:4966))
        (PORT d[12] (6777:6777:6777) (7023:7023:7023))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4926:4926:4926) (4895:4895:4895))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (PORT d[0] (5548:5548:5548) (5526:5526:5526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2832:2832:2832))
        (PORT d[1] (5132:5132:5132) (5281:5281:5281))
        (PORT d[2] (6246:6246:6246) (6270:6270:6270))
        (PORT d[3] (4308:4308:4308) (4478:4478:4478))
        (PORT d[4] (4650:4650:4650) (4677:4677:4677))
        (PORT d[5] (3754:3754:3754) (3921:3921:3921))
        (PORT d[6] (4638:4638:4638) (4818:4818:4818))
        (PORT d[7] (5727:5727:5727) (5691:5691:5691))
        (PORT d[8] (6414:6414:6414) (6362:6362:6362))
        (PORT d[9] (3862:3862:3862) (3844:3844:3844))
        (PORT d[10] (4677:4677:4677) (4915:4915:4915))
        (PORT d[11] (6161:6161:6161) (6256:6256:6256))
        (PORT d[12] (6122:6122:6122) (6076:6076:6076))
        (PORT clk (2463:2463:2463) (2451:2451:2451))
        (PORT ena (4180:4180:4180) (4181:4181:4181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2451:2451:2451))
        (PORT d[0] (4180:4180:4180) (4181:4181:4181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (4309:4309:4309))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5984:5984:5984) (6191:6191:6191))
        (PORT d[1] (7099:7099:7099) (7057:7057:7057))
        (PORT d[2] (5345:5345:5345) (5529:5529:5529))
        (PORT d[3] (5658:5658:5658) (5748:5748:5748))
        (PORT d[4] (4329:4329:4329) (4344:4344:4344))
        (PORT d[5] (5859:5859:5859) (5821:5821:5821))
        (PORT d[6] (5908:5908:5908) (6157:6157:6157))
        (PORT d[7] (4341:4341:4341) (4578:4578:4578))
        (PORT d[8] (4032:4032:4032) (4132:4132:4132))
        (PORT d[9] (3766:3766:3766) (3848:3848:3848))
        (PORT d[10] (3384:3384:3384) (3574:3574:3574))
        (PORT d[11] (6915:6915:6915) (6999:6999:6999))
        (PORT d[12] (7746:7746:7746) (8007:8007:8007))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4814:4814:4814) (4772:4772:4772))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT d[0] (5436:5436:5436) (5403:5403:5403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4596:4596:4596) (4840:4840:4840))
        (PORT d[1] (5588:5588:5588) (5659:5659:5659))
        (PORT d[2] (3146:3146:3146) (3153:3153:3153))
        (PORT d[3] (6103:6103:6103) (6334:6334:6334))
        (PORT d[4] (3487:3487:3487) (3504:3504:3504))
        (PORT d[5] (4827:4827:4827) (5035:5035:5035))
        (PORT d[6] (5162:5162:5162) (5258:5258:5258))
        (PORT d[7] (4303:4303:4303) (4305:4305:4305))
        (PORT d[8] (3412:3412:3412) (3422:3422:3422))
        (PORT d[9] (3696:3696:3696) (3965:3965:3965))
        (PORT d[10] (5308:5308:5308) (5559:5559:5559))
        (PORT d[11] (4372:4372:4372) (4372:4372:4372))
        (PORT d[12] (3698:3698:3698) (3700:3700:3700))
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (PORT ena (5797:5797:5797) (5896:5896:5896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (PORT d[0] (5797:5797:5797) (5896:5896:5896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4331:4331:4331) (4328:4328:4328))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6011:6011:6011) (6218:6218:6218))
        (PORT d[1] (7078:7078:7078) (7027:7027:7027))
        (PORT d[2] (5279:5279:5279) (5458:5458:5458))
        (PORT d[3] (7774:7774:7774) (7867:7867:7867))
        (PORT d[4] (4340:4340:4340) (4339:4339:4339))
        (PORT d[5] (5884:5884:5884) (5849:5849:5849))
        (PORT d[6] (5904:5904:5904) (6146:6146:6146))
        (PORT d[7] (5774:5774:5774) (5869:5869:5869))
        (PORT d[8] (4128:4128:4128) (4226:4226:4226))
        (PORT d[9] (3765:3765:3765) (3847:3847:3847))
        (PORT d[10] (3370:3370:3370) (3558:3558:3558))
        (PORT d[11] (6914:6914:6914) (6998:6998:6998))
        (PORT d[12] (4196:4196:4196) (4331:4331:4331))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5284:5284:5284) (5173:5173:5173))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (5906:5906:5906) (5804:5804:5804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4595:4595:4595) (4830:4830:4830))
        (PORT d[1] (5213:5213:5213) (5285:5285:5285))
        (PORT d[2] (3442:3442:3442) (3448:3448:3448))
        (PORT d[3] (5799:5799:5799) (6040:6040:6040))
        (PORT d[4] (3500:3500:3500) (3519:3519:3519))
        (PORT d[5] (4826:4826:4826) (5034:5034:5034))
        (PORT d[6] (5161:5161:5161) (5257:5257:5257))
        (PORT d[7] (4287:4287:4287) (4287:4287:4287))
        (PORT d[8] (3776:3776:3776) (3782:3782:3782))
        (PORT d[9] (5775:5775:5775) (6033:6033:6033))
        (PORT d[10] (5269:5269:5269) (5517:5517:5517))
        (PORT d[11] (4029:4029:4029) (4030:4030:4030))
        (PORT d[12] (3367:3367:3367) (3373:3373:3373))
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (PORT ena (5784:5784:5784) (5883:5883:5883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (PORT d[0] (5784:5784:5784) (5883:5883:5883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3973:3973:3973) (3976:3976:3976))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5641:5641:5641) (5851:5851:5851))
        (PORT d[1] (6690:6690:6690) (6649:6649:6649))
        (PORT d[2] (4996:4996:4996) (5185:5185:5185))
        (PORT d[3] (5673:5673:5673) (5755:5755:5755))
        (PORT d[4] (4810:4810:4810) (4828:4828:4828))
        (PORT d[5] (5507:5507:5507) (5475:5475:5475))
        (PORT d[6] (5564:5564:5564) (5810:5810:5810))
        (PORT d[7] (5417:5417:5417) (5516:5516:5516))
        (PORT d[8] (5854:5854:5854) (5967:5967:5967))
        (PORT d[9] (3410:3410:3410) (3494:3494:3494))
        (PORT d[10] (7719:7719:7719) (7674:7674:7674))
        (PORT d[11] (6535:6535:6535) (6623:6623:6623))
        (PORT d[12] (6727:6727:6727) (7007:7007:7007))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (3835:3835:3835))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT d[0] (4452:4452:4452) (4466:4466:4466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4475:4475:4475))
        (PORT d[1] (5236:5236:5236) (5306:5306:5306))
        (PORT d[2] (3507:3507:3507) (3517:3517:3517))
        (PORT d[3] (5751:5751:5751) (5987:5987:5987))
        (PORT d[4] (5428:5428:5428) (5534:5534:5534))
        (PORT d[5] (4447:4447:4447) (4648:4648:4648))
        (PORT d[6] (4845:4845:4845) (4946:4946:4946))
        (PORT d[7] (3939:3939:3939) (3940:3940:3940))
        (PORT d[8] (4860:4860:4860) (4862:4862:4862))
        (PORT d[9] (4055:4055:4055) (4317:4317:4317))
        (PORT d[10] (4989:4989:4989) (5246:5246:5246))
        (PORT d[11] (4010:4010:4010) (4011:4011:4011))
        (PORT d[12] (4776:4776:4776) (4769:4769:4769))
        (PORT clk (2447:2447:2447) (2430:2430:2430))
        (PORT ena (5454:5454:5454) (5559:5559:5559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2430:2430:2430))
        (PORT d[0] (5454:5454:5454) (5559:5559:5559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4299:4299:4299))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5897:5897:5897) (6088:6088:6088))
        (PORT d[1] (5284:5284:5284) (5267:5267:5267))
        (PORT d[2] (4571:4571:4571) (4746:4746:4746))
        (PORT d[3] (6363:6363:6363) (6475:6475:6475))
        (PORT d[4] (6249:6249:6249) (6374:6374:6374))
        (PORT d[5] (5144:5144:5144) (5124:5124:5124))
        (PORT d[6] (5923:5923:5923) (6191:6191:6191))
        (PORT d[7] (4676:4676:4676) (4776:4776:4776))
        (PORT d[8] (4436:4436:4436) (4572:4572:4572))
        (PORT d[9] (3659:3659:3659) (3734:3734:3734))
        (PORT d[10] (6347:6347:6347) (6332:6332:6332))
        (PORT d[11] (5780:5780:5780) (5872:5872:5872))
        (PORT d[12] (5995:5995:5995) (6276:6276:6276))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5067:5067:5067) (5104:5104:5104))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (5689:5689:5689) (5735:5735:5735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3810:3810:3810))
        (PORT d[1] (3918:3918:3918) (4003:4003:4003))
        (PORT d[2] (4506:4506:4506) (4503:4503:4503))
        (PORT d[3] (5436:5436:5436) (5679:5679:5679))
        (PORT d[4] (5132:5132:5132) (5238:5238:5238))
        (PORT d[5] (3743:3743:3743) (3953:3953:3953))
        (PORT d[6] (3756:3756:3756) (3857:3857:3857))
        (PORT d[7] (4272:4272:4272) (4266:4266:4266))
        (PORT d[8] (4390:4390:4390) (4383:4383:4383))
        (PORT d[9] (4650:4650:4650) (4918:4918:4918))
        (PORT d[10] (4262:4262:4262) (4515:4515:4515))
        (PORT d[11] (4851:4851:4851) (4964:4964:4964))
        (PORT d[12] (4372:4372:4372) (4367:4367:4367))
        (PORT clk (2477:2477:2477) (2461:2461:2461))
        (PORT ena (4724:4724:4724) (4824:4824:4824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2461:2461:2461))
        (PORT d[0] (4724:4724:4724) (4824:4824:4824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (5038:5038:5038))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7101:7101:7101) (7325:7325:7325))
        (PORT d[1] (7063:7063:7063) (7014:7014:7014))
        (PORT d[2] (5140:5140:5140) (5253:5253:5253))
        (PORT d[3] (6021:6021:6021) (6112:6112:6112))
        (PORT d[4] (7621:7621:7621) (7727:7727:7727))
        (PORT d[5] (6563:6563:6563) (6511:6511:6511))
        (PORT d[6] (5483:5483:5483) (5678:5678:5678))
        (PORT d[7] (4551:4551:4551) (4716:4716:4716))
        (PORT d[8] (4428:4428:4428) (4525:4525:4525))
        (PORT d[9] (4552:4552:4552) (4676:4676:4676))
        (PORT d[10] (5919:5919:5919) (5964:5964:5964))
        (PORT d[11] (4513:4513:4513) (4617:4617:4617))
        (PORT d[12] (6415:6415:6415) (6666:6666:6666))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5428:5428:5428) (5315:5315:5315))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT d[0] (6050:6050:6050) (5946:5946:5946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (2830:2830:2830))
        (PORT d[1] (4762:4762:4762) (4909:4909:4909))
        (PORT d[2] (5930:5930:5930) (5946:5946:5946))
        (PORT d[3] (5397:5397:5397) (5594:5594:5594))
        (PORT d[4] (5446:5446:5446) (5512:5512:5512))
        (PORT d[5] (3701:3701:3701) (3861:3861:3861))
        (PORT d[6] (4281:4281:4281) (4461:4461:4461))
        (PORT d[7] (5673:5673:5673) (5631:5631:5631))
        (PORT d[8] (6477:6477:6477) (6424:6424:6424))
        (PORT d[9] (4589:4589:4589) (4562:4562:4562))
        (PORT d[10] (4280:4280:4280) (4517:4517:4517))
        (PORT d[11] (5828:5828:5828) (5928:5928:5928))
        (PORT d[12] (6122:6122:6122) (6069:6069:6069))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT ena (5002:5002:5002) (5053:5053:5053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (5002:5002:5002) (5053:5053:5053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (3958:3958:3958))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8525:8525:8525) (8743:8743:8743))
        (PORT d[1] (8822:8822:8822) (8769:8769:8769))
        (PORT d[2] (6516:6516:6516) (6628:6628:6628))
        (PORT d[3] (7588:7588:7588) (7691:7691:7691))
        (PORT d[4] (9030:9030:9030) (9141:9141:9141))
        (PORT d[5] (7979:7979:7979) (7930:7930:7930))
        (PORT d[6] (6893:6893:6893) (7081:7081:7081))
        (PORT d[7] (3770:3770:3770) (3866:3866:3866))
        (PORT d[8] (6241:6241:6241) (6326:6326:6326))
        (PORT d[9] (3457:3457:3457) (3548:3548:3548))
        (PORT d[10] (4492:4492:4492) (4541:4541:4541))
        (PORT d[11] (5930:5930:5930) (6030:6030:6030))
        (PORT d[12] (7779:7779:7779) (8024:8024:8024))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2851:2851:2851))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT d[0] (3496:3496:3496) (3482:3482:3482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2375:2375:2375))
        (PORT d[1] (4060:4060:4060) (4165:4165:4165))
        (PORT d[2] (6986:6986:6986) (7020:7020:7020))
        (PORT d[3] (3838:3838:3838) (3897:3897:3897))
        (PORT d[4] (5725:5725:5725) (5756:5756:5756))
        (PORT d[5] (3762:3762:3762) (3903:3903:3903))
        (PORT d[6] (2769:2769:2769) (2830:2830:2830))
        (PORT d[7] (7047:7047:7047) (7002:7002:7002))
        (PORT d[8] (3405:3405:3405) (3449:3449:3449))
        (PORT d[9] (2734:2734:2734) (2723:2723:2723))
        (PORT d[10] (3859:3859:3859) (3860:3860:3860))
        (PORT d[11] (6383:6383:6383) (6546:6546:6546))
        (PORT d[12] (3342:3342:3342) (3457:3457:3457))
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (PORT ena (4239:4239:4239) (4239:4239:4239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (PORT d[0] (4239:4239:4239) (4239:4239:4239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (3532:3532:3532))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (4158:4158:4158))
        (PORT d[1] (3542:3542:3542) (3753:3753:3753))
        (PORT d[2] (3768:3768:3768) (3854:3854:3854))
        (PORT d[3] (7067:7067:7067) (7203:7203:7203))
        (PORT d[4] (4496:4496:4496) (4530:4530:4530))
        (PORT d[5] (4051:4051:4051) (4182:4182:4182))
        (PORT d[6] (4379:4379:4379) (4471:4471:4471))
        (PORT d[7] (3716:3716:3716) (3807:3807:3807))
        (PORT d[8] (8565:8565:8565) (8682:8682:8682))
        (PORT d[9] (4676:4676:4676) (4614:4614:4614))
        (PORT d[10] (2459:2459:2459) (2569:2569:2569))
        (PORT d[11] (4911:4911:4911) (5040:5040:5040))
        (PORT d[12] (4531:4531:4531) (4703:4703:4703))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (2997:2997:2997))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (3649:3649:3649) (3628:3628:3628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2163:2163:2163))
        (PORT d[1] (4491:4491:4491) (4607:4607:4607))
        (PORT d[2] (3855:3855:3855) (3902:3902:3902))
        (PORT d[3] (4307:4307:4307) (4490:4490:4490))
        (PORT d[4] (2910:2910:2910) (3021:3021:3021))
        (PORT d[5] (2257:2257:2257) (2377:2377:2377))
        (PORT d[6] (3495:3495:3495) (3586:3586:3586))
        (PORT d[7] (3512:3512:3512) (3565:3565:3565))
        (PORT d[8] (3733:3733:3733) (3835:3835:3835))
        (PORT d[9] (3413:3413:3413) (3395:3395:3395))
        (PORT d[10] (3772:3772:3772) (3760:3760:3760))
        (PORT d[11] (5624:5624:5624) (5562:5562:5562))
        (PORT d[12] (3637:3637:3637) (3781:3781:3781))
        (PORT clk (2422:2422:2422) (2407:2407:2407))
        (PORT ena (4655:4655:4655) (4708:4708:4708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2407:2407:2407))
        (PORT d[0] (4655:4655:4655) (4708:4708:4708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3869:3869:3869) (3948:3948:3948))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3276:3276:3276))
        (PORT d[1] (8495:8495:8495) (8453:8453:8453))
        (PORT d[2] (5635:5635:5635) (5817:5817:5817))
        (PORT d[3] (7034:7034:7034) (7116:7116:7116))
        (PORT d[4] (2941:2941:2941) (2949:2949:2949))
        (PORT d[5] (3524:3524:3524) (3516:3516:3516))
        (PORT d[6] (5650:5650:5650) (5712:5712:5712))
        (PORT d[7] (4647:4647:4647) (4879:4879:4879))
        (PORT d[8] (5662:5662:5662) (5759:5759:5759))
        (PORT d[9] (3348:3348:3348) (3401:3401:3401))
        (PORT d[10] (4755:4755:4755) (4941:4941:4941))
        (PORT d[11] (3136:3136:3136) (3131:3131:3131))
        (PORT d[12] (2887:2887:2887) (2908:2908:2908))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2744:2744:2744))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT d[0] (3477:3477:3477) (3375:3375:3375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6330:6330:6330) (6559:6559:6559))
        (PORT d[1] (2125:2125:2125) (2150:2150:2150))
        (PORT d[2] (2070:2070:2070) (2087:2087:2087))
        (PORT d[3] (2756:2756:2756) (2791:2791:2791))
        (PORT d[4] (2062:2062:2062) (2089:2089:2089))
        (PORT d[5] (6313:6313:6313) (6521:6521:6521))
        (PORT d[6] (1993:1993:1993) (2010:2010:2010))
        (PORT d[7] (2352:2352:2352) (2370:2370:2370))
        (PORT d[8] (3767:3767:3767) (3773:3773:3773))
        (PORT d[9] (1680:1680:1680) (1699:1699:1699))
        (PORT d[10] (1745:1745:1745) (1778:1778:1778))
        (PORT d[11] (4082:4082:4082) (4080:4080:4080))
        (PORT d[12] (2070:2070:2070) (2095:2095:2095))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (PORT ena (2933:2933:2933) (2899:2899:2899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (PORT d[0] (2933:2933:2933) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4273:4273:4273))
        (PORT clk (2559:2559:2559) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3350:3350:3350))
        (PORT d[1] (8139:8139:8139) (8097:8097:8097))
        (PORT d[2] (5285:5285:5285) (5471:5471:5471))
        (PORT d[3] (6665:6665:6665) (6748:6748:6748))
        (PORT d[4] (3260:3260:3260) (3274:3274:3274))
        (PORT d[5] (3183:3183:3183) (3183:3183:3183))
        (PORT d[6] (5298:5298:5298) (5365:5365:5365))
        (PORT d[7] (4758:4758:4758) (5040:5040:5040))
        (PORT d[8] (4912:4912:4912) (5017:5017:5017))
        (PORT d[9] (2995:2995:2995) (3048:3048:3048))
        (PORT d[10] (4456:4456:4456) (4646:4646:4646))
        (PORT d[11] (5437:5437:5437) (5502:5502:5502))
        (PORT d[12] (3540:3540:3540) (3545:3545:3545))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (2848:2848:2848))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (PORT d[0] (3585:3585:3585) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5989:5989:5989) (6226:6226:6226))
        (PORT d[1] (3164:3164:3164) (3192:3192:3192))
        (PORT d[2] (2401:2401:2401) (2408:2408:2408))
        (PORT d[3] (2407:2407:2407) (2432:2432:2432))
        (PORT d[4] (2116:2116:2116) (2146:2146:2146))
        (PORT d[5] (5917:5917:5917) (6125:6125:6125))
        (PORT d[6] (3382:3382:3382) (3455:3455:3455))
        (PORT d[7] (3703:3703:3703) (3707:3707:3707))
        (PORT d[8] (3520:3520:3520) (3540:3540:3540))
        (PORT d[9] (5135:5135:5135) (5394:5394:5394))
        (PORT d[10] (2146:2146:2146) (2181:2181:2181))
        (PORT d[11] (3672:3672:3672) (3672:3672:3672))
        (PORT d[12] (3482:3482:3482) (3497:3497:3497))
        (PORT clk (2503:2503:2503) (2489:2489:2489))
        (PORT ena (2990:2990:2990) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2489:2489:2489))
        (PORT d[0] (2990:2990:2990) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3135:3135:3135))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5606:5606:5606) (5802:5802:5802))
        (PORT d[1] (4519:4519:4519) (4524:4524:4524))
        (PORT d[2] (4586:4586:4586) (4753:4753:4753))
        (PORT d[3] (4533:4533:4533) (4542:4542:4542))
        (PORT d[4] (6074:6074:6074) (6121:6121:6121))
        (PORT d[5] (5477:5477:5477) (5480:5480:5480))
        (PORT d[6] (5979:5979:5979) (6243:6243:6243))
        (PORT d[7] (4525:4525:4525) (4682:4682:4682))
        (PORT d[8] (5202:5202:5202) (5368:5368:5368))
        (PORT d[9] (4635:4635:4635) (4654:4654:4654))
        (PORT d[10] (3073:3073:3073) (3268:3268:3268))
        (PORT d[11] (5238:5238:5238) (5411:5411:5411))
        (PORT d[12] (5987:5987:5987) (6235:6235:6235))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4057:4057:4057) (4096:4096:4096))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT d[0] (4679:4679:4679) (4727:4727:4727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3898:3898:3898) (4184:4184:4184))
        (PORT d[1] (4442:4442:4442) (4587:4587:4587))
        (PORT d[2] (5846:5846:5846) (6149:6149:6149))
        (PORT d[3] (6463:6463:6463) (6736:6736:6736))
        (PORT d[4] (5473:5473:5473) (5565:5565:5565))
        (PORT d[5] (3103:3103:3103) (3311:3311:3311))
        (PORT d[6] (4287:4287:4287) (4462:4462:4462))
        (PORT d[7] (5866:5866:5866) (5871:5871:5871))
        (PORT d[8] (5212:5212:5212) (5252:5252:5252))
        (PORT d[9] (4510:4510:4510) (4855:4855:4855))
        (PORT d[10] (3549:3549:3549) (3787:3787:3787))
        (PORT d[11] (4427:4427:4427) (4499:4499:4499))
        (PORT d[12] (3124:3124:3124) (3322:3322:3322))
        (PORT clk (2481:2481:2481) (2465:2465:2465))
        (PORT ena (5162:5162:5162) (5305:5305:5305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2465:2465:2465))
        (PORT d[0] (5162:5162:5162) (5305:5305:5305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4143:4143:4143) (4211:4211:4211))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3670:3670:3670))
        (PORT d[1] (2787:2787:2787) (2927:2927:2927))
        (PORT d[2] (2285:2285:2285) (2299:2299:2299))
        (PORT d[3] (7393:7393:7393) (7482:7482:7482))
        (PORT d[4] (2183:2183:2183) (2204:2204:2204))
        (PORT d[5] (2859:2859:2859) (2858:2858:2858))
        (PORT d[6] (3155:3155:3155) (3157:3157:3157))
        (PORT d[7] (4790:4790:4790) (5074:5074:5074))
        (PORT d[8] (6361:6361:6361) (6457:6457:6457))
        (PORT d[9] (4045:4045:4045) (4088:4088:4088))
        (PORT d[10] (2093:2093:2093) (2174:2174:2174))
        (PORT d[11] (2262:2262:2262) (2287:2287:2287))
        (PORT d[12] (4244:4244:4244) (4241:4241:4241))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2116:2116:2116))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT d[0] (2766:2766:2766) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1924:1924:1924))
        (PORT d[1] (1737:1737:1737) (1775:1775:1775))
        (PORT d[2] (2433:2433:2433) (2447:2447:2447))
        (PORT d[3] (3489:3489:3489) (3518:3518:3518))
        (PORT d[4] (2785:2785:2785) (2811:2811:2811))
        (PORT d[5] (4419:4419:4419) (4618:4618:4618))
        (PORT d[6] (2092:2092:2092) (2112:2112:2112))
        (PORT d[7] (2011:2011:2011) (2043:2043:2043))
        (PORT d[8] (2418:2418:2418) (2450:2450:2450))
        (PORT d[9] (4312:4312:4312) (4528:4528:4528))
        (PORT d[10] (4744:4744:4744) (4895:4895:4895))
        (PORT d[11] (2956:2956:2956) (2965:2965:2965))
        (PORT d[12] (2396:2396:2396) (2425:2425:2425))
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (PORT ena (2625:2625:2625) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (PORT d[0] (2625:2625:2625) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3570:3570:3570))
        (PORT clk (2471:2471:2471) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (4185:4185:4185))
        (PORT d[1] (3541:3541:3541) (3753:3753:3753))
        (PORT d[2] (3472:3472:3472) (3570:3570:3570))
        (PORT d[3] (6747:6747:6747) (6892:6892:6892))
        (PORT d[4] (4107:4107:4107) (4128:4128:4128))
        (PORT d[5] (4067:4067:4067) (4200:4200:4200))
        (PORT d[6] (4741:4741:4741) (4866:4866:4866))
        (PORT d[7] (3715:3715:3715) (3806:3806:3806))
        (PORT d[8] (8292:8292:8292) (8413:8413:8413))
        (PORT d[9] (4996:4996:4996) (4919:4919:4919))
        (PORT d[10] (3402:3402:3402) (3490:3490:3490))
        (PORT d[11] (4911:4911:4911) (5040:5040:5040))
        (PORT d[12] (4930:4930:4930) (5101:5101:5101))
        (PORT clk (2467:2467:2467) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3438:3438:3438))
        (PORT clk (2467:2467:2467) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2496:2496:2496))
        (PORT d[0] (4106:4106:4106) (4069:4069:4069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2098:2098:2098))
        (PORT d[1] (4520:4520:4520) (4637:4637:4637))
        (PORT d[2] (3882:3882:3882) (3930:3930:3930))
        (PORT d[3] (4673:4673:4673) (4860:4860:4860))
        (PORT d[4] (2874:2874:2874) (2981:2981:2981))
        (PORT d[5] (2237:2237:2237) (2357:2357:2357))
        (PORT d[6] (3516:3516:3516) (3612:3612:3612))
        (PORT d[7] (3447:3447:3447) (3496:3496:3496))
        (PORT d[8] (3116:3116:3116) (3233:3233:3233))
        (PORT d[9] (3445:3445:3445) (3432:3432:3432))
        (PORT d[10] (3797:3797:3797) (3787:3787:3787))
        (PORT d[11] (5632:5632:5632) (5578:5578:5578))
        (PORT d[12] (3901:3901:3901) (4032:4032:4032))
        (PORT clk (2416:2416:2416) (2403:2403:2403))
        (PORT ena (4641:4641:4641) (4691:4691:4691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2403:2403:2403))
        (PORT d[0] (4641:4641:4641) (4691:4691:4691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (4372:4372:4372))
        (PORT clk (2486:2486:2486) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5656:5656:5656) (5899:5899:5899))
        (PORT d[1] (6377:6377:6377) (6323:6323:6323))
        (PORT d[2] (4454:4454:4454) (4571:4571:4571))
        (PORT d[3] (6013:6013:6013) (6129:6129:6129))
        (PORT d[4] (6531:6531:6531) (6655:6655:6655))
        (PORT d[5] (5836:5836:5836) (5783:5783:5783))
        (PORT d[6] (5127:5127:5127) (5322:5322:5322))
        (PORT d[7] (3870:3870:3870) (4051:4051:4051))
        (PORT d[8] (5286:5286:5286) (5457:5457:5457))
        (PORT d[9] (3897:3897:3897) (4020:4020:4020))
        (PORT d[10] (5249:5249:5249) (5304:5304:5304))
        (PORT d[11] (4815:4815:4815) (4945:4945:4945))
        (PORT d[12] (5636:5636:5636) (5879:5879:5879))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4691:4691:4691) (4690:4690:4690))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT d[0] (5313:5313:5313) (5321:5321:5321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2883:2883:2883))
        (PORT d[1] (3990:3990:3990) (4136:4136:4136))
        (PORT d[2] (4888:4888:4888) (4923:4923:4923))
        (PORT d[3] (4696:4696:4696) (4899:4899:4899))
        (PORT d[4] (5002:5002:5002) (5066:5066:5066))
        (PORT d[5] (3307:3307:3307) (3453:3453:3453))
        (PORT d[6] (3923:3923:3923) (4099:4099:4099))
        (PORT d[7] (5009:5009:5009) (4974:4974:4974))
        (PORT d[8] (5369:5369:5369) (5334:5334:5334))
        (PORT d[9] (4857:4857:4857) (4827:4827:4827))
        (PORT d[10] (3908:3908:3908) (4144:4144:4144))
        (PORT d[11] (5719:5719:5719) (5801:5801:5801))
        (PORT d[12] (5449:5449:5449) (5399:5399:5399))
        (PORT clk (2431:2431:2431) (2414:2414:2414))
        (PORT ena (4921:4921:4921) (4959:4959:4959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2414:2414:2414))
        (PORT d[0] (4921:4921:4921) (4959:4959:4959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4057:4057:4057) (4192:4192:4192))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7459:7459:7459) (7679:7679:7679))
        (PORT d[1] (7411:7411:7411) (7356:7356:7356))
        (PORT d[2] (5853:5853:5853) (5964:5964:5964))
        (PORT d[3] (6392:6392:6392) (6489:6489:6489))
        (PORT d[4] (7974:7974:7974) (8078:8078:8078))
        (PORT d[5] (6891:6891:6891) (6838:6838:6838))
        (PORT d[6] (5834:5834:5834) (6028:6028:6028))
        (PORT d[7] (5315:5315:5315) (5477:5477:5477))
        (PORT d[8] (5173:5173:5173) (5261:5261:5261))
        (PORT d[9] (4924:4924:4924) (5050:5050:5050))
        (PORT d[10] (4229:4229:4229) (4289:4289:4289))
        (PORT d[11] (4876:4876:4876) (4984:4984:4984))
        (PORT d[12] (7077:7077:7077) (7317:7317:7317))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4339:4339:4339) (4311:4311:4311))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (4961:4961:4961) (4942:4942:4942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2125:2125:2125))
        (PORT d[1] (5179:5179:5179) (5318:5318:5318))
        (PORT d[2] (5966:5966:5966) (6009:6009:6009))
        (PORT d[3] (5811:5811:5811) (6009:6009:6009))
        (PORT d[4] (4660:4660:4660) (4680:4680:4680))
        (PORT d[5] (2914:2914:2914) (3031:3031:3031))
        (PORT d[6] (4974:4974:4974) (5151:5151:5151))
        (PORT d[7] (6038:6038:6038) (5999:5999:5999))
        (PORT d[8] (7134:7134:7134) (7071:7071:7071))
        (PORT d[9] (3906:3906:3906) (3894:3894:3894))
        (PORT d[10] (4953:4953:4953) (4951:4951:4951))
        (PORT d[11] (5307:5307:5307) (5464:5464:5464))
        (PORT d[12] (6462:6462:6462) (6411:6411:6411))
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (PORT ena (3882:3882:3882) (3894:3894:3894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (PORT d[0] (3882:3882:3882) (3894:3894:3894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4223:4223:4223))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3680:3680:3680))
        (PORT d[1] (3835:3835:3835) (4013:4013:4013))
        (PORT d[2] (4872:4872:4872) (5017:5017:5017))
        (PORT d[3] (7434:7434:7434) (7562:7562:7562))
        (PORT d[4] (3560:3560:3560) (3562:3562:3562))
        (PORT d[5] (3166:3166:3166) (3316:3316:3316))
        (PORT d[6] (3270:3270:3270) (3327:3327:3327))
        (PORT d[7] (5468:5468:5468) (5779:5779:5779))
        (PORT d[8] (7067:7067:7067) (7161:7161:7161))
        (PORT d[9] (3621:3621:3621) (3606:3606:3606))
        (PORT d[10] (3910:3910:3910) (4066:4066:4066))
        (PORT d[11] (6066:6066:6066) (6245:6245:6245))
        (PORT d[12] (4093:4093:4093) (4230:4230:4230))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5356:5356:5356) (5412:5412:5412))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT d[0] (5978:5978:5978) (6043:6043:6043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4520:4520:4520) (4694:4694:4694))
        (PORT d[1] (5212:5212:5212) (5404:5404:5404))
        (PORT d[2] (2345:2345:2345) (2349:2349:2349))
        (PORT d[3] (6160:6160:6160) (6414:6414:6414))
        (PORT d[4] (2537:2537:2537) (2644:2644:2644))
        (PORT d[5] (3665:3665:3665) (3866:3866:3866))
        (PORT d[6] (3590:3590:3590) (3735:3735:3735))
        (PORT d[7] (2478:2478:2478) (2506:2506:2506))
        (PORT d[8] (3100:3100:3100) (3122:3122:3122))
        (PORT d[9] (3587:3587:3587) (3800:3800:3800))
        (PORT d[10] (4057:4057:4057) (4212:4212:4212))
        (PORT d[11] (4651:4651:4651) (4637:4637:4637))
        (PORT d[12] (2369:2369:2369) (2395:2395:2395))
        (PORT clk (2439:2439:2439) (2424:2424:2424))
        (PORT ena (5027:5027:5027) (5077:5077:5077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2424:2424:2424))
        (PORT d[0] (5027:5027:5027) (5077:5077:5077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3765:3765:3765))
        (PORT clk (2522:2522:2522) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4869:4869:4869) (4992:4992:4992))
        (PORT d[1] (4267:4267:4267) (4515:4515:4515))
        (PORT d[2] (3038:3038:3038) (3102:3102:3102))
        (PORT d[3] (7948:7948:7948) (8051:8051:8051))
        (PORT d[4] (9383:9383:9383) (9489:9489:9489))
        (PORT d[5] (3861:3861:3861) (4044:4044:4044))
        (PORT d[6] (3979:3979:3979) (4065:4065:4065))
        (PORT d[7] (3498:3498:3498) (3595:3595:3595))
        (PORT d[8] (6614:6614:6614) (6694:6694:6694))
        (PORT d[9] (4111:4111:4111) (4182:4182:4182))
        (PORT d[10] (2839:2839:2839) (2908:2908:2908))
        (PORT d[11] (4540:4540:4540) (4635:4635:4635))
        (PORT d[12] (8429:8429:8429) (8663:8663:8663))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4617:4617:4617) (4599:4599:4599))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2547:2547:2547))
        (PORT d[0] (5239:5239:5239) (5230:5230:5230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1681:1681:1681))
        (PORT d[1] (3697:3697:3697) (3805:3805:3805))
        (PORT d[2] (3876:3876:3876) (3950:3950:3950))
        (PORT d[3] (3895:3895:3895) (3971:3971:3971))
        (PORT d[4] (2946:2946:2946) (3102:3102:3102))
        (PORT d[5] (1796:1796:1796) (1877:1877:1877))
        (PORT d[6] (2758:2758:2758) (2822:2822:2822))
        (PORT d[7] (4581:4581:4581) (4626:4626:4626))
        (PORT d[8] (2781:2781:2781) (2848:2848:2848))
        (PORT d[9] (2709:2709:2709) (2693:2693:2693))
        (PORT d[10] (3552:3552:3552) (3559:3559:3559))
        (PORT d[11] (6705:6705:6705) (6869:6869:6869))
        (PORT d[12] (3999:3999:3999) (4102:4102:4102))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
        (PORT ena (4621:4621:4621) (4627:4627:4627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2454:2454:2454))
        (PORT d[0] (4621:4621:4621) (4627:4627:4627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3321:3321:3321))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5977:5977:5977) (6183:6183:6183))
        (PORT d[1] (6726:6726:6726) (6688:6688:6688))
        (PORT d[2] (4977:4977:4977) (5165:5165:5165))
        (PORT d[3] (7773:7773:7773) (7866:7866:7866))
        (PORT d[4] (4430:4430:4430) (4433:4433:4433))
        (PORT d[5] (4152:4152:4152) (4143:4143:4143))
        (PORT d[6] (5935:5935:5935) (6180:6180:6180))
        (PORT d[7] (4305:4305:4305) (4537:4537:4537))
        (PORT d[8] (5831:5831:5831) (5941:5941:5941))
        (PORT d[9] (3757:3757:3757) (3839:3839:3839))
        (PORT d[10] (3006:3006:3006) (3209:3209:3209))
        (PORT d[11] (6881:6881:6881) (6964:6964:6964))
        (PORT d[12] (4165:4165:4165) (4297:4297:4297))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5318:5318:5318) (5382:5382:5382))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT d[0] (5940:5940:5940) (6013:6013:6013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4265:4265:4265) (4514:4514:4514))
        (PORT d[1] (5264:5264:5264) (5338:5338:5338))
        (PORT d[2] (3446:3446:3446) (3453:3453:3453))
        (PORT d[3] (5773:5773:5773) (6012:6012:6012))
        (PORT d[4] (3506:3506:3506) (3525:3525:3525))
        (PORT d[5] (4843:4843:4843) (5052:5052:5052))
        (PORT d[6] (4820:4820:4820) (4921:4921:4921))
        (PORT d[7] (3979:3979:3979) (3985:3985:3985))
        (PORT d[8] (3434:3434:3434) (3445:3445:3445))
        (PORT d[9] (5742:5742:5742) (5998:5998:5998))
        (PORT d[10] (5327:5327:5327) (5580:5580:5580))
        (PORT d[11] (4033:4033:4033) (4038:4038:4038))
        (PORT d[12] (4726:4726:4726) (4715:4715:4715))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (PORT ena (5489:5489:5489) (5595:5595:5595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (PORT d[0] (5489:5489:5489) (5595:5595:5595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3527:3527:3527))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3665:3665:3665))
        (PORT d[1] (3058:3058:3058) (3183:3183:3183))
        (PORT d[2] (2660:2660:2660) (2667:2667:2667))
        (PORT d[3] (7359:7359:7359) (7445:7445:7445))
        (PORT d[4] (3259:3259:3259) (3266:3266:3266))
        (PORT d[5] (2533:2533:2533) (2540:2540:2540))
        (PORT d[6] (6016:6016:6016) (6077:6077:6077))
        (PORT d[7] (4753:4753:4753) (5029:5029:5029))
        (PORT d[8] (6327:6327:6327) (6432:6432:6432))
        (PORT d[9] (3688:3688:3688) (3736:3736:3736))
        (PORT d[10] (2101:2101:2101) (2182:2182:2182))
        (PORT d[11] (3135:3135:3135) (3128:3128:3128))
        (PORT d[12] (3900:3900:3900) (3903:3903:3903))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2176:2176:2176))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT d[0] (2792:2792:2792) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1579:1579:1579))
        (PORT d[1] (1355:1355:1355) (1399:1399:1399))
        (PORT d[2] (2721:2721:2721) (2727:2727:2727))
        (PORT d[3] (3453:3453:3453) (3480:3480:3480))
        (PORT d[4] (2766:2766:2766) (2790:2790:2790))
        (PORT d[5] (1699:1699:1699) (1725:1725:1725))
        (PORT d[6] (1964:1964:1964) (1985:1985:1985))
        (PORT d[7] (2032:2032:2032) (2067:2067:2067))
        (PORT d[8] (2059:2059:2059) (2095:2095:2095))
        (PORT d[9] (4610:4610:4610) (4817:4817:4817))
        (PORT d[10] (1671:1671:1671) (1700:1700:1700))
        (PORT d[11] (2330:2330:2330) (2347:2347:2347))
        (PORT d[12] (2315:2315:2315) (2330:2330:2330))
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (PORT ena (2240:2240:2240) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (PORT d[0] (2240:2240:2240) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3464:3464:3464))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (3684:3684:3684))
        (PORT d[1] (3059:3059:3059) (3171:3171:3171))
        (PORT d[2] (2965:2965:2965) (2959:2959:2959))
        (PORT d[3] (7373:7373:7373) (7452:7452:7452))
        (PORT d[4] (2539:2539:2539) (2546:2546:2546))
        (PORT d[5] (2875:2875:2875) (2876:2876:2876))
        (PORT d[6] (3467:3467:3467) (3454:3454:3454))
        (PORT d[7] (4718:4718:4718) (4994:4994:4994))
        (PORT d[8] (6064:6064:6064) (6169:6169:6169))
        (PORT d[9] (4359:4359:4359) (4401:4401:4401))
        (PORT d[10] (2132:2132:2132) (2217:2217:2217))
        (PORT d[11] (3136:3136:3136) (3129:3129:3129))
        (PORT d[12] (4206:4206:4206) (4199:4199:4199))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4230:4230:4230))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (4800:4800:4800) (4864:4864:4864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1915:1915:1915))
        (PORT d[1] (1722:1722:1722) (1758:1758:1758))
        (PORT d[2] (2406:2406:2406) (2418:2418:2418))
        (PORT d[3] (3486:3486:3486) (3515:3515:3515))
        (PORT d[4] (2756:2756:2756) (2782:2782:2782))
        (PORT d[5] (4446:4446:4446) (4646:4646:4646))
        (PORT d[6] (2096:2096:2096) (2120:2120:2120))
        (PORT d[7] (2025:2025:2025) (2059:2059:2059))
        (PORT d[8] (2405:2405:2405) (2431:2431:2431))
        (PORT d[9] (4282:4282:4282) (4493:4493:4493))
        (PORT d[10] (1709:1709:1709) (1740:1740:1740))
        (PORT d[11] (2607:2607:2607) (2619:2619:2619))
        (PORT d[12] (2440:2440:2440) (2466:2466:2466))
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (PORT ena (2637:2637:2637) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (PORT d[0] (2637:2637:2637) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4213:4213:4213))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3683:3683:3683))
        (PORT d[1] (4167:4167:4167) (4337:4337:4337))
        (PORT d[2] (5206:5206:5206) (5346:5346:5346))
        (PORT d[3] (7750:7750:7750) (7872:7872:7872))
        (PORT d[4] (2826:2826:2826) (2833:2833:2833))
        (PORT d[5] (3258:3258:3258) (3257:3257:3257))
        (PORT d[6] (3933:3933:3933) (3976:3976:3976))
        (PORT d[7] (4723:4723:4723) (5000:5000:5000))
        (PORT d[8] (6737:6737:6737) (6829:6829:6829))
        (PORT d[9] (3645:3645:3645) (3632:3632:3632))
        (PORT d[10] (4256:4256:4256) (4410:4410:4410))
        (PORT d[11] (6087:6087:6087) (6268:6268:6268))
        (PORT d[12] (4111:4111:4111) (4250:4250:4250))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (4700:4700:4700))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (5321:5321:5321) (5331:5331:5331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4864:4864:4864) (5032:5032:5032))
        (PORT d[1] (2069:2069:2069) (2102:2102:2102))
        (PORT d[2] (2048:2048:2048) (2059:2059:2059))
        (PORT d[3] (6528:6528:6528) (6784:6784:6784))
        (PORT d[4] (2492:2492:2492) (2597:2597:2597))
        (PORT d[5] (4103:4103:4103) (4306:4306:4306))
        (PORT d[6] (3227:3227:3227) (3376:3376:3376))
        (PORT d[7] (2711:2711:2711) (2737:2737:2737))
        (PORT d[8] (2767:2767:2767) (2798:2798:2798))
        (PORT d[9] (3905:3905:3905) (4112:4112:4112))
        (PORT d[10] (4439:4439:4439) (4598:4598:4598))
        (PORT d[11] (4934:4934:4934) (4909:4909:4909))
        (PORT d[12] (3243:3243:3243) (3467:3467:3467))
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (PORT ena (5373:5373:5373) (5419:5419:5419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (PORT d[0] (5373:5373:5373) (5419:5419:5419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (4047:4047:4047))
        (PORT clk (2490:2490:2490) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4223:4223:4223))
        (PORT d[1] (3926:3926:3926) (4174:4174:4174))
        (PORT d[2] (3790:3790:3790) (3884:3884:3884))
        (PORT d[3] (7095:7095:7095) (7222:7222:7222))
        (PORT d[4] (4492:4492:4492) (4528:4528:4528))
        (PORT d[5] (4060:4060:4060) (4191:4191:4191))
        (PORT d[6] (4371:4371:4371) (4463:4463:4463))
        (PORT d[7] (4082:4082:4082) (4163:4163:4163))
        (PORT d[8] (7944:7944:7944) (8065:8065:8065))
        (PORT d[9] (4986:4986:4986) (4919:4919:4919))
        (PORT d[10] (2816:2816:2816) (2932:2932:2932))
        (PORT d[11] (4824:4824:4824) (4909:4909:4909))
        (PORT d[12] (4481:4481:4481) (4622:4622:4622))
        (PORT clk (2486:2486:2486) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4426:4426:4426))
        (PORT clk (2486:2486:2486) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (PORT d[0] (5215:5215:5215) (5057:5057:5057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2405:2405:2405))
        (PORT d[1] (4842:4842:4842) (4920:4920:4920))
        (PORT d[2] (3468:3468:3468) (3523:3523:3523))
        (PORT d[3] (4644:4644:4644) (4830:4830:4830))
        (PORT d[4] (2931:2931:2931) (3040:3040:3040))
        (PORT d[5] (2192:2192:2192) (2274:2274:2274))
        (PORT d[6] (3183:3183:3183) (3282:3282:3282))
        (PORT d[7] (3812:3812:3812) (3857:3857:3857))
        (PORT d[8] (3103:3103:3103) (3213:3213:3213))
        (PORT d[9] (3421:3421:3421) (3405:3405:3405))
        (PORT d[10] (3073:3073:3073) (3063:3063:3063))
        (PORT d[11] (5955:5955:5955) (5892:5892:5892))
        (PORT d[12] (3940:3940:3940) (4077:4077:4077))
        (PORT clk (2435:2435:2435) (2422:2422:2422))
        (PORT ena (4702:4702:4702) (4743:4743:4743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2422:2422:2422))
        (PORT d[0] (4702:4702:4702) (4743:4743:4743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (4069:4069:4069))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4862:4862:4862) (4985:4985:4985))
        (PORT d[1] (3951:3951:3951) (4203:4203:4203))
        (PORT d[2] (3355:3355:3355) (3396:3396:3396))
        (PORT d[3] (7879:7879:7879) (7978:7978:7978))
        (PORT d[4] (9377:9377:9377) (9483:9483:9483))
        (PORT d[5] (3840:3840:3840) (4021:4021:4021))
        (PORT d[6] (7249:7249:7249) (7433:7433:7433))
        (PORT d[7] (3448:3448:3448) (3542:3542:3542))
        (PORT d[8] (6605:6605:6605) (6685:6685:6685))
        (PORT d[9] (3743:3743:3743) (3826:3826:3826))
        (PORT d[10] (4484:4484:4484) (4532:4532:4532))
        (PORT d[11] (4167:4167:4167) (4270:4270:4270))
        (PORT d[12] (8126:8126:8126) (8368:8368:8368))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2787:2787:2787))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (PORT d[0] (3444:3444:3444) (3418:3418:3418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1719:1719:1719))
        (PORT d[1] (3657:3657:3657) (3762:3762:3762))
        (PORT d[2] (3541:3541:3541) (3613:3613:3613))
        (PORT d[3] (3530:3530:3530) (3609:3609:3609))
        (PORT d[4] (2952:2952:2952) (3107:3107:3107))
        (PORT d[5] (4125:4125:4125) (4253:4253:4253))
        (PORT d[6] (4153:4153:4153) (4238:4238:4238))
        (PORT d[7] (4918:4918:4918) (4961:4961:4961))
        (PORT d[8] (3475:3475:3475) (3529:3529:3529))
        (PORT d[9] (2680:2680:2680) (2663:2663:2663))
        (PORT d[10] (3489:3489:3489) (3489:3489:3489))
        (PORT d[11] (6696:6696:6696) (6855:6855:6855))
        (PORT d[12] (3698:3698:3698) (3811:3811:3811))
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (PORT ena (4262:4262:4262) (4266:4266:4266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (PORT d[0] (4262:4262:4262) (4266:4266:4266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (4215:4215:4215))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4422:4422:4422) (4492:4492:4492))
        (PORT d[1] (3774:3774:3774) (3937:3937:3937))
        (PORT d[2] (3767:3767:3767) (3914:3914:3914))
        (PORT d[3] (6456:6456:6456) (6611:6611:6611))
        (PORT d[4] (4096:4096:4096) (4081:4081:4081))
        (PORT d[5] (3481:3481:3481) (3617:3617:3617))
        (PORT d[6] (4021:4021:4021) (4106:4106:4106))
        (PORT d[7] (5430:5430:5430) (5743:5743:5743))
        (PORT d[8] (8135:8135:8135) (8228:8228:8228))
        (PORT d[9] (3007:3007:3007) (3002:3002:3002))
        (PORT d[10] (3224:3224:3224) (3383:3383:3383))
        (PORT d[11] (5379:5379:5379) (5564:5564:5564))
        (PORT d[12] (5103:5103:5103) (5252:5252:5252))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3403:3403:3403))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT d[0] (4037:4037:4037) (4034:4034:4034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3938:3938:3938))
        (PORT d[1] (4534:4534:4534) (4727:4727:4727))
        (PORT d[2] (3183:3183:3183) (3202:3202:3202))
        (PORT d[3] (5476:5476:5476) (5730:5730:5730))
        (PORT d[4] (2894:2894:2894) (3021:3021:3021))
        (PORT d[5] (3625:3625:3625) (3810:3810:3810))
        (PORT d[6] (3594:3594:3594) (3732:3732:3732))
        (PORT d[7] (4246:4246:4246) (4379:4379:4379))
        (PORT d[8] (3897:3897:3897) (4047:4047:4047))
        (PORT d[9] (3171:3171:3171) (3376:3376:3376))
        (PORT d[10] (3737:3737:3737) (3889:3889:3889))
        (PORT d[11] (4265:4265:4265) (4242:4242:4242))
        (PORT d[12] (3581:3581:3581) (3805:3805:3805))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
        (PORT ena (4359:4359:4359) (4417:4417:4417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2449:2449:2449))
        (PORT d[0] (4359:4359:4359) (4417:4417:4417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4400:4400:4400) (4535:4535:4535))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4787:4787:4787) (4854:4854:4854))
        (PORT d[1] (3493:3493:3493) (3674:3674:3674))
        (PORT d[2] (4522:4522:4522) (4667:4667:4667))
        (PORT d[3] (7053:7053:7053) (7182:7182:7182))
        (PORT d[4] (4520:4520:4520) (4514:4514:4514))
        (PORT d[5] (3118:3118:3118) (3264:3264:3264))
        (PORT d[6] (4388:4388:4388) (4471:4471:4471))
        (PORT d[7] (5137:5137:5137) (5456:5456:5456))
        (PORT d[8] (7426:7426:7426) (7514:7514:7514))
        (PORT d[9] (3270:3270:3270) (3255:3255:3255))
        (PORT d[10] (3920:3920:3920) (4067:4067:4067))
        (PORT d[11] (5692:5692:5692) (5874:5874:5874))
        (PORT d[12] (5806:5806:5806) (5949:5949:5949))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3301:3301:3301))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (PORT d[0] (4049:4049:4049) (3932:3932:3932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4455:4455:4455) (4620:4620:4620))
        (PORT d[1] (4512:4512:4512) (4706:4706:4706))
        (PORT d[2] (2797:2797:2797) (2811:2811:2811))
        (PORT d[3] (5835:5835:5835) (6076:6076:6076))
        (PORT d[4] (2792:2792:2792) (2866:2866:2866))
        (PORT d[5] (3336:3336:3336) (3538:3538:3538))
        (PORT d[6] (3540:3540:3540) (3681:3681:3681))
        (PORT d[7] (3178:3178:3178) (3196:3196:3196))
        (PORT d[8] (3961:3961:3961) (4122:4122:4122))
        (PORT d[9] (3199:3199:3199) (3409:3409:3409))
        (PORT d[10] (3710:3710:3710) (3868:3868:3868))
        (PORT d[11] (4272:4272:4272) (4257:4257:4257))
        (PORT d[12] (3952:3952:3952) (4166:4166:4166))
        (PORT clk (2432:2432:2432) (2420:2420:2420))
        (PORT ena (4617:4617:4617) (4666:4666:4666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2420:2420:2420))
        (PORT d[0] (4617:4617:4617) (4666:4666:4666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (3856:3856:3856))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3977:3977:3977) (4013:4013:4013))
        (PORT d[1] (3860:3860:3860) (4039:4039:4039))
        (PORT d[2] (4814:4814:4814) (4947:4947:4947))
        (PORT d[3] (7421:7421:7421) (7547:7547:7547))
        (PORT d[4] (3157:3157:3157) (3151:3151:3151))
        (PORT d[5] (3127:3127:3127) (3273:3273:3273))
        (PORT d[6] (4786:4786:4786) (4867:4867:4867))
        (PORT d[7] (5157:5157:5157) (5479:5479:5479))
        (PORT d[8] (7081:7081:7081) (7178:7178:7178))
        (PORT d[9] (3279:3279:3279) (3265:3265:3265))
        (PORT d[10] (3909:3909:3909) (4067:4067:4067))
        (PORT d[11] (5732:5732:5732) (5920:5920:5920))
        (PORT d[12] (5856:5856:5856) (6004:6004:6004))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2468:2468:2468))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (PORT d[0] (3226:3226:3226) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4516:4516:4516) (4684:4684:4684))
        (PORT d[1] (5200:5200:5200) (5391:5391:5391))
        (PORT d[2] (2805:2805:2805) (2818:2818:2818))
        (PORT d[3] (6180:6180:6180) (6435:6435:6435))
        (PORT d[4] (2516:2516:2516) (2623:2623:2623))
        (PORT d[5] (3242:3242:3242) (3392:3392:3392))
        (PORT d[6] (3603:3603:3603) (3749:3749:3749))
        (PORT d[7] (3072:3072:3072) (3095:3095:3095))
        (PORT d[8] (3846:3846:3846) (3980:3980:3980))
        (PORT d[9] (3548:3548:3548) (3756:3756:3756))
        (PORT d[10] (4087:4087:4087) (4246:4246:4246))
        (PORT d[11] (4581:4581:4581) (4560:4560:4560))
        (PORT d[12] (2906:2906:2906) (3140:3140:3140))
        (PORT clk (2432:2432:2432) (2420:2420:2420))
        (PORT ena (5055:5055:5055) (5106:5106:5106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2420:2420:2420))
        (PORT d[0] (5055:5055:5055) (5106:5106:5106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2964:2964:2964))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5542:5542:5542) (5740:5740:5740))
        (PORT d[1] (6323:6323:6323) (6283:6283:6283))
        (PORT d[2] (4929:4929:4929) (5112:5112:5112))
        (PORT d[3] (7426:7426:7426) (7522:7522:7522))
        (PORT d[4] (4818:4818:4818) (4836:4836:4836))
        (PORT d[5] (5119:5119:5119) (5091:5091:5091))
        (PORT d[6] (5594:5594:5594) (5845:5845:5845))
        (PORT d[7] (5442:5442:5442) (5543:5543:5543))
        (PORT d[8] (5450:5450:5450) (5565:5565:5565))
        (PORT d[9] (3409:3409:3409) (3493:3493:3493))
        (PORT d[10] (7718:7718:7718) (7673:7673:7673))
        (PORT d[11] (6500:6500:6500) (6586:6586:6586))
        (PORT d[12] (7004:7004:7004) (7282:7282:7282))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4050:4050:4050) (4144:4144:4144))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT d[0] (4700:4700:4700) (4801:4801:4801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3940:3940:3940) (4193:4193:4193))
        (PORT d[1] (4917:4917:4917) (4990:4990:4990))
        (PORT d[2] (3787:3787:3787) (3791:3791:3791))
        (PORT d[3] (5727:5727:5727) (5959:5959:5959))
        (PORT d[4] (5127:5127:5127) (5239:5239:5239))
        (PORT d[5] (4420:4420:4420) (4620:4620:4620))
        (PORT d[6] (4851:4851:4851) (4952:4952:4952))
        (PORT d[7] (3925:3925:3925) (3924:3924:3924))
        (PORT d[8] (4878:4878:4878) (4882:4882:4882))
        (PORT d[9] (5378:5378:5378) (5642:5642:5642))
        (PORT d[10] (4929:4929:4929) (5181:5181:5181))
        (PORT d[11] (3637:3637:3637) (3644:3644:3644))
        (PORT d[12] (4351:4351:4351) (4344:4344:4344))
        (PORT clk (2439:2439:2439) (2424:2424:2424))
        (PORT ena (5128:5128:5128) (5221:5221:5221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2424:2424:2424))
        (PORT d[0] (5128:5128:5128) (5221:5221:5221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3469:3469:3469))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6696:6696:6696) (6896:6896:6896))
        (PORT d[1] (7809:7809:7809) (7762:7762:7762))
        (PORT d[2] (4934:4934:4934) (5135:5135:5135))
        (PORT d[3] (6342:6342:6342) (6427:6427:6427))
        (PORT d[4] (3673:3673:3673) (3689:3689:3689))
        (PORT d[5] (3512:3512:3512) (3510:3510:3510))
        (PORT d[6] (6580:6580:6580) (6819:6819:6819))
        (PORT d[7] (4689:4689:4689) (4916:4916:4916))
        (PORT d[8] (4534:4534:4534) (4641:4641:4641))
        (PORT d[9] (2912:2912:2912) (2953:2953:2953))
        (PORT d[10] (2484:2484:2484) (2593:2593:2593))
        (PORT d[11] (7579:7579:7579) (7654:7654:7654))
        (PORT d[12] (8468:8468:8468) (8722:8722:8722))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3478:3478:3478))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (PORT d[0] (4199:4199:4199) (4104:4104:4104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5331:5331:5331) (5575:5575:5575))
        (PORT d[1] (2802:2802:2802) (2823:2823:2823))
        (PORT d[2] (2750:2750:2750) (2756:2756:2756))
        (PORT d[3] (3070:3070:3070) (3083:3083:3083))
        (PORT d[4] (2791:2791:2791) (2815:2815:2815))
        (PORT d[5] (5585:5585:5585) (5792:5792:5792))
        (PORT d[6] (5877:5877:5877) (5972:5972:5972))
        (PORT d[7] (4978:4978:4978) (4972:4972:4972))
        (PORT d[8] (3117:3117:3117) (3133:3133:3133))
        (PORT d[9] (4444:4444:4444) (4710:4710:4710))
        (PORT d[10] (5989:5989:5989) (6233:6233:6233))
        (PORT d[11] (3315:3315:3315) (3321:3321:3321))
        (PORT d[12] (2741:2741:2741) (2760:2760:2760))
        (PORT clk (2498:2498:2498) (2483:2483:2483))
        (PORT ena (6198:6198:6198) (6306:6306:6306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2483:2483:2483))
        (PORT d[0] (6198:6198:6198) (6306:6306:6306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3869:3869:3869))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4015:4015:4015) (4089:4089:4089))
        (PORT d[1] (3131:3131:3131) (3305:3305:3305))
        (PORT d[2] (4130:4130:4130) (4262:4262:4262))
        (PORT d[3] (6782:6782:6782) (6932:6932:6932))
        (PORT d[4] (4159:4159:4159) (4197:4197:4197))
        (PORT d[5] (3125:3125:3125) (3269:3269:3269))
        (PORT d[6] (4012:4012:4012) (4097:4097:4097))
        (PORT d[7] (5185:5185:5185) (5506:5506:5506))
        (PORT d[8] (7820:7820:7820) (7911:7911:7911))
        (PORT d[9] (2976:2976:2976) (2967:2967:2967))
        (PORT d[10] (3210:3210:3210) (3365:3365:3365))
        (PORT d[11] (5364:5364:5364) (5530:5530:5530))
        (PORT d[12] (5069:5069:5069) (5216:5216:5216))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2876:2876:2876))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT d[0] (3181:3181:3181) (3176:3176:3176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (3964:3964:3964))
        (PORT d[1] (4806:4806:4806) (4990:4990:4990))
        (PORT d[2] (3532:3532:3532) (3540:3540:3540))
        (PORT d[3] (5496:5496:5496) (5751:5751:5751))
        (PORT d[4] (2861:2861:2861) (2986:2986:2986))
        (PORT d[5] (3588:3588:3588) (3769:3769:3769))
        (PORT d[6] (3607:3607:3607) (3746:3746:3746))
        (PORT d[7] (3887:3887:3887) (4025:4025:4025))
        (PORT d[8] (3923:3923:3923) (4068:4068:4068))
        (PORT d[9] (3215:3215:3215) (3424:3424:3424))
        (PORT d[10] (3706:3706:3706) (3864:3864:3864))
        (PORT d[11] (4279:4279:4279) (4257:4257:4257))
        (PORT d[12] (3534:3534:3534) (3746:3746:3746))
        (PORT clk (2468:2468:2468) (2452:2452:2452))
        (PORT ena (4668:4668:4668) (4714:4714:4714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2452:2452:2452))
        (PORT d[0] (4668:4668:4668) (4714:4714:4714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3258:3258:3258) (3359:3359:3359))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5993:5993:5993) (6232:6232:6232))
        (PORT d[1] (6666:6666:6666) (6606:6606:6606))
        (PORT d[2] (4782:4782:4782) (4896:4896:4896))
        (PORT d[3] (6383:6383:6383) (6494:6494:6494))
        (PORT d[4] (6923:6923:6923) (7046:7046:7046))
        (PORT d[5] (6215:6215:6215) (6163:6163:6163))
        (PORT d[6] (5468:5468:5468) (5652:5652:5652))
        (PORT d[7] (4187:4187:4187) (4354:4354:4354))
        (PORT d[8] (5244:5244:5244) (5412:5412:5412))
        (PORT d[9] (4204:4204:4204) (4336:4336:4336))
        (PORT d[10] (5564:5564:5564) (5612:5612:5612))
        (PORT d[11] (5166:5166:5166) (5293:5293:5293))
        (PORT d[12] (6046:6046:6046) (6294:6294:6294))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5055:5055:5055) (5044:5044:5044))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (5668:5668:5668) (5678:5678:5678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2522:2522:2522))
        (PORT d[1] (4389:4389:4389) (4534:4534:4534))
        (PORT d[2] (5230:5230:5230) (5265:5265:5265))
        (PORT d[3] (5272:5272:5272) (5448:5448:5448))
        (PORT d[4] (5098:5098:5098) (5172:5172:5172))
        (PORT d[5] (3340:3340:3340) (3502:3502:3502))
        (PORT d[6] (3947:3947:3947) (4127:4127:4127))
        (PORT d[7] (5356:5356:5356) (5316:5316:5316))
        (PORT d[8] (5777:5777:5777) (5727:5727:5727))
        (PORT d[9] (4912:4912:4912) (4879:4879:4879))
        (PORT d[10] (3921:3921:3921) (4160:4160:4160))
        (PORT d[11] (5737:5737:5737) (5822:5822:5822))
        (PORT d[12] (5789:5789:5789) (5737:5737:5737))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (PORT ena (4654:4654:4654) (4706:4706:4706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (PORT d[0] (4654:4654:4654) (4706:4706:4706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5360:5360:5360) (5303:5303:5303))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7484:7484:7484) (7705:7705:7705))
        (PORT d[1] (7406:7406:7406) (7350:7350:7350))
        (PORT d[2] (5497:5497:5497) (5613:5613:5613))
        (PORT d[3] (6401:6401:6401) (6497:6497:6497))
        (PORT d[4] (7974:7974:7974) (8077:8077:8077))
        (PORT d[5] (6916:6916:6916) (6866:6866:6866))
        (PORT d[6] (5834:5834:5834) (6027:6027:6027))
        (PORT d[7] (4953:4953:4953) (5124:5124:5124))
        (PORT d[8] (4482:4482:4482) (4584:4584:4584))
        (PORT d[9] (4892:4892:4892) (5014:5014:5014))
        (PORT d[10] (6274:6274:6274) (6317:6317:6317))
        (PORT d[11] (4928:4928:4928) (5034:5034:5034))
        (PORT d[12] (6750:6750:6750) (6998:6998:6998))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4636:4636:4636) (4596:4596:4596))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT d[0] (5258:5258:5258) (5227:5227:5227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2391:2391:2391))
        (PORT d[1] (5140:5140:5140) (5290:5290:5290))
        (PORT d[2] (5963:5963:5963) (6001:6001:6001))
        (PORT d[3] (5810:5810:5810) (6008:6008:6008))
        (PORT d[4] (4645:4645:4645) (4676:4676:4676))
        (PORT d[5] (2561:2561:2561) (2687:2687:2687))
        (PORT d[6] (4970:4970:4970) (5147:5147:5147))
        (PORT d[7] (6025:6025:6025) (5983:5983:5983))
        (PORT d[8] (6807:6807:6807) (6748:6748:6748))
        (PORT d[9] (4242:4242:4242) (4220:4220:4220))
        (PORT d[10] (4929:4929:4929) (5157:5157:5157))
        (PORT d[11] (6162:6162:6162) (6256:6256:6256))
        (PORT d[12] (6482:6482:6482) (6431:6431:6431))
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (PORT ena (5346:5346:5346) (5392:5392:5392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (PORT d[0] (5346:5346:5346) (5392:5392:5392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (5637:5637:5637))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7844:7844:7844) (8065:8065:8065))
        (PORT d[1] (7770:7770:7770) (7718:7718:7718))
        (PORT d[2] (5837:5837:5837) (5953:5953:5953))
        (PORT d[3] (6777:6777:6777) (6870:6870:6870))
        (PORT d[4] (8319:8319:8319) (8423:8423:8423))
        (PORT d[5] (7266:7266:7266) (7217:7217:7217))
        (PORT d[6] (6175:6175:6175) (6365:6365:6365))
        (PORT d[7] (3052:3052:3052) (3152:3152:3152))
        (PORT d[8] (5491:5491:5491) (5574:5574:5574))
        (PORT d[9] (5233:5233:5233) (5355:5355:5355))
        (PORT d[10] (6620:6620:6620) (6658:6658:6658))
        (PORT d[11] (5201:5201:5201) (5303:5303:5303))
        (PORT d[12] (7093:7093:7093) (7341:7341:7341))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4156:4156:4156))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT d[0] (4810:4810:4810) (4787:4787:4787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2455:2455:2455))
        (PORT d[1] (5517:5517:5517) (5669:5669:5669))
        (PORT d[2] (6299:6299:6299) (6338:6338:6338))
        (PORT d[3] (6187:6187:6187) (6378:6378:6378))
        (PORT d[4] (5005:5005:5005) (5039:5039:5039))
        (PORT d[5] (2997:2997:2997) (3127:3127:3127))
        (PORT d[6] (5310:5310:5310) (5483:5483:5483))
        (PORT d[7] (6376:6376:6376) (6335:6335:6335))
        (PORT d[8] (7156:7156:7156) (7096:7096:7096))
        (PORT d[9] (3852:3852:3852) (3816:3816:3816))
        (PORT d[10] (5636:5636:5636) (5849:5849:5849))
        (PORT d[11] (5629:5629:5629) (5788:5788:5788))
        (PORT d[12] (6814:6814:6814) (6763:6763:6763))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT ena (4540:4540:4540) (4519:4519:4519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (4540:4540:4540) (4519:4519:4519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4449:4449:4449) (4406:4406:4406))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6327:6327:6327) (6530:6530:6530))
        (PORT d[1] (7088:7088:7088) (7052:7052:7052))
        (PORT d[2] (5325:5325:5325) (5507:5507:5507))
        (PORT d[3] (5667:5667:5667) (5758:5758:5758))
        (PORT d[4] (4031:4031:4031) (4047:4047:4047))
        (PORT d[5] (3818:3818:3818) (3814:3814:3814))
        (PORT d[6] (6279:6279:6279) (6524:6524:6524))
        (PORT d[7] (4302:4302:4302) (4535:4535:4535))
        (PORT d[8] (4190:4190:4190) (4299:4299:4299))
        (PORT d[9] (3264:3264:3264) (3302:3302:3302))
        (PORT d[10] (3336:3336:3336) (3520:3520:3520))
        (PORT d[11] (4375:4375:4375) (4444:4444:4444))
        (PORT d[12] (7111:7111:7111) (7390:7390:7390))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3927:3927:3927) (3798:3798:3798))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (PORT d[0] (4549:4549:4549) (4429:4429:4429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4932:4932:4932) (5167:5167:5167))
        (PORT d[1] (5611:5611:5611) (5683:5683:5683))
        (PORT d[2] (3134:3134:3134) (3130:3130:3130))
        (PORT d[3] (6123:6123:6123) (6357:6357:6357))
        (PORT d[4] (5818:5818:5818) (5920:5920:5920))
        (PORT d[5] (5226:5226:5226) (5441:5441:5441))
        (PORT d[6] (5476:5476:5476) (5565:5565:5565))
        (PORT d[7] (4343:4343:4343) (4351:4351:4351))
        (PORT d[8] (3801:3801:3801) (3809:3809:3809))
        (PORT d[9] (4127:4127:4127) (4399:4399:4399))
        (PORT d[10] (5648:5648:5648) (5895:5895:5895))
        (PORT d[11] (4394:4394:4394) (4396:4396:4396))
        (PORT d[12] (3714:3714:3714) (3717:3717:3717))
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (PORT ena (6151:6151:6151) (6245:6245:6245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (PORT d[0] (6151:6151:6151) (6245:6245:6245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5002:5002:5002) (4940:4940:4940))
        (PORT clk (2486:2486:2486) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5994:5994:5994) (6233:6233:6233))
        (PORT d[1] (6711:6711:6711) (6661:6661:6661))
        (PORT d[2] (4788:4788:4788) (4903:4903:4903))
        (PORT d[3] (6383:6383:6383) (6494:6494:6494))
        (PORT d[4] (6959:6959:6959) (7082:7082:7082))
        (PORT d[5] (6190:6190:6190) (6135:6135:6135))
        (PORT d[6] (5134:5134:5134) (5332:5332:5332))
        (PORT d[7] (4180:4180:4180) (4346:4346:4346))
        (PORT d[8] (5257:5257:5257) (5425:5425:5425))
        (PORT d[9] (4181:4181:4181) (4310:4310:4310))
        (PORT d[10] (4910:4910:4910) (4962:4962:4962))
        (PORT d[11] (4141:4141:4141) (4248:4248:4248))
        (PORT d[12] (6358:6358:6358) (6600:6600:6600))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5164:5164:5164) (5158:5158:5158))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT d[0] (5786:5786:5786) (5789:5789:5789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2810:2810:2810))
        (PORT d[1] (4427:4427:4427) (4561:4561:4561))
        (PORT d[2] (5536:5536:5536) (5559:5559:5559))
        (PORT d[3] (5016:5016:5016) (5201:5201:5201))
        (PORT d[4] (5080:5080:5080) (5153:5153:5153))
        (PORT d[5] (3381:3381:3381) (3547:3547:3547))
        (PORT d[6] (3906:3906:3906) (4077:4077:4077))
        (PORT d[7] (5362:5362:5362) (5323:5323:5323))
        (PORT d[8] (5760:5760:5760) (5723:5723:5723))
        (PORT d[9] (4578:4578:4578) (4556:4556:4556))
        (PORT d[10] (4618:4618:4618) (4850:4850:4850))
        (PORT d[11] (5465:5465:5465) (5570:5570:5570))
        (PORT d[12] (5770:5770:5770) (5717:5717:5717))
        (PORT clk (2431:2431:2431) (2414:2414:2414))
        (PORT ena (4284:4284:4284) (4329:4329:4329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2414:2414:2414))
        (PORT d[0] (4284:4284:4284) (4329:4329:4329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (3770:3770:3770))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5633:5633:5633) (5842:5842:5842))
        (PORT d[1] (6297:6297:6297) (6255:6255:6255))
        (PORT d[2] (4620:4620:4620) (4809:4809:4809))
        (PORT d[3] (7425:7425:7425) (7521:7521:7521))
        (PORT d[4] (5168:5168:5168) (5178:5178:5178))
        (PORT d[5] (5118:5118:5118) (5090:5090:5090))
        (PORT d[6] (5555:5555:5555) (5799:5799:5799))
        (PORT d[7] (5408:5408:5408) (5507:5507:5507))
        (PORT d[8] (5481:5481:5481) (5599:5599:5599))
        (PORT d[9] (3402:3402:3402) (3485:3485:3485))
        (PORT d[10] (7743:7743:7743) (7701:7701:7701))
        (PORT d[11] (6116:6116:6116) (6202:6202:6202))
        (PORT d[12] (6414:6414:6414) (6702:6702:6702))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4872:4872:4872) (4763:4763:4763))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT d[0] (5484:5484:5484) (5400:5400:5400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (4148:4148:4148))
        (PORT d[1] (4922:4922:4922) (4999:4999:4999))
        (PORT d[2] (3787:3787:3787) (3792:3792:3792))
        (PORT d[3] (5152:5152:5152) (5414:5414:5414))
        (PORT d[4] (5114:5114:5114) (5225:5225:5225))
        (PORT d[5] (4411:4411:4411) (4611:4611:4611))
        (PORT d[6] (4488:4488:4488) (4593:4593:4593))
        (PORT d[7] (4279:4279:4279) (4271:4271:4271))
        (PORT d[8] (4482:4482:4482) (4486:4486:4486))
        (PORT d[9] (4072:4072:4072) (4341:4341:4341))
        (PORT d[10] (4950:4950:4950) (5202:5202:5202))
        (PORT d[11] (3961:3961:3961) (3955:3955:3955))
        (PORT d[12] (4376:4376:4376) (4370:4370:4370))
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (PORT ena (5116:5116:5116) (5223:5223:5223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (PORT d[0] (5116:5116:5116) (5223:5223:5223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3792:3792:3792) (3748:3748:3748))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5559:5559:5559) (5756:5756:5756))
        (PORT d[1] (5941:5941:5941) (5904:5904:5904))
        (PORT d[2] (4571:4571:4571) (4755:4755:4755))
        (PORT d[3] (7036:7036:7036) (7132:7132:7132))
        (PORT d[4] (5166:5166:5166) (5177:5177:5177))
        (PORT d[5] (4792:4792:4792) (4772:4772:4772))
        (PORT d[6] (5547:5547:5547) (5779:5779:5779))
        (PORT d[7] (5046:5046:5046) (5146:5146:5146))
        (PORT d[8] (5137:5137:5137) (5259:5259:5259))
        (PORT d[9] (3976:3976:3976) (4044:4044:4044))
        (PORT d[10] (6074:6074:6074) (6064:6064:6064))
        (PORT d[11] (6171:6171:6171) (6256:6256:6256))
        (PORT d[12] (6359:6359:6359) (6639:6639:6639))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4320:4320:4320))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (4976:4976:4976) (4951:4951:4951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3805:3805:3805))
        (PORT d[1] (4573:4573:4573) (4648:4648:4648))
        (PORT d[2] (4153:4153:4153) (4154:4154:4154))
        (PORT d[3] (5092:5092:5092) (5347:5347:5347))
        (PORT d[4] (5133:5133:5133) (5243:5243:5243))
        (PORT d[5] (4111:4111:4111) (4315:4315:4315))
        (PORT d[6] (4512:4512:4512) (4610:4610:4610))
        (PORT d[7] (3935:3935:3935) (3933:3933:3933))
        (PORT d[8] (4454:4454:4454) (4455:4455:4455))
        (PORT d[9] (5042:5042:5042) (5309:5309:5309))
        (PORT d[10] (4657:4657:4657) (4913:4913:4913))
        (PORT d[11] (4245:4245:4245) (4239:4239:4239))
        (PORT d[12] (3982:3982:3982) (3985:3985:3985))
        (PORT clk (2453:2453:2453) (2439:2439:2439))
        (PORT ena (5018:5018:5018) (5115:5115:5115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2439:2439:2439))
        (PORT d[0] (5018:5018:5018) (5115:5115:5115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3131:3131:3131))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5575:5575:5575) (5775:5775:5775))
        (PORT d[1] (4913:4913:4913) (4898:4898:4898))
        (PORT d[2] (4237:4237:4237) (4425:4425:4425))
        (PORT d[3] (7027:7027:7027) (7122:7122:7122))
        (PORT d[4] (6325:6325:6325) (6456:6456:6456))
        (PORT d[5] (4791:4791:4791) (4775:4775:4775))
        (PORT d[6] (5945:5945:5945) (6216:6216:6216))
        (PORT d[7] (5038:5038:5038) (5136:5136:5136))
        (PORT d[8] (5154:5154:5154) (5268:5268:5268))
        (PORT d[9] (3050:3050:3050) (3136:3136:3136))
        (PORT d[10] (7393:7393:7393) (7356:7356:7356))
        (PORT d[11] (5801:5801:5801) (5890:5890:5890))
        (PORT d[12] (6049:6049:6049) (6338:6338:6338))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5067:5067:5067) (5103:5103:5103))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT d[0] (5689:5689:5689) (5734:5734:5734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3457:3457:3457))
        (PORT d[1] (4545:4545:4545) (4617:4617:4617))
        (PORT d[2] (4200:4200:4200) (4202:4202:4202))
        (PORT d[3] (5824:5824:5824) (6059:6059:6059))
        (PORT d[4] (5113:5113:5113) (5221:5221:5221))
        (PORT d[5] (4129:4129:4129) (4334:4334:4334))
        (PORT d[6] (4156:4156:4156) (4260:4260:4260))
        (PORT d[7] (3936:3936:3936) (3934:3934:3934))
        (PORT d[8] (4062:4062:4062) (4068:4068:4068))
        (PORT d[9] (5066:5066:5066) (5336:5336:5336))
        (PORT d[10] (4619:4619:4619) (4870:4870:4870))
        (PORT d[11] (4827:4827:4827) (4939:4939:4939))
        (PORT d[12] (4301:4301:4301) (4290:4290:4290))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (PORT ena (4770:4770:4770) (4873:4873:4873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (PORT d[0] (4770:4770:4770) (4873:4873:4873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4009:4009:4009) (3965:3965:3965))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6045:6045:6045) (6278:6278:6278))
        (PORT d[1] (5744:5744:5744) (5700:5700:5700))
        (PORT d[2] (4120:4120:4120) (4236:4236:4236))
        (PORT d[3] (6029:6029:6029) (6148:6148:6148))
        (PORT d[4] (5900:5900:5900) (6037:6037:6037))
        (PORT d[5] (5508:5508:5508) (5452:5452:5452))
        (PORT d[6] (5172:5172:5172) (5367:5367:5367))
        (PORT d[7] (3864:3864:3864) (4044:4044:4044))
        (PORT d[8] (5210:5210:5210) (5387:5387:5387))
        (PORT d[9] (3609:3609:3609) (3741:3741:3741))
        (PORT d[10] (5226:5226:5226) (5276:5276:5276))
        (PORT d[11] (4474:4474:4474) (4610:4610:4610))
        (PORT d[12] (5710:5710:5710) (5957:5957:5957))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (5058:5058:5058))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT d[0] (5748:5748:5748) (5661:5661:5661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2573:2573:2573))
        (PORT d[1] (4274:4274:4274) (4406:4406:4406))
        (PORT d[2] (4830:4830:4830) (4854:4854:4854))
        (PORT d[3] (4945:4945:4945) (5142:5142:5142))
        (PORT d[4] (4724:4724:4724) (4800:4800:4800))
        (PORT d[5] (2691:2691:2691) (2864:2864:2864))
        (PORT d[6] (3572:3572:3572) (3748:3748:3748))
        (PORT d[7] (4666:4666:4666) (4637:4637:4637))
        (PORT d[8] (4787:4787:4787) (4754:4754:4754))
        (PORT d[9] (4895:4895:4895) (4870:4870:4870))
        (PORT d[10] (3897:3897:3897) (4121:4121:4121))
        (PORT d[11] (5117:5117:5117) (5217:5217:5217))
        (PORT d[12] (4750:4750:4750) (4715:4715:4715))
        (PORT clk (2443:2443:2443) (2429:2429:2429))
        (PORT ena (4304:4304:4304) (4347:4347:4347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2429:2429:2429))
        (PORT d[0] (4304:4304:4304) (4347:4347:4347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4125:4125:4125) (4101:4101:4101))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3534:3534:3534) (3528:3528:3528))
        (PORT d[1] (8504:8504:8504) (8462:8462:8462))
        (PORT d[2] (5671:5671:5671) (5871:5871:5871))
        (PORT d[3] (7040:7040:7040) (7123:7123:7123))
        (PORT d[4] (2897:2897:2897) (2904:2904:2904))
        (PORT d[5] (2853:2853:2853) (2851:2851:2851))
        (PORT d[6] (5652:5652:5652) (5720:5720:5720))
        (PORT d[7] (4735:4735:4735) (5016:5016:5016))
        (PORT d[8] (5701:5701:5701) (5808:5808:5808))
        (PORT d[9] (3700:3700:3700) (3748:3748:3748))
        (PORT d[10] (4808:4808:4808) (5000:5000:5000))
        (PORT d[11] (2817:2817:2817) (2818:2818:2818))
        (PORT d[12] (3876:3876:3876) (3876:3876:3876))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2856:2856:2856))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT d[0] (3515:3515:3515) (3487:3487:3487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2502:2502:2502))
        (PORT d[1] (1713:1713:1713) (1737:1737:1737))
        (PORT d[2] (2422:2422:2422) (2433:2433:2433))
        (PORT d[3] (3121:3121:3121) (3154:3154:3154))
        (PORT d[4] (2397:2397:2397) (2425:2425:2425))
        (PORT d[5] (6661:6661:6661) (6867:6867:6867))
        (PORT d[6] (3730:3730:3730) (3796:3796:3796))
        (PORT d[7] (2005:2005:2005) (2035:2035:2035))
        (PORT d[8] (3878:3878:3878) (3896:3896:3896))
        (PORT d[9] (1730:1730:1730) (1753:1753:1753))
        (PORT d[10] (1736:1736:1736) (1768:1768:1768))
        (PORT d[11] (2310:2310:2310) (2328:2328:2328))
        (PORT d[12] (1725:1725:1725) (1756:1756:1756))
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (PORT ena (2623:2623:2623) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (PORT d[0] (2623:2623:2623) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4502:4502:4502))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5021:5021:5021) (5121:5121:5121))
        (PORT d[1] (2606:2606:2606) (2648:2648:2648))
        (PORT d[2] (3831:3831:3831) (3971:3971:3971))
        (PORT d[3] (2900:2900:2900) (2984:2984:2984))
        (PORT d[4] (4608:4608:4608) (4669:4669:4669))
        (PORT d[5] (3434:3434:3434) (3519:3519:3519))
        (PORT d[6] (4001:4001:4001) (4113:4113:4113))
        (PORT d[7] (5537:5537:5537) (5895:5895:5895))
        (PORT d[8] (4053:4053:4053) (4061:4061:4061))
        (PORT d[9] (3354:3354:3354) (3324:3324:3324))
        (PORT d[10] (3556:3556:3556) (3702:3702:3702))
        (PORT d[11] (5597:5597:5597) (5746:5746:5746))
        (PORT d[12] (4946:4946:4946) (5151:5151:5151))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4157:4157:4157))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT d[0] (4753:4753:4753) (4788:4788:4788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (4233:4233:4233))
        (PORT d[1] (5129:5129:5129) (5280:5280:5280))
        (PORT d[2] (4504:4504:4504) (4521:4521:4521))
        (PORT d[3] (5677:5677:5677) (5892:5892:5892))
        (PORT d[4] (2585:2585:2585) (2702:2702:2702))
        (PORT d[5] (3665:3665:3665) (3887:3887:3887))
        (PORT d[6] (4280:4280:4280) (4425:4425:4425))
        (PORT d[7] (3940:3940:3940) (4080:4080:4080))
        (PORT d[8] (4317:4317:4317) (4496:4496:4496))
        (PORT d[9] (3071:3071:3071) (3225:3225:3225))
        (PORT d[10] (4030:4030:4030) (4174:4174:4174))
        (PORT d[11] (5176:5176:5176) (5249:5249:5249))
        (PORT d[12] (3532:3532:3532) (3733:3733:3733))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (PORT ena (5628:5628:5628) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (PORT d[0] (5628:5628:5628) (5705:5705:5705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4419:4419:4419) (4525:4525:4525))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5461:5461:5461) (5550:5550:5550))
        (PORT d[1] (2252:2252:2252) (2295:2295:2295))
        (PORT d[2] (3884:3884:3884) (4020:4020:4020))
        (PORT d[3] (2900:2900:2900) (2986:2986:2986))
        (PORT d[4] (5280:5280:5280) (5337:5337:5337))
        (PORT d[5] (3836:3836:3836) (3923:3923:3923))
        (PORT d[6] (4379:4379:4379) (4488:4488:4488))
        (PORT d[7] (5491:5491:5491) (5842:5842:5842))
        (PORT d[8] (4552:4552:4552) (4563:4563:4563))
        (PORT d[9] (3234:3234:3234) (3181:3181:3181))
        (PORT d[10] (3304:3304:3304) (3468:3468:3468))
        (PORT d[11] (5939:5939:5939) (6086:6086:6086))
        (PORT d[12] (5301:5301:5301) (5505:5505:5505))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2182:2182:2182))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT d[0] (2911:2911:2911) (2813:2813:2813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3529:3529:3529))
        (PORT d[1] (5146:5146:5146) (5321:5321:5321))
        (PORT d[2] (4521:4521:4521) (4538:4538:4538))
        (PORT d[3] (6672:6672:6672) (6874:6874:6874))
        (PORT d[4] (2224:2224:2224) (2346:2346:2346))
        (PORT d[5] (2595:2595:2595) (2751:2751:2751))
        (PORT d[6] (5028:5028:5028) (5172:5172:5172))
        (PORT d[7] (4262:4262:4262) (4397:4397:4397))
        (PORT d[8] (3622:3622:3622) (3784:3784:3784))
        (PORT d[9] (3435:3435:3435) (3585:3585:3585))
        (PORT d[10] (4078:4078:4078) (4235:4235:4235))
        (PORT d[11] (6112:6112:6112) (6151:6151:6151))
        (PORT d[12] (3186:3186:3186) (3399:3399:3399))
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (PORT ena (6029:6029:6029) (6103:6103:6103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (PORT d[0] (6029:6029:6029) (6103:6103:6103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4161:4161:4161) (4266:4266:4266))
        (PORT clk (2472:2472:2472) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4174:4174:4174))
        (PORT d[1] (4090:4090:4090) (4220:4220:4220))
        (PORT d[2] (4647:4647:4647) (4824:4824:4824))
        (PORT d[3] (2801:2801:2801) (2827:2827:2827))
        (PORT d[4] (3633:3633:3633) (3596:3596:3596))
        (PORT d[5] (3382:3382:3382) (3477:3477:3477))
        (PORT d[6] (4754:4754:4754) (4863:4863:4863))
        (PORT d[7] (6502:6502:6502) (6821:6821:6821))
        (PORT d[8] (2045:2045:2045) (2045:2045:2045))
        (PORT d[9] (2651:2651:2651) (2623:2623:2623))
        (PORT d[10] (4123:4123:4123) (4321:4321:4321))
        (PORT d[11] (2049:2049:2049) (2061:2061:2061))
        (PORT d[12] (3783:3783:3783) (3880:3880:3880))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (2671:2671:2671))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2495:2495:2495))
        (PORT d[0] (3383:3383:3383) (3328:3328:3328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4509:4509:4509))
        (PORT d[1] (3352:3352:3352) (3299:3299:3299))
        (PORT d[2] (3034:3034:3034) (2990:2990:2990))
        (PORT d[3] (3277:3277:3277) (3223:3223:3223))
        (PORT d[4] (2238:2238:2238) (2361:2361:2361))
        (PORT d[5] (3526:3526:3526) (3458:3458:3458))
        (PORT d[6] (2660:2660:2660) (2759:2759:2759))
        (PORT d[7] (3358:3358:3358) (3322:3322:3322))
        (PORT d[8] (4344:4344:4344) (4546:4546:4546))
        (PORT d[9] (3280:3280:3280) (3371:3371:3371))
        (PORT d[10] (2567:2567:2567) (2680:2680:2680))
        (PORT d[11] (3641:3641:3641) (3603:3603:3603))
        (PORT d[12] (2070:2070:2070) (2209:2209:2209))
        (PORT clk (2417:2417:2417) (2403:2403:2403))
        (PORT ena (4771:4771:4771) (4857:4857:4857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2403:2403:2403))
        (PORT d[0] (4771:4771:4771) (4857:4857:4857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2538:2538:2538))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5702:5702:5702) (5797:5797:5797))
        (PORT d[1] (5006:5006:5006) (4940:4940:4940))
        (PORT d[2] (5009:5009:5009) (5221:5221:5221))
        (PORT d[3] (6631:6631:6631) (6771:6771:6771))
        (PORT d[4] (5523:5523:5523) (5604:5604:5604))
        (PORT d[5] (6208:6208:6208) (6203:6203:6203))
        (PORT d[6] (5648:5648:5648) (5931:5931:5931))
        (PORT d[7] (4885:4885:4885) (5079:5079:5079))
        (PORT d[8] (4962:4962:4962) (5145:5145:5145))
        (PORT d[9] (4301:4301:4301) (4430:4430:4430))
        (PORT d[10] (2965:2965:2965) (3112:3112:3112))
        (PORT d[11] (5661:5661:5661) (5843:5843:5843))
        (PORT d[12] (5762:5762:5762) (6058:6058:6058))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3513:3513:3513))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT d[0] (4143:4143:4143) (4144:4144:4144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3941:3941:3941) (4221:4221:4221))
        (PORT d[1] (4827:4827:4827) (5006:5006:5006))
        (PORT d[2] (5881:5881:5881) (6150:6150:6150))
        (PORT d[3] (5494:5494:5494) (5784:5784:5784))
        (PORT d[4] (6202:6202:6202) (6347:6347:6347))
        (PORT d[5] (3859:3859:3859) (4107:4107:4107))
        (PORT d[6] (4126:4126:4126) (4367:4367:4367))
        (PORT d[7] (5947:5947:5947) (5995:5995:5995))
        (PORT d[8] (5131:5131:5131) (5101:5101:5101))
        (PORT d[9] (3515:3515:3515) (3685:3685:3685))
        (PORT d[10] (4017:4017:4017) (4267:4267:4267))
        (PORT d[11] (5086:5086:5086) (5141:5141:5141))
        (PORT d[12] (2684:2684:2684) (2825:2825:2825))
        (PORT clk (2440:2440:2440) (2422:2422:2422))
        (PORT ena (5788:5788:5788) (5923:5923:5923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2422:2422:2422))
        (PORT d[0] (5788:5788:5788) (5923:5923:5923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1332:1332:1332))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4766:4766:4766) (4900:4900:4900))
        (PORT d[1] (6332:6332:6332) (6262:6262:6262))
        (PORT d[2] (6558:6558:6558) (6772:6772:6772))
        (PORT d[3] (6853:6853:6853) (7034:7034:7034))
        (PORT d[4] (6094:6094:6094) (6125:6125:6125))
        (PORT d[5] (7344:7344:7344) (7348:7348:7348))
        (PORT d[6] (7059:7059:7059) (7320:7320:7320))
        (PORT d[7] (5013:5013:5013) (5268:5268:5268))
        (PORT d[8] (6297:6297:6297) (6471:6471:6471))
        (PORT d[9] (4630:4630:4630) (4762:4762:4762))
        (PORT d[10] (3719:3719:3719) (3878:3878:3878))
        (PORT d[11] (7056:7056:7056) (7232:7232:7232))
        (PORT d[12] (7098:7098:7098) (7380:7380:7380))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4168:4168:4168) (3977:3977:3977))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT d[0] (4790:4790:4790) (4608:4608:4608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5415:5415:5415) (5691:5691:5691))
        (PORT d[1] (5877:5877:5877) (6061:6061:6061))
        (PORT d[2] (6601:6601:6601) (6899:6899:6899))
        (PORT d[3] (7224:7224:7224) (7508:7508:7508))
        (PORT d[4] (7262:7262:7262) (7409:7409:7409))
        (PORT d[5] (4950:4950:4950) (5193:5193:5193))
        (PORT d[6] (3963:3963:3963) (4152:4152:4152))
        (PORT d[7] (7304:7304:7304) (7344:7344:7344))
        (PORT d[8] (3366:3366:3366) (3339:3339:3339))
        (PORT d[9] (4482:4482:4482) (4646:4646:4646))
        (PORT d[10] (3160:3160:3160) (3368:3368:3368))
        (PORT d[11] (6453:6453:6453) (6490:6490:6490))
        (PORT d[12] (3592:3592:3592) (3760:3760:3760))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (PORT ena (7267:7267:7267) (7404:7404:7404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (PORT d[0] (7267:7267:7267) (7404:7404:7404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4587:4587:4587) (4747:4747:4747))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4645:4645:4645) (4698:4698:4698))
        (PORT d[1] (3405:3405:3405) (3558:3558:3558))
        (PORT d[2] (4111:4111:4111) (4246:4246:4246))
        (PORT d[3] (6776:6776:6776) (6926:6926:6926))
        (PORT d[4] (4490:4490:4490) (4523:4523:4523))
        (PORT d[5] (3112:3112:3112) (3255:3255:3255))
        (PORT d[6] (3724:3724:3724) (3816:3816:3816))
        (PORT d[7] (5167:5167:5167) (5487:5487:5487))
        (PORT d[8] (8049:8049:8049) (8114:8114:8114))
        (PORT d[9] (3296:3296:3296) (3280:3280:3280))
        (PORT d[10] (2901:2901:2901) (3058:3058:3058))
        (PORT d[11] (5059:5059:5059) (5250:5250:5250))
        (PORT d[12] (5054:5054:5054) (5198:5198:5198))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2871:2871:2871))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (3521:3521:3521) (3502:3502:3502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (3954:3954:3954))
        (PORT d[1] (4802:4802:4802) (4987:4987:4987))
        (PORT d[2] (3166:3166:3166) (3186:3186:3186))
        (PORT d[3] (5097:5097:5097) (5354:5354:5354))
        (PORT d[4] (2873:2873:2873) (2998:2998:2998))
        (PORT d[5] (3601:3601:3601) (3784:3784:3784))
        (PORT d[6] (3614:3614:3614) (3753:3753:3753))
        (PORT d[7] (3886:3886:3886) (4024:4024:4024))
        (PORT d[8] (3938:3938:3938) (4088:4088:4088))
        (PORT d[9] (3190:3190:3190) (3396:3396:3396))
        (PORT d[10] (3695:3695:3695) (3852:3852:3852))
        (PORT d[11] (4574:4574:4574) (4552:4552:4552))
        (PORT d[12] (3213:3213:3213) (3430:3430:3430))
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (PORT ena (4341:4341:4341) (4398:4398:4398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (PORT d[0] (4341:4341:4341) (4398:4398:4398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4113:4113:4113))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6030:6030:6030) (6237:6237:6237))
        (PORT d[1] (6700:6700:6700) (6660:6660:6660))
        (PORT d[2] (4976:4976:4976) (5164:5164:5164))
        (PORT d[3] (5917:5917:5917) (5983:5983:5983))
        (PORT d[4] (4821:4821:4821) (4837:4837:4837))
        (PORT d[5] (5488:5488:5488) (5455:5455:5455))
        (PORT d[6] (5897:5897:5897) (6139:6139:6139))
        (PORT d[7] (4286:4286:4286) (4517:4517:4517))
        (PORT d[8] (5862:5862:5862) (5976:5976:5976))
        (PORT d[9] (3774:3774:3774) (3857:3857:3857))
        (PORT d[10] (3589:3589:3589) (3777:3777:3777))
        (PORT d[11] (6510:6510:6510) (6597:6597:6597))
        (PORT d[12] (6765:6765:6765) (7050:7050:7050))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6039:6039:6039) (6042:6042:6042))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (6661:6661:6661) (6673:6673:6673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4497:4497:4497))
        (PORT d[1] (5263:5263:5263) (5334:5334:5334))
        (PORT d[2] (3430:3430:3430) (3436:3436:3436))
        (PORT d[3] (5793:5793:5793) (6033:6033:6033))
        (PORT d[4] (5109:5109:5109) (5221:5221:5221))
        (PORT d[5] (4801:4801:4801) (5006:5006:5006))
        (PORT d[6] (4826:4826:4826) (4926:4926:4926))
        (PORT d[7] (3947:3947:3947) (3949:3949:3949))
        (PORT d[8] (4855:4855:4855) (4855:4855:4855))
        (PORT d[9] (5736:5736:5736) (5991:5991:5991))
        (PORT d[10] (5571:5571:5571) (5820:5820:5820))
        (PORT d[11] (4020:4020:4020) (4020:4020:4020))
        (PORT d[12] (4751:4751:4751) (4741:4741:4741))
        (PORT clk (2453:2453:2453) (2439:2439:2439))
        (PORT ena (5450:5450:5450) (5554:5554:5554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2439:2439:2439))
        (PORT d[0] (5450:5450:5450) (5554:5554:5554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2391:2391:2391))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5959:5959:5959) (6158:6158:6158))
        (PORT d[1] (3554:3554:3554) (3589:3589:3589))
        (PORT d[2] (5008:5008:5008) (5198:5198:5198))
        (PORT d[3] (3488:3488:3488) (3506:3506:3506))
        (PORT d[4] (5427:5427:5427) (5462:5462:5462))
        (PORT d[5] (6138:6138:6138) (6134:6134:6134))
        (PORT d[6] (7386:7386:7386) (7640:7640:7640))
        (PORT d[7] (4950:4950:4950) (5136:5136:5136))
        (PORT d[8] (3302:3302:3302) (3347:3347:3347))
        (PORT d[9] (4747:4747:4747) (4930:4930:4930))
        (PORT d[10] (3081:3081:3081) (3285:3285:3285))
        (PORT d[11] (5590:5590:5590) (5734:5734:5734))
        (PORT d[12] (4067:4067:4067) (4141:4141:4141))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4936:4936:4936) (4894:4894:4894))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (5558:5558:5558) (5525:5525:5525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3808:3808:3808))
        (PORT d[1] (4819:4819:4819) (4974:4974:4974))
        (PORT d[2] (6368:6368:6368) (6526:6526:6526))
        (PORT d[3] (6892:6892:6892) (7194:7194:7194))
        (PORT d[4] (6507:6507:6507) (6604:6604:6604))
        (PORT d[5] (4481:4481:4481) (4668:4668:4668))
        (PORT d[6] (5784:5784:5784) (5966:5966:5966))
        (PORT d[7] (6574:6574:6574) (6575:6575:6575))
        (PORT d[8] (5955:5955:5955) (5995:5995:5995))
        (PORT d[9] (3975:3975:3975) (4181:4181:4181))
        (PORT d[10] (3154:3154:3154) (3358:3358:3358))
        (PORT d[11] (4981:4981:4981) (5006:5006:5006))
        (PORT d[12] (4651:4651:4651) (4833:4833:4833))
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (PORT ena (6569:6569:6569) (6703:6703:6703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (PORT d[0] (6569:6569:6569) (6703:6703:6703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3483:3483:3483))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4430:4430:4430) (4537:4537:4537))
        (PORT d[1] (3728:3728:3728) (3863:3863:3863))
        (PORT d[2] (4666:4666:4666) (4844:4844:4844))
        (PORT d[3] (2769:2769:2769) (2803:2803:2803))
        (PORT d[4] (3636:3636:3636) (3581:3581:3581))
        (PORT d[5] (3382:3382:3382) (3476:3476:3476))
        (PORT d[6] (4741:4741:4741) (4852:4852:4852))
        (PORT d[7] (6501:6501:6501) (6820:6820:6820))
        (PORT d[8] (2374:2374:2374) (2369:2369:2369))
        (PORT d[9] (2652:2652:2652) (2623:2623:2623))
        (PORT d[10] (3780:3780:3780) (3980:3980:3980))
        (PORT d[11] (2384:2384:2384) (2392:2392:2392))
        (PORT d[12] (4088:4088:4088) (4177:4177:4177))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2652:2652:2652))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT d[0] (3436:3436:3436) (3283:3283:3283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4420:4420:4420) (4536:4536:4536))
        (PORT d[1] (3380:3380:3380) (3329:3329:3329))
        (PORT d[2] (3412:3412:3412) (3402:3402:3402))
        (PORT d[3] (3283:3283:3283) (3231:3231:3231))
        (PORT d[4] (2202:2202:2202) (2320:2320:2320))
        (PORT d[5] (3528:3528:3528) (3462:3462:3462))
        (PORT d[6] (2664:2664:2664) (2766:2766:2766))
        (PORT d[7] (3633:3633:3633) (3567:3567:3567))
        (PORT d[8] (4343:4343:4343) (4545:4545:4545))
        (PORT d[9] (3351:3351:3351) (3447:3447:3447))
        (PORT d[10] (2573:2573:2573) (2687:2687:2687))
        (PORT d[11] (3970:3970:3970) (3936:3936:3936))
        (PORT d[12] (2087:2087:2087) (2227:2227:2227))
        (PORT clk (2425:2425:2425) (2412:2412:2412))
        (PORT ena (4786:4786:4786) (4889:4889:4889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2412:2412:2412))
        (PORT d[0] (4786:4786:4786) (4889:4889:4889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1532:1532:1532))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2702:2702:2702))
        (PORT d[1] (2286:2286:2286) (2378:2378:2378))
        (PORT d[2] (1535:1535:1535) (1562:1562:1562))
        (PORT d[3] (1463:1463:1463) (1495:1495:1495))
        (PORT d[4] (1682:1682:1682) (1704:1704:1704))
        (PORT d[5] (3954:3954:3954) (4183:4183:4183))
        (PORT d[6] (3653:3653:3653) (3742:3742:3742))
        (PORT d[7] (1421:1421:1421) (1457:1457:1457))
        (PORT d[8] (1140:1140:1140) (1185:1185:1185))
        (PORT d[9] (3566:3566:3566) (3668:3668:3668))
        (PORT d[10] (1467:1467:1467) (1500:1500:1500))
        (PORT d[11] (1139:1139:1139) (1186:1186:1186))
        (PORT d[12] (1454:1454:1454) (1486:1486:1486))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1321:1321:1321))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (2014:2014:2014) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1250:1250:1250))
        (PORT d[1] (1197:1197:1197) (1216:1216:1216))
        (PORT d[2] (1848:1848:1848) (1873:1873:1873))
        (PORT d[3] (1170:1170:1170) (1201:1201:1201))
        (PORT d[4] (2166:2166:2166) (2176:2176:2176))
        (PORT d[5] (1393:1393:1393) (1408:1408:1408))
        (PORT d[6] (1525:1525:1525) (1540:1540:1540))
        (PORT d[7] (2313:2313:2313) (2363:2363:2363))
        (PORT d[8] (1205:1205:1205) (1246:1246:1246))
        (PORT d[9] (1196:1196:1196) (1233:1233:1233))
        (PORT d[10] (1212:1212:1212) (1256:1256:1256))
        (PORT d[11] (1835:1835:1835) (1840:1840:1840))
        (PORT d[12] (2078:2078:2078) (2090:2090:2090))
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (PORT ena (1752:1752:1752) (1731:1731:1731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (PORT d[0] (1752:1752:1752) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2793:2793:2793))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5470:5470:5470) (5572:5572:5572))
        (PORT d[1] (2968:2968:2968) (3011:3011:3011))
        (PORT d[2] (3830:3830:3830) (3975:3975:3975))
        (PORT d[3] (2864:2864:2864) (2936:2936:2936))
        (PORT d[4] (4948:4948:4948) (5010:5010:5010))
        (PORT d[5] (3765:3765:3765) (3845:3845:3845))
        (PORT d[6] (4634:4634:4634) (4738:4738:4738))
        (PORT d[7] (5466:5466:5466) (5809:5809:5809))
        (PORT d[8] (4194:4194:4194) (4222:4222:4222))
        (PORT d[9] (3008:3008:3008) (2988:2988:2988))
        (PORT d[10] (3303:3303:3303) (3467:3467:3467))
        (PORT d[11] (5989:5989:5989) (6140:6140:6140))
        (PORT d[12] (5300:5300:5300) (5504:5504:5504))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6110:6110:6110) (6199:6199:6199))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT d[0] (6732:6732:6732) (6830:6830:6830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3844:3844:3844))
        (PORT d[1] (5138:5138:5138) (5313:5313:5313))
        (PORT d[2] (4812:4812:4812) (4824:4824:4824))
        (PORT d[3] (6665:6665:6665) (6866:6866:6866))
        (PORT d[4] (2231:2231:2231) (2353:2353:2353))
        (PORT d[5] (2632:2632:2632) (2792:2792:2792))
        (PORT d[6] (5002:5002:5002) (5139:5139:5139))
        (PORT d[7] (4286:4286:4286) (4424:4424:4424))
        (PORT d[8] (4667:4667:4667) (4842:4842:4842))
        (PORT d[9] (3437:3437:3437) (3592:3592:3592))
        (PORT d[10] (4386:4386:4386) (4535:4535:4535))
        (PORT d[11] (5753:5753:5753) (5796:5796:5796))
        (PORT d[12] (3204:3204:3204) (3418:3418:3418))
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (PORT ena (6001:6001:6001) (6074:6074:6074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (PORT d[0] (6001:6001:6001) (6074:6074:6074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3185:3185:3185))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6773:6773:6773) (6859:6859:6859))
        (PORT d[1] (6004:6004:6004) (5941:5941:5941))
        (PORT d[2] (6185:6185:6185) (6394:6394:6394))
        (PORT d[3] (7112:7112:7112) (7291:7291:7291))
        (PORT d[4] (5744:5744:5744) (5780:5780:5780))
        (PORT d[5] (7288:7288:7288) (7282:7282:7282))
        (PORT d[6] (6702:6702:6702) (6968:6968:6968))
        (PORT d[7] (5973:5973:5973) (6163:6163:6163))
        (PORT d[8] (5958:5958:5958) (6136:6136:6136))
        (PORT d[9] (4633:4633:4633) (4768:4768:4768))
        (PORT d[10] (3359:3359:3359) (3519:3519:3519))
        (PORT d[11] (6740:6740:6740) (6923:6923:6923))
        (PORT d[12] (6766:6766:6766) (7054:7054:7054))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5802:5802:5802) (5606:5606:5606))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT d[0] (6424:6424:6424) (6237:6237:6237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5049:5049:5049) (5325:5325:5325))
        (PORT d[1] (5869:5869:5869) (6047:6047:6047))
        (PORT d[2] (6626:6626:6626) (6927:6927:6927))
        (PORT d[3] (6850:6850:6850) (7136:7136:7136))
        (PORT d[4] (7249:7249:7249) (7380:7380:7380))
        (PORT d[5] (4589:4589:4589) (4838:4838:4838))
        (PORT d[6] (5161:5161:5161) (5387:5387:5387))
        (PORT d[7] (6992:6992:6992) (7037:7037:7037))
        (PORT d[8] (3738:3738:3738) (3707:3707:3707))
        (PORT d[9] (3593:3593:3593) (3806:3806:3806))
        (PORT d[10] (4657:4657:4657) (4892:4892:4892))
        (PORT d[11] (6261:6261:6261) (6315:6315:6315))
        (PORT d[12] (3194:3194:3194) (3360:3360:3360))
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (PORT ena (6911:6911:6911) (7048:7048:7048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (PORT d[0] (6911:6911:6911) (7048:7048:7048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1501:1501:1501))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2737:2737:2737))
        (PORT d[1] (1171:1171:1171) (1221:1221:1221))
        (PORT d[2] (1496:1496:1496) (1535:1535:1535))
        (PORT d[3] (1426:1426:1426) (1460:1460:1460))
        (PORT d[4] (1689:1689:1689) (1701:1701:1701))
        (PORT d[5] (2377:2377:2377) (2450:2450:2450))
        (PORT d[6] (1094:1094:1094) (1127:1127:1127))
        (PORT d[7] (1420:1420:1420) (1456:1456:1456))
        (PORT d[8] (1417:1417:1417) (1462:1462:1462))
        (PORT d[9] (3599:3599:3599) (3703:3703:3703))
        (PORT d[10] (1106:1106:1106) (1148:1148:1148))
        (PORT d[11] (1136:1136:1136) (1196:1196:1196))
        (PORT d[12] (1136:1136:1136) (1178:1178:1178))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1366:1366:1366))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT d[0] (2066:2066:2066) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1209:1209:1209))
        (PORT d[1] (1227:1227:1227) (1264:1264:1264))
        (PORT d[2] (1544:1544:1544) (1578:1578:1578))
        (PORT d[3] (1496:1496:1496) (1515:1515:1515))
        (PORT d[4] (2142:2142:2142) (2136:2136:2136))
        (PORT d[5] (2092:2092:2092) (2089:2089:2089))
        (PORT d[6] (3853:3853:3853) (3969:3969:3969))
        (PORT d[7] (1489:1489:1489) (1514:1514:1514))
        (PORT d[8] (1278:1278:1278) (1327:1327:1327))
        (PORT d[9] (1194:1194:1194) (1233:1233:1233))
        (PORT d[10] (1200:1200:1200) (1236:1236:1236))
        (PORT d[11] (1835:1835:1835) (1841:1841:1841))
        (PORT d[12] (1540:1540:1540) (1575:1575:1575))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT ena (2086:2086:2086) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT d[0] (2086:2086:2086) (2054:2054:2054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1849:1849:1849))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6152:6152:6152) (6251:6251:6251))
        (PORT d[1] (1135:1135:1135) (1182:1182:1182))
        (PORT d[2] (2100:2100:2100) (2121:2121:2121))
        (PORT d[3] (3608:3608:3608) (3688:3688:3688))
        (PORT d[4] (1520:1520:1520) (1562:1562:1562))
        (PORT d[5] (2411:2411:2411) (2488:2488:2488))
        (PORT d[6] (1710:1710:1710) (1732:1732:1732))
        (PORT d[7] (1150:1150:1150) (1199:1199:1199))
        (PORT d[8] (1851:1851:1851) (1923:1923:1923))
        (PORT d[9] (1163:1163:1163) (1208:1208:1208))
        (PORT d[10] (1414:1414:1414) (1449:1449:1449))
        (PORT d[11] (1134:1134:1134) (1181:1181:1181))
        (PORT d[12] (1069:1069:1069) (1113:1113:1113))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1684:1684:1684) (1595:1595:1595))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT d[0] (2306:2306:2306) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4467:4467:4467) (4603:4603:4603))
        (PORT d[1] (1597:1597:1597) (1633:1633:1633))
        (PORT d[2] (1577:1577:1577) (1593:1593:1593))
        (PORT d[3] (7334:7334:7334) (7522:7522:7522))
        (PORT d[4] (2860:2860:2860) (2962:2962:2962))
        (PORT d[5] (2005:2005:2005) (1996:1996:1996))
        (PORT d[6] (5739:5739:5739) (5873:5873:5873))
        (PORT d[7] (1593:1593:1593) (1640:1640:1640))
        (PORT d[8] (1646:1646:1646) (1689:1689:1689))
        (PORT d[9] (3790:3790:3790) (3940:3940:3940))
        (PORT d[10] (4758:4758:4758) (4909:4909:4909))
        (PORT d[11] (2500:2500:2500) (2498:2498:2498))
        (PORT d[12] (1835:1835:1835) (1865:1865:1865))
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (PORT ena (2506:2506:2506) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (PORT d[0] (2506:2506:2506) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2720:2720:2720))
        (PORT clk (2557:2557:2557) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6291:6291:6291) (6482:6482:6482))
        (PORT d[1] (3913:3913:3913) (3944:3944:3944))
        (PORT d[2] (5354:5354:5354) (5545:5545:5545))
        (PORT d[3] (3140:3140:3140) (3160:3160:3160))
        (PORT d[4] (5768:5768:5768) (5807:5807:5807))
        (PORT d[5] (2772:2772:2772) (2879:2879:2879))
        (PORT d[6] (7730:7730:7730) (7978:7978:7978))
        (PORT d[7] (5294:5294:5294) (5478:5478:5478))
        (PORT d[8] (2950:2950:2950) (2996:2996:2996))
        (PORT d[9] (3184:3184:3184) (3286:3286:3286))
        (PORT d[10] (3453:3453:3453) (3659:3659:3659))
        (PORT d[11] (5965:5965:5965) (6104:6104:6104))
        (PORT d[12] (3744:3744:3744) (3828:3828:3828))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (2878:2878:2878))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2580:2580:2580))
        (PORT d[0] (3602:3602:3602) (3509:3509:3509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3878:3878:3878))
        (PORT d[1] (5176:5176:5176) (5330:5330:5330))
        (PORT d[2] (6732:6732:6732) (6884:6884:6884))
        (PORT d[3] (7248:7248:7248) (7550:7550:7550))
        (PORT d[4] (6849:6849:6849) (6943:6943:6943))
        (PORT d[5] (4827:4827:4827) (5013:5013:5013))
        (PORT d[6] (5833:5833:5833) (6017:6017:6017))
        (PORT d[7] (2641:2641:2641) (2683:2683:2683))
        (PORT d[8] (6352:6352:6352) (6391:6391:6391))
        (PORT d[9] (3950:3950:3950) (4158:4158:4158))
        (PORT d[10] (3140:3140:3140) (3355:3355:3355))
        (PORT d[11] (5330:5330:5330) (5352:5352:5352))
        (PORT d[12] (5333:5333:5333) (5509:5509:5509))
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (PORT ena (6922:6922:6922) (7056:7056:7056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (PORT d[0] (6922:6922:6922) (7056:7056:7056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1531:1531:1531))
        (PORT clk (2567:2567:2567) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2477:2477:2477))
        (PORT d[1] (2926:2926:2926) (2957:2957:2957))
        (PORT d[2] (5979:5979:5979) (6160:6160:6160))
        (PORT d[3] (2818:2818:2818) (2835:2835:2835))
        (PORT d[4] (6155:6155:6155) (6190:6190:6190))
        (PORT d[5] (2727:2727:2727) (2831:2831:2831))
        (PORT d[6] (2427:2427:2427) (2456:2456:2456))
        (PORT d[7] (6042:6042:6042) (6224:6224:6224))
        (PORT d[8] (2237:2237:2237) (2285:2285:2285))
        (PORT d[9] (3758:3758:3758) (3834:3834:3834))
        (PORT d[10] (3792:3792:3792) (3995:3995:3995))
        (PORT d[11] (6394:6394:6394) (6537:6537:6537))
        (PORT d[12] (3690:3690:3690) (3772:3772:3772))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2389:2389:2389))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (PORT d[0] (3080:3080:3080) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (4212:4212:4212))
        (PORT d[1] (5510:5510:5510) (5661:5661:5661))
        (PORT d[2] (4268:4268:4268) (4420:4420:4420))
        (PORT d[3] (7875:7875:7875) (8160:8160:8160))
        (PORT d[4] (3385:3385:3385) (3562:3562:3562))
        (PORT d[5] (5556:5556:5556) (5738:5738:5738))
        (PORT d[6] (2246:2246:2246) (2263:2263:2263))
        (PORT d[7] (1967:1967:1967) (2022:2022:2022))
        (PORT d[8] (1913:1913:1913) (1960:1960:1960))
        (PORT d[9] (4269:4269:4269) (4479:4479:4479))
        (PORT d[10] (3836:3836:3836) (3924:3924:3924))
        (PORT d[11] (2569:2569:2569) (2568:2568:2568))
        (PORT d[12] (5957:5957:5957) (6120:6120:6120))
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (PORT ena (7268:7268:7268) (7404:7404:7404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (PORT d[0] (7268:7268:7268) (7404:7404:7404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3178:3178:3178))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4649:4649:4649) (4737:4737:4737))
        (PORT d[1] (2563:2563:2563) (2600:2600:2600))
        (PORT d[2] (3832:3832:3832) (3972:3972:3972))
        (PORT d[3] (3207:3207:3207) (3281:3281:3281))
        (PORT d[4] (4822:4822:4822) (4874:4874:4874))
        (PORT d[5] (3069:3069:3069) (3161:3161:3161))
        (PORT d[6] (4037:4037:4037) (4153:4153:4153))
        (PORT d[7] (5886:5886:5886) (6239:6239:6239))
        (PORT d[8] (4095:4095:4095) (4119:4119:4119))
        (PORT d[9] (3354:3354:3354) (3324:3324:3324))
        (PORT d[10] (3286:3286:3286) (3439:3439:3439))
        (PORT d[11] (4981:4981:4981) (5160:5160:5160))
        (PORT d[12] (4969:4969:4969) (5178:5178:5178))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4157:4157:4157))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT d[0] (4753:4753:4753) (4788:4788:4788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3656:3656:3656))
        (PORT d[1] (4792:4792:4792) (4965:4965:4965))
        (PORT d[2] (3810:3810:3810) (3841:3841:3841))
        (PORT d[3] (5350:5350:5350) (5577:5577:5577))
        (PORT d[4] (2586:2586:2586) (2703:2703:2703))
        (PORT d[5] (3361:3361:3361) (3592:3592:3592))
        (PORT d[6] (3674:3674:3674) (3851:3851:3851))
        (PORT d[7] (3895:3895:3895) (4030:4030:4030))
        (PORT d[8] (3977:3977:3977) (4165:4165:4165))
        (PORT d[9] (3416:3416:3416) (3565:3565:3565))
        (PORT d[10] (4000:4000:4000) (4144:4144:4144))
        (PORT d[11] (4485:4485:4485) (4587:4587:4587))
        (PORT d[12] (3207:3207:3207) (3417:3417:3417))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT ena (5065:5065:5065) (5163:5163:5163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT d[0] (5065:5065:5065) (5163:5163:5163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2860:2860:2860))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4553:4553:4553))
        (PORT d[1] (3694:3694:3694) (3827:3827:3827))
        (PORT d[2] (4261:4261:4261) (4439:4439:4439))
        (PORT d[3] (2433:2433:2433) (2471:2471:2471))
        (PORT d[4] (4022:4022:4022) (3972:3972:3972))
        (PORT d[5] (3392:3392:3392) (3487:3487:3487))
        (PORT d[6] (4418:4418:4418) (4534:4534:4534))
        (PORT d[7] (6509:6509:6509) (6830:6830:6830))
        (PORT d[8] (2427:2427:2427) (2428:2428:2428))
        (PORT d[9] (3366:3366:3366) (3318:3318:3318))
        (PORT d[10] (3776:3776:3776) (3979:3979:3979))
        (PORT d[11] (2406:2406:2406) (2416:2416:2416))
        (PORT d[12] (4110:4110:4110) (4202:4202:4202))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3185:3185:3185))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT d[0] (4007:4007:4007) (3816:3816:3816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (4151:4151:4151))
        (PORT d[1] (3666:3666:3666) (3606:3606:3606))
        (PORT d[2] (3777:3777:3777) (3758:3758:3758))
        (PORT d[3] (3595:3595:3595) (3528:3528:3528))
        (PORT d[4] (2237:2237:2237) (2353:2353:2353))
        (PORT d[5] (3535:3535:3535) (3470:3470:3470))
        (PORT d[6] (2611:2611:2611) (2705:2705:2705))
        (PORT d[7] (3998:3998:3998) (3954:3954:3954))
        (PORT d[8] (4381:4381:4381) (4566:4566:4566))
        (PORT d[9] (2543:2543:2543) (2648:2648:2648))
        (PORT d[10] (2875:2875:2875) (2972:2972:2972))
        (PORT d[11] (3971:3971:3971) (3928:3928:3928))
        (PORT d[12] (2109:2109:2109) (2252:2252:2252))
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (PORT ena (5051:5051:5051) (5135:5135:5135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (PORT d[0] (5051:5051:5051) (5135:5135:5135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3807:3807:3807))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4458:4458:4458) (4571:4571:4571))
        (PORT d[1] (4051:4051:4051) (4152:4152:4152))
        (PORT d[2] (1825:1825:1825) (1897:1897:1897))
        (PORT d[3] (2036:2036:2036) (2037:2037:2037))
        (PORT d[4] (2867:2867:2867) (2826:2826:2826))
        (PORT d[5] (3803:3803:3803) (3901:3901:3901))
        (PORT d[6] (5431:5431:5431) (5538:5538:5538))
        (PORT d[7] (2346:2346:2346) (2319:2319:2319))
        (PORT d[8] (1726:1726:1726) (1729:1729:1729))
        (PORT d[9] (2187:2187:2187) (2151:2151:2151))
        (PORT d[10] (4461:4461:4461) (4654:4654:4654))
        (PORT d[11] (2357:2357:2357) (2352:2352:2352))
        (PORT d[12] (4447:4447:4447) (4516:4516:4516))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1741:1741:1741))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT d[0] (2493:2493:2493) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4844:4844:4844))
        (PORT d[1] (2684:2684:2684) (2636:2636:2636))
        (PORT d[2] (2672:2672:2672) (2633:2633:2633))
        (PORT d[3] (2575:2575:2575) (2523:2523:2523))
        (PORT d[4] (2576:2576:2576) (2521:2521:2521))
        (PORT d[5] (3430:3430:3430) (3333:3333:3333))
        (PORT d[6] (3428:3428:3428) (3523:3523:3523))
        (PORT d[7] (2664:2664:2664) (2633:2633:2633))
        (PORT d[8] (4458:4458:4458) (4699:4699:4699))
        (PORT d[9] (3928:3928:3928) (4016:4016:4016))
        (PORT d[10] (3584:3584:3584) (3682:3682:3682))
        (PORT d[11] (3268:3268:3268) (3230:3230:3230))
        (PORT d[12] (2082:2082:2082) (2228:2228:2228))
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (PORT ena (3481:3481:3481) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (PORT d[0] (3481:3481:3481) (3366:3366:3366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2577:2577:2577))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6712:6712:6712) (6795:6795:6795))
        (PORT d[1] (5675:5675:5675) (5620:5620:5620))
        (PORT d[2] (5782:5782:5782) (6002:6002:6002))
        (PORT d[3] (6839:6839:6839) (7022:7022:7022))
        (PORT d[4] (5479:5479:5479) (5513:5513:5513))
        (PORT d[5] (6936:6936:6936) (6931:6931:6931))
        (PORT d[6] (6663:6663:6663) (6923:6923:6923))
        (PORT d[7] (5601:5601:5601) (5794:5794:5794))
        (PORT d[8] (5937:5937:5937) (6110:6110:6110))
        (PORT d[9] (4252:4252:4252) (4387:4387:4387))
        (PORT d[10] (3345:3345:3345) (3500:3500:3500))
        (PORT d[11] (6387:6387:6387) (6569:6569:6569))
        (PORT d[12] (6813:6813:6813) (7101:7101:7101))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3251:3251:3251))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT d[0] (3881:3881:3881) (3882:3882:3882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4967:4967:4967))
        (PORT d[1] (5533:5533:5533) (5710:5710:5710))
        (PORT d[2] (6631:6631:6631) (6931:6931:6931))
        (PORT d[3] (6569:6569:6569) (6859:6859:6859))
        (PORT d[4] (6928:6928:6928) (7070:7070:7070))
        (PORT d[5] (4816:4816:4816) (5035:5035:5035))
        (PORT d[6] (5123:5123:5123) (5347:5347:5347))
        (PORT d[7] (6952:6952:6952) (6993:6993:6993))
        (PORT d[8] (3948:3948:3948) (3901:3901:3901))
        (PORT d[9] (3844:3844:3844) (4011:4011:4011))
        (PORT d[10] (3141:3141:3141) (3347:3347:3347))
        (PORT d[11] (5918:5918:5918) (5984:5984:5984))
        (PORT d[12] (2799:2799:2799) (2958:2958:2958))
        (PORT clk (2470:2470:2470) (2453:2453:2453))
        (PORT ena (7213:7213:7213) (7332:7332:7332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2453:2453:2453))
        (PORT d[0] (7213:7213:7213) (7332:7332:7332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1597:1597:1597))
        (PORT clk (2553:2553:2553) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5513:5513:5513) (5665:5665:5665))
        (PORT d[1] (3433:3433:3433) (3583:3583:3583))
        (PORT d[2] (2560:2560:2560) (2672:2672:2672))
        (PORT d[3] (8152:8152:8152) (8313:8313:8313))
        (PORT d[4] (6788:6788:6788) (6822:6822:6822))
        (PORT d[5] (8061:8061:8061) (8061:8061:8061))
        (PORT d[6] (8370:8370:8370) (8590:8590:8590))
        (PORT d[7] (2356:2356:2356) (2346:2346:2346))
        (PORT d[8] (7004:7004:7004) (7180:7180:7180))
        (PORT d[9] (3529:3529:3529) (3624:3624:3624))
        (PORT d[10] (4466:4466:4466) (4632:4632:4632))
        (PORT d[11] (7810:7810:7810) (7988:7988:7988))
        (PORT d[12] (4507:4507:4507) (4606:4606:4606))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4876:4876:4876) (4683:4683:4683))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT d[0] (5498:5498:5498) (5314:5314:5314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5710:5710:5710) (5987:5987:5987))
        (PORT d[1] (3026:3026:3026) (2968:2968:2968))
        (PORT d[2] (3664:3664:3664) (3610:3610:3610))
        (PORT d[3] (7877:7877:7877) (8143:8143:8143))
        (PORT d[4] (7982:7982:7982) (8125:8125:8125))
        (PORT d[5] (5637:5637:5637) (5884:5884:5884))
        (PORT d[6] (2327:2327:2327) (2401:2401:2401))
        (PORT d[7] (3382:3382:3382) (3346:3346:3346))
        (PORT d[8] (2634:2634:2634) (2603:2603:2603))
        (PORT d[9] (4829:4829:4829) (4994:4994:4994))
        (PORT d[10] (3813:3813:3813) (4021:4021:4021))
        (PORT d[11] (3384:3384:3384) (3395:3395:3395))
        (PORT d[12] (4242:4242:4242) (4399:4399:4399))
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (PORT ena (7966:7966:7966) (8096:8096:8096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (PORT d[0] (7966:7966:7966) (8096:8096:8096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (3498:3498:3498))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5378:5378:5378) (5472:5472:5472))
        (PORT d[1] (2584:2584:2584) (2618:2618:2618))
        (PORT d[2] (3851:3851:3851) (3991:3991:3991))
        (PORT d[3] (3164:3164:3164) (3239:3239:3239))
        (PORT d[4] (5139:5139:5139) (5179:5179:5179))
        (PORT d[5] (3423:3423:3423) (3509:3509:3509))
        (PORT d[6] (3960:3960:3960) (4076:4076:4076))
        (PORT d[7] (5567:5567:5567) (5930:5930:5930))
        (PORT d[8] (4219:4219:4219) (4233:4233:4233))
        (PORT d[9] (3347:3347:3347) (3317:3317:3317))
        (PORT d[10] (2919:2919:2919) (3081:3081:3081))
        (PORT d[11] (5580:5580:5580) (5727:5727:5727))
        (PORT d[12] (4946:4946:4946) (5152:5152:5152))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2646:2646:2646))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT d[0] (3351:3351:3351) (3277:3277:3277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4204:4204:4204) (4258:4258:4258))
        (PORT d[1] (4884:4884:4884) (5057:5057:5057))
        (PORT d[2] (4173:4173:4173) (4190:4190:4190))
        (PORT d[3] (5966:5966:5966) (6169:6169:6169))
        (PORT d[4] (2579:2579:2579) (2695:2695:2695))
        (PORT d[5] (3001:3001:3001) (3156:3156:3156))
        (PORT d[6] (4678:4678:4678) (4823:4823:4823))
        (PORT d[7] (4249:4249:4249) (4367:4367:4367))
        (PORT d[8] (4306:4306:4306) (4486:4486:4486))
        (PORT d[9] (3097:3097:3097) (3249:3249:3249))
        (PORT d[10] (3684:3684:3684) (3837:3837:3837))
        (PORT d[11] (4469:4469:4469) (4574:4574:4574))
        (PORT d[12] (3233:3233:3233) (3451:3451:3451))
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (PORT ena (5710:5710:5710) (5786:5786:5786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (PORT d[0] (5710:5710:5710) (5786:5786:5786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3207:3207:3207))
        (PORT clk (2528:2528:2528) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6719:6719:6719) (6802:6802:6802))
        (PORT d[1] (5998:5998:5998) (5934:5934:5934))
        (PORT d[2] (6212:6212:6212) (6422:6422:6422))
        (PORT d[3] (7123:7123:7123) (7301:7301:7301))
        (PORT d[4] (5458:5458:5458) (5481:5481:5481))
        (PORT d[5] (6968:6968:6968) (6969:6969:6969))
        (PORT d[6] (6701:6701:6701) (6967:6967:6967))
        (PORT d[7] (5935:5935:5935) (6121:6121:6121))
        (PORT d[8] (5938:5938:5938) (6111:6111:6111))
        (PORT d[9] (4259:4259:4259) (4394:4394:4394))
        (PORT d[10] (3353:3353:3353) (3510:3510:3510))
        (PORT d[11] (6694:6694:6694) (6870:6870:6870))
        (PORT d[12] (6782:6782:6782) (7067:7067:7067))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4400:4400:4400) (4319:4319:4319))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2553:2553:2553))
        (PORT d[0] (5022:5022:5022) (4950:4950:4950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5070:5070:5070) (5347:5347:5347))
        (PORT d[1] (5531:5531:5531) (5714:5714:5714))
        (PORT d[2] (6645:6645:6645) (6947:6947:6947))
        (PORT d[3] (6868:6868:6868) (7151:7151:7151))
        (PORT d[4] (6905:6905:6905) (7052:7052:7052))
        (PORT d[5] (4619:4619:4619) (4872:4872:4872))
        (PORT d[6] (3574:3574:3574) (3756:3756:3756))
        (PORT d[7] (6960:6960:6960) (7001:7001:7001))
        (PORT d[8] (3727:3727:3727) (3704:3704:3704))
        (PORT d[9] (4144:4144:4144) (4305:4305:4305))
        (PORT d[10] (3140:3140:3140) (3346:3346:3346))
        (PORT d[11] (6136:6136:6136) (6179:6179:6179))
        (PORT d[12] (3551:3551:3551) (3711:3711:3711))
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (PORT ena (6876:6876:6876) (7010:7010:7010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (PORT d[0] (6876:6876:6876) (7010:7010:7010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2228:2228:2228))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6360:6360:6360) (6567:6567:6567))
        (PORT d[1] (7478:7478:7478) (7436:7436:7436))
        (PORT d[2] (4581:4581:4581) (4785:4785:4785))
        (PORT d[3] (6000:6000:6000) (6088:6088:6088))
        (PORT d[4] (4037:4037:4037) (4052:4052:4052))
        (PORT d[5] (3849:3849:3849) (3842:3842:3842))
        (PORT d[6] (6248:6248:6248) (6491:6491:6491))
        (PORT d[7] (4289:4289:4289) (4520:4520:4520))
        (PORT d[8] (4166:4166:4166) (4272:4272:4272))
        (PORT d[9] (4103:4103:4103) (4181:4181:4181))
        (PORT d[10] (3974:3974:3974) (4135:4135:4135))
        (PORT d[11] (7223:7223:7223) (7304:7304:7304))
        (PORT d[12] (8099:8099:8099) (8360:8360:8360))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4534:4534:4534) (4461:4461:4461))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (5174:5174:5174) (5123:5123:5123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (5187:5187:5187))
        (PORT d[1] (5603:5603:5603) (5668:5668:5668))
        (PORT d[2] (3088:3088:3088) (3094:3094:3094))
        (PORT d[3] (6149:6149:6149) (6384:6384:6384))
        (PORT d[4] (3128:3128:3128) (3149:3149:3149))
        (PORT d[5] (5179:5179:5179) (5386:5386:5386))
        (PORT d[6] (5521:5521:5521) (5617:5617:5617))
        (PORT d[7] (4661:4661:4661) (4659:4659:4659))
        (PORT d[8] (4086:4086:4086) (4086:4086:4086))
        (PORT d[9] (4139:4139:4139) (4407:4407:4407))
        (PORT d[10] (5672:5672:5672) (5924:5924:5924))
        (PORT d[11] (4395:4395:4395) (4397:4397:4397))
        (PORT d[12] (3715:3715:3715) (3717:3717:3717))
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (PORT ena (5838:5838:5838) (5947:5947:5947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (PORT d[0] (5838:5838:5838) (5947:5947:5947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (1953:1953:1953))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5505:5505:5505) (5657:5657:5657))
        (PORT d[1] (6669:6669:6669) (6599:6599:6599))
        (PORT d[2] (6870:6870:6870) (7078:7078:7078))
        (PORT d[3] (7897:7897:7897) (8077:8077:8077))
        (PORT d[4] (6495:6495:6495) (6530:6530:6530))
        (PORT d[5] (8036:8036:8036) (8032:8032:8032))
        (PORT d[6] (7992:7992:7992) (8214:8214:8214))
        (PORT d[7] (5414:5414:5414) (5675:5675:5675))
        (PORT d[8] (6653:6653:6653) (6833:6833:6833))
        (PORT d[9] (4131:4131:4131) (4206:4206:4206))
        (PORT d[10] (4095:4095:4095) (4259:4259:4259))
        (PORT d[11] (7465:7465:7465) (7647:7647:7647))
        (PORT d[12] (4495:4495:4495) (4582:4582:4582))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4168:4168:4168) (3981:3981:3981))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT d[0] (4790:4790:4790) (4612:4612:4612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5738:5738:5738) (6013:6013:6013))
        (PORT d[1] (2997:2997:2997) (2928:2928:2928))
        (PORT d[2] (6648:6648:6648) (6950:6950:6950))
        (PORT d[3] (7569:7569:7569) (7854:7854:7854))
        (PORT d[4] (7972:7972:7972) (8114:8114:8114))
        (PORT d[5] (5251:5251:5251) (5496:5496:5496))
        (PORT d[6] (2662:2662:2662) (2730:2730:2730))
        (PORT d[7] (7676:7676:7676) (7713:7713:7713))
        (PORT d[8] (2977:2977:2977) (2944:2944:2944))
        (PORT d[9] (4789:4789:4789) (4950:4950:4950))
        (PORT d[10] (3806:3806:3806) (4014:4014:4014))
        (PORT d[11] (3727:3727:3727) (3730:3730:3730))
        (PORT d[12] (3935:3935:3935) (4094:4094:4094))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT ena (3874:3874:3874) (3763:3763:3763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT d[0] (3874:3874:3874) (3763:3763:3763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1826:1826:1826))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5629:5629:5629) (5834:5834:5834))
        (PORT d[1] (3211:3211:3211) (3241:3241:3241))
        (PORT d[2] (5010:5010:5010) (5194:5194:5194))
        (PORT d[3] (3491:3491:3491) (3510:3510:3510))
        (PORT d[4] (5397:5397:5397) (5433:5433:5433))
        (PORT d[5] (5827:5827:5827) (5832:5832:5832))
        (PORT d[6] (7379:7379:7379) (7631:7631:7631))
        (PORT d[7] (4914:4914:4914) (5163:5163:5163))
        (PORT d[8] (3307:3307:3307) (3353:3353:3353))
        (PORT d[9] (4361:4361:4361) (4546:4546:4546))
        (PORT d[10] (3104:3104:3104) (3312:3312:3312))
        (PORT d[11] (5239:5239:5239) (5382:5382:5382))
        (PORT d[12] (3743:3743:3743) (3825:3825:3825))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3814:3814:3814) (3693:3693:3693))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT d[0] (4436:4436:4436) (4324:4324:4324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3507:3507:3507))
        (PORT d[1] (4811:4811:4811) (4964:4964:4964))
        (PORT d[2] (4259:4259:4259) (4408:4408:4408))
        (PORT d[3] (6918:6918:6918) (7223:7223:7223))
        (PORT d[4] (6502:6502:6502) (6593:6593:6593))
        (PORT d[5] (4511:4511:4511) (4702:4702:4702))
        (PORT d[6] (5459:5459:5459) (5643:5643:5643))
        (PORT d[7] (6542:6542:6542) (6539:6539:6539))
        (PORT d[8] (6259:6259:6259) (6291:6291:6291))
        (PORT d[9] (3969:3969:3969) (4189:4189:4189))
        (PORT d[10] (4494:4494:4494) (4708:4708:4708))
        (PORT d[11] (4981:4981:4981) (5005:5005:5005))
        (PORT d[12] (4682:4682:4682) (4868:4868:4868))
        (PORT clk (2481:2481:2481) (2465:2465:2465))
        (PORT ena (6910:6910:6910) (7015:7015:7015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2465:2465:2465))
        (PORT d[0] (6910:6910:6910) (7015:7015:7015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2585:2585:2585))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6423:6423:6423) (6514:6514:6514))
        (PORT d[1] (5663:5663:5663) (5603:5603:5603))
        (PORT d[2] (5813:5813:5813) (6028:6028:6028))
        (PORT d[3] (7280:7280:7280) (7410:7410:7410))
        (PORT d[4] (5451:5451:5451) (5485:5485:5485))
        (PORT d[5] (7222:7222:7222) (7220:7220:7220))
        (PORT d[6] (6679:6679:6679) (6942:6942:6942))
        (PORT d[7] (5632:5632:5632) (5828:5828:5828))
        (PORT d[8] (5967:5967:5967) (6146:6146:6146))
        (PORT d[9] (3513:3513:3513) (3649:3649:3649))
        (PORT d[10] (3303:3303:3303) (3456:3456:3456))
        (PORT d[11] (6387:6387:6387) (6569:6569:6569))
        (PORT d[12] (6774:6774:6774) (7060:7060:7060))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4483:4483:4483) (4444:4444:4444))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (PORT d[0] (5105:5105:5105) (5075:5075:5075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4703:4703:4703) (4975:4975:4975))
        (PORT d[1] (5507:5507:5507) (5683:5683:5683))
        (PORT d[2] (6638:6638:6638) (6907:6907:6907))
        (PORT d[3] (6872:6872:6872) (7147:7147:7147))
        (PORT d[4] (6903:6903:6903) (7046:7046:7046))
        (PORT d[5] (4566:4566:4566) (4811:4811:4811))
        (PORT d[6] (4354:4354:4354) (4566:4566:4566))
        (PORT d[7] (6679:6679:6679) (6716:6716:6716))
        (PORT d[8] (3737:3737:3737) (3714:3714:3714))
        (PORT d[9] (3812:3812:3812) (3975:3975:3975))
        (PORT d[10] (4330:4330:4330) (4572:4572:4572))
        (PORT d[11] (5887:5887:5887) (5946:5946:5946))
        (PORT d[12] (2824:2824:2824) (2984:2984:2984))
        (PORT clk (2465:2465:2465) (2448:2448:2448))
        (PORT ena (6546:6546:6546) (6681:6681:6681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2448:2448:2448))
        (PORT d[0] (6546:6546:6546) (6681:6681:6681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2536:2536:2536))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6435:6435:6435) (6524:6524:6524))
        (PORT d[1] (5743:5743:5743) (5676:5676:5676))
        (PORT d[2] (5840:5840:5840) (6057:6057:6057))
        (PORT d[3] (7316:7316:7316) (7442:7442:7442))
        (PORT d[4] (5748:5748:5748) (5771:5771:5771))
        (PORT d[5] (6912:6912:6912) (6904:6904:6904))
        (PORT d[6] (6340:6340:6340) (6607:6607:6607))
        (PORT d[7] (5619:5619:5619) (5812:5812:5812))
        (PORT d[8] (5604:5604:5604) (5779:5779:5779))
        (PORT d[9] (4292:4292:4292) (4426:4426:4426))
        (PORT d[10] (2993:2993:2993) (3151:3151:3151))
        (PORT d[11] (6379:6379:6379) (6560:6560:6560))
        (PORT d[12] (6761:6761:6761) (7046:7046:7046))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5415:5415:5415) (5222:5222:5222))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (6037:6037:6037) (5853:5853:5853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4698:4698:4698) (4972:4972:4972))
        (PORT d[1] (5526:5526:5526) (5703:5703:5703))
        (PORT d[2] (6647:6647:6647) (6903:6903:6903))
        (PORT d[3] (6492:6492:6492) (6775:6775:6775))
        (PORT d[4] (6919:6919:6919) (7060:7060:7060))
        (PORT d[5] (4238:4238:4238) (4487:4487:4487))
        (PORT d[6] (4322:4322:4322) (4530:4530:4530))
        (PORT d[7] (6651:6651:6651) (6697:6697:6697))
        (PORT d[8] (4164:4164:4164) (4146:4146:4146))
        (PORT d[9] (3806:3806:3806) (3968:3968:3968))
        (PORT d[10] (4330:4330:4330) (4571:4571:4571))
        (PORT d[11] (5908:5908:5908) (5972:5972:5972))
        (PORT d[12] (2816:2816:2816) (2975:2975:2975))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (PORT ena (6511:6511:6511) (6644:6644:6644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (PORT d[0] (6511:6511:6511) (6644:6644:6644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2715:2715:2715))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5256:5256:5256) (5458:5458:5458))
        (PORT d[1] (4458:4458:4458) (4462:4462:4462))
        (PORT d[2] (4573:4573:4573) (4738:4738:4738))
        (PORT d[3] (4840:4840:4840) (4837:4837:4837))
        (PORT d[4] (6396:6396:6396) (6429:6429:6429))
        (PORT d[5] (5476:5476:5476) (5480:5480:5480))
        (PORT d[6] (5559:5559:5559) (5797:5797:5797))
        (PORT d[7] (4234:4234:4234) (4427:4427:4427))
        (PORT d[8] (5165:5165:5165) (5330:5330:5330))
        (PORT d[9] (4650:4650:4650) (4671:4671:4671))
        (PORT d[10] (3060:3060:3060) (3256:3256:3256))
        (PORT d[11] (5270:5270:5270) (5398:5398:5398))
        (PORT d[12] (6395:6395:6395) (6639:6639:6639))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4494:4494:4494) (4534:4534:4534))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT d[0] (5116:5116:5116) (5165:5165:5165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4186:4186:4186) (4463:4463:4463))
        (PORT d[1] (4455:4455:4455) (4601:4601:4601))
        (PORT d[2] (4685:4685:4685) (4867:4867:4867))
        (PORT d[3] (5775:5775:5775) (6073:6073:6073))
        (PORT d[4] (5442:5442:5442) (5536:5536:5536))
        (PORT d[5] (3747:3747:3747) (3939:3939:3939))
        (PORT d[6] (4334:4334:4334) (4516:4516:4516))
        (PORT d[7] (5521:5521:5521) (5531:5531:5531))
        (PORT d[8] (5503:5503:5503) (5521:5521:5521))
        (PORT d[9] (4859:4859:4859) (5197:5197:5197))
        (PORT d[10] (3594:3594:3594) (3845:3845:3845))
        (PORT d[11] (5117:5117:5117) (5177:5177:5177))
        (PORT d[12] (2840:2840:2840) (3046:3046:3046))
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (PORT ena (5841:5841:5841) (5969:5969:5969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (PORT d[0] (5841:5841:5841) (5969:5969:5969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3029:3029:3029))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5249:5249:5249) (5451:5451:5451))
        (PORT d[1] (3877:3877:3877) (3897:3897:3897))
        (PORT d[2] (4155:4155:4155) (4319:4319:4319))
        (PORT d[3] (4831:4831:4831) (4815:4815:4815))
        (PORT d[4] (5421:5421:5421) (5494:5494:5494))
        (PORT d[5] (5499:5499:5499) (5507:5507:5507))
        (PORT d[6] (5554:5554:5554) (5792:5792:5792))
        (PORT d[7] (4254:4254:4254) (4448:4448:4448))
        (PORT d[8] (5216:5216:5216) (5398:5398:5398))
        (PORT d[9] (4978:4978:4978) (5002:5002:5002))
        (PORT d[10] (2976:2976:2976) (3172:3172:3172))
        (PORT d[11] (5308:5308:5308) (5484:5484:5484))
        (PORT d[12] (5687:5687:5687) (5950:5950:5950))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5771:5771:5771) (5827:5827:5827))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (6393:6393:6393) (6458:6458:6458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4490:4490:4490))
        (PORT d[1] (4463:4463:4463) (4610:4610:4610))
        (PORT d[2] (5288:5288:5288) (5441:5441:5441))
        (PORT d[3] (5752:5752:5752) (6045:6045:6045))
        (PORT d[4] (5809:5809:5809) (5899:5899:5899))
        (PORT d[5] (3432:3432:3432) (3634:3634:3634))
        (PORT d[6] (4368:4368:4368) (4552:4552:4552))
        (PORT d[7] (5885:5885:5885) (5894:5894:5894))
        (PORT d[8] (5205:5205:5205) (5244:5244:5244))
        (PORT d[9] (4898:4898:4898) (5237:5237:5237))
        (PORT d[10] (3511:3511:3511) (3744:3744:3744))
        (PORT d[11] (5093:5093:5093) (5150:5150:5150))
        (PORT d[12] (3521:3521:3521) (3708:3708:3708))
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (PORT ena (5503:5503:5503) (5646:5646:5646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (PORT d[0] (5503:5503:5503) (5646:5646:5646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3285:3285:3285))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5262:5262:5262) (5464:5464:5464))
        (PORT d[1] (3878:3878:3878) (3903:3903:3903))
        (PORT d[2] (4935:4935:4935) (5090:5090:5090))
        (PORT d[3] (4192:4192:4192) (4204:4204:4204))
        (PORT d[4] (6091:6091:6091) (6138:6138:6138))
        (PORT d[5] (5454:5454:5454) (5454:5454:5454))
        (PORT d[6] (6287:6287:6287) (6545:6545:6545))
        (PORT d[7] (3879:3879:3879) (4065:4065:4065))
        (PORT d[8] (4059:4059:4059) (4108:4108:4108))
        (PORT d[9] (5031:5031:5031) (5053:5053:5053))
        (PORT d[10] (3091:3091:3091) (3290:3290:3290))
        (PORT d[11] (5283:5283:5283) (5457:5457:5457))
        (PORT d[12] (6370:6370:6370) (6614:6614:6614))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (3805:3805:3805))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (4547:4547:4547) (4436:4436:4436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4515:4515:4515))
        (PORT d[1] (4436:4436:4436) (4581:4581:4581))
        (PORT d[2] (5320:5320:5320) (5475:5475:5475))
        (PORT d[3] (6141:6141:6141) (6440:6440:6440))
        (PORT d[4] (5796:5796:5796) (5887:5887:5887))
        (PORT d[5] (3470:3470:3470) (3673:3673:3673))
        (PORT d[6] (4338:4338:4338) (4517:4517:4517))
        (PORT d[7] (5826:5826:5826) (5830:5830:5830))
        (PORT d[8] (5496:5496:5496) (5514:5514:5514))
        (PORT d[9] (4878:4878:4878) (5217:5217:5217))
        (PORT d[10] (3815:3815:3815) (4036:4036:4036))
        (PORT d[11] (5125:5125:5125) (5186:5186:5186))
        (PORT d[12] (3522:3522:3522) (3709:3709:3709))
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (PORT ena (5510:5510:5510) (5654:5654:5654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (PORT d[0] (5510:5510:5510) (5654:5654:5654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2612:2612:2612))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4018:4018:4018) (4089:4089:4089))
        (PORT d[1] (2706:2706:2706) (2822:2822:2822))
        (PORT d[2] (2551:2551:2551) (2661:2661:2661))
        (PORT d[3] (2284:2284:2284) (2270:2270:2270))
        (PORT d[4] (2531:2531:2531) (2488:2488:2488))
        (PORT d[5] (3097:3097:3097) (3204:3204:3204))
        (PORT d[6] (4696:4696:4696) (4798:4798:4798))
        (PORT d[7] (2000:2000:2000) (1989:1989:1989))
        (PORT d[8] (1693:1693:1693) (1689:1689:1689))
        (PORT d[9] (2232:2232:2232) (2205:2205:2205))
        (PORT d[10] (5125:5125:5125) (5285:5285:5285))
        (PORT d[11] (1749:1749:1749) (1766:1766:1766))
        (PORT d[12] (5237:5237:5237) (5334:5334:5334))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3678:3678:3678))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (4359:4359:4359) (4309:4309:4309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (1952:1952:1952))
        (PORT d[1] (1938:1938:1938) (1899:1899:1899))
        (PORT d[2] (2634:2634:2634) (2587:2587:2587))
        (PORT d[3] (3918:3918:3918) (3839:3839:3839))
        (PORT d[4] (2891:2891:2891) (2834:2834:2834))
        (PORT d[5] (3742:3742:3742) (3650:3650:3650))
        (PORT d[6] (1904:1904:1904) (1982:1982:1982))
        (PORT d[7] (2653:2653:2653) (2619:2619:2619))
        (PORT d[8] (1900:1900:1900) (1873:1873:1873))
        (PORT d[9] (3016:3016:3016) (3134:3134:3134))
        (PORT d[10] (4284:4284:4284) (4370:4370:4370))
        (PORT d[11] (3951:3951:3951) (3894:3894:3894))
        (PORT d[12] (1688:1688:1688) (1790:1790:1790))
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (PORT ena (3142:3142:3142) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (PORT d[0] (3142:3142:3142) (3032:3032:3032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3857:3857:3857) (3837:3837:3837))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (4033:4033:4033))
        (PORT d[1] (2782:2782:2782) (2921:2921:2921))
        (PORT d[2] (2657:2657:2657) (2662:2662:2662))
        (PORT d[3] (7722:7722:7722) (7805:7805:7805))
        (PORT d[4] (2516:2516:2516) (2530:2530:2530))
        (PORT d[5] (3241:3241:3241) (3241:3241:3241))
        (PORT d[6] (3502:3502:3502) (3497:3497:3497))
        (PORT d[7] (4716:4716:4716) (4992:4992:4992))
        (PORT d[8] (6720:6720:6720) (6811:6811:6811))
        (PORT d[9] (3995:3995:3995) (3979:3979:3979))
        (PORT d[10] (4589:4589:4589) (4737:4737:4737))
        (PORT d[11] (2653:2653:2653) (2673:2673:2673))
        (PORT d[12] (4095:4095:4095) (4232:4232:4232))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3374:3374:3374))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT d[0] (4008:4008:4008) (4005:4005:4005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5171:5171:5171) (5335:5335:5335))
        (PORT d[1] (2065:2065:2065) (2099:2099:2099))
        (PORT d[2] (2026:2026:2026) (2024:2024:2024))
        (PORT d[3] (6511:6511:6511) (6766:6766:6766))
        (PORT d[4] (2822:2822:2822) (2914:2914:2914))
        (PORT d[5] (4054:4054:4054) (4252:4252:4252))
        (PORT d[6] (2466:2466:2466) (2482:2482:2482))
        (PORT d[7] (2082:2082:2082) (2110:2110:2110))
        (PORT d[8] (2754:2754:2754) (2781:2781:2781))
        (PORT d[9] (3914:3914:3914) (4122:4122:4122))
        (PORT d[10] (4394:4394:4394) (4551:4551:4551))
        (PORT d[11] (4972:4972:4972) (4950:4950:4950))
        (PORT d[12] (2102:2102:2102) (2140:2140:2140))
        (PORT clk (2468:2468:2468) (2452:2452:2452))
        (PORT ena (2962:2962:2962) (2928:2928:2928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2452:2452:2452))
        (PORT d[0] (2962:2962:2962) (2928:2928:2928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3241:3241:3241))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4712:4712:4712) (4781:4781:4781))
        (PORT d[1] (3708:3708:3708) (3815:3815:3815))
        (PORT d[2] (2260:2260:2260) (2374:2374:2374))
        (PORT d[3] (2664:2664:2664) (2645:2645:2645))
        (PORT d[4] (2794:2794:2794) (2740:2740:2740))
        (PORT d[5] (3447:3447:3447) (3551:3551:3551))
        (PORT d[6] (5055:5055:5055) (5152:5152:5152))
        (PORT d[7] (1927:1927:1927) (1899:1899:1899))
        (PORT d[8] (1701:1701:1701) (1698:1698:1698))
        (PORT d[9] (1973:1973:1973) (1946:1946:1946))
        (PORT d[10] (2179:2179:2179) (2254:2254:2254))
        (PORT d[11] (2021:2021:2021) (2022:2022:2022))
        (PORT d[12] (5888:5888:5888) (5971:5971:5971))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (3952:3952:3952))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT d[0] (4761:4761:4761) (4583:4583:4583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5072:5072:5072) (5170:5170:5170))
        (PORT d[1] (2306:2306:2306) (2257:2257:2257))
        (PORT d[2] (2585:2585:2585) (2533:2533:2533))
        (PORT d[3] (3230:3230:3230) (3162:3162:3162))
        (PORT d[4] (2566:2566:2566) (2513:2513:2513))
        (PORT d[5] (3393:3393:3393) (3305:3305:3305))
        (PORT d[6] (3767:3767:3767) (3862:3862:3862))
        (PORT d[7] (2631:2631:2631) (2594:2594:2594))
        (PORT d[8] (2302:2302:2302) (2263:2263:2263))
        (PORT d[9] (1906:1906:1906) (1984:1984:1984))
        (PORT d[10] (3923:3923:3923) (4016:4016:4016))
        (PORT d[11] (3323:3323:3323) (3291:3291:3291))
        (PORT d[12] (2088:2088:2088) (2235:2235:2235))
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (PORT ena (3142:3142:3142) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (PORT d[0] (3142:3142:3142) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (2925:2925:2925))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4427:4427:4427) (4506:4506:4506))
        (PORT d[1] (3385:3385:3385) (3495:3495:3495))
        (PORT d[2] (2880:2880:2880) (2969:2969:2969))
        (PORT d[3] (2644:2644:2644) (2624:2624:2624))
        (PORT d[4] (2530:2530:2530) (2488:2488:2488))
        (PORT d[5] (3098:3098:3098) (3204:3204:3204))
        (PORT d[6] (5016:5016:5016) (5109:5109:5109))
        (PORT d[7] (1676:1676:1676) (1672:1672:1672))
        (PORT d[8] (1723:1723:1723) (1723:1723:1723))
        (PORT d[9] (1970:1970:1970) (1945:1945:1945))
        (PORT d[10] (5158:5158:5158) (5319:5319:5319))
        (PORT d[11] (1749:1749:1749) (1765:1765:1765))
        (PORT d[12] (5601:5601:5601) (5691:5691:5691))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1762:1762:1762))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT d[0] (2518:2518:2518) (2393:2393:2393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5441:5441:5441) (5550:5550:5550))
        (PORT d[1] (2258:2258:2258) (2205:2205:2205))
        (PORT d[2] (2634:2634:2634) (2586:2586:2586))
        (PORT d[3] (3612:3612:3612) (3546:3546:3546))
        (PORT d[4] (2872:2872:2872) (2806:2806:2806))
        (PORT d[5] (3767:3767:3767) (3679:3679:3679))
        (PORT d[6] (3737:3737:3737) (3832:3832:3832))
        (PORT d[7] (2653:2653:2653) (2618:2618:2618))
        (PORT d[8] (2253:2253:2253) (2211:2211:2211))
        (PORT d[9] (2991:2991:2991) (3107:3107:3107))
        (PORT d[10] (4283:4283:4283) (4369:4369:4369))
        (PORT d[11] (3654:3654:3654) (3616:3616:3616))
        (PORT d[12] (1656:1656:1656) (1758:1758:1758))
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (PORT ena (2811:2811:2811) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (PORT d[0] (2811:2811:2811) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2578:2578:2578))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4989:4989:4989) (5104:5104:5104))
        (PORT d[1] (4393:4393:4393) (4345:4345:4345))
        (PORT d[2] (4515:4515:4515) (4714:4714:4714))
        (PORT d[3] (6313:6313:6313) (6462:6462:6462))
        (PORT d[4] (5502:5502:5502) (5577:5577:5577))
        (PORT d[5] (5837:5837:5837) (5830:5830:5830))
        (PORT d[6] (5683:5683:5683) (5968:5968:5968))
        (PORT d[7] (4638:4638:4638) (4844:4844:4844))
        (PORT d[8] (5247:5247:5247) (5414:5414:5414))
        (PORT d[9] (3915:3915:3915) (4051:4051:4051))
        (PORT d[10] (2638:2638:2638) (2799:2799:2799))
        (PORT d[11] (5611:5611:5611) (5780:5780:5780))
        (PORT d[12] (5816:5816:5816) (6117:6117:6117))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3529:3529:3529))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (4152:4152:4152) (4160:4160:4160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3901:3901:3901))
        (PORT d[1] (4498:4498:4498) (4676:4676:4676))
        (PORT d[2] (5493:5493:5493) (5754:5754:5754))
        (PORT d[3] (5788:5788:5788) (6087:6087:6087))
        (PORT d[4] (5789:5789:5789) (5933:5933:5933))
        (PORT d[5] (3528:3528:3528) (3784:3784:3784))
        (PORT d[6] (4118:4118:4118) (4358:4358:4358))
        (PORT d[7] (5557:5557:5557) (5607:5607:5607))
        (PORT d[8] (4843:4843:4843) (4813:4813:4813))
        (PORT d[9] (3524:3524:3524) (3694:3694:3694))
        (PORT d[10] (3635:3635:3635) (3885:3885:3885))
        (PORT d[11] (4455:4455:4455) (4526:4526:4526))
        (PORT d[12] (2421:2421:2421) (2580:2580:2580))
        (PORT clk (2453:2453:2453) (2438:2438:2438))
        (PORT ena (5462:5462:5462) (5598:5598:5598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2438:2438:2438))
        (PORT d[0] (5462:5462:5462) (5598:5598:5598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2515:2515:2515))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5162:5162:5162) (5317:5317:5317))
        (PORT d[1] (6331:6331:6331) (6263:6263:6263))
        (PORT d[2] (6480:6480:6480) (6696:6696:6696))
        (PORT d[3] (7821:7821:7821) (7988:7988:7988))
        (PORT d[4] (6434:6434:6434) (6465:6465:6465))
        (PORT d[5] (7711:7711:7711) (7712:7712:7712))
        (PORT d[6] (7984:7984:7984) (8206:8206:8206))
        (PORT d[7] (5047:5047:5047) (5303:5303:5303))
        (PORT d[8] (6636:6636:6636) (6810:6810:6810))
        (PORT d[9] (4968:4968:4968) (5095:5095:5095))
        (PORT d[10] (4080:4080:4080) (4240:4240:4240))
        (PORT d[11] (7111:7111:7111) (7294:7294:7294))
        (PORT d[12] (4127:4127:4127) (4223:4223:4223))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4521:4521:4521) (4328:4328:4328))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT d[0] (5143:5143:5143) (4959:4959:4959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5375:5375:5375) (5655:5655:5655))
        (PORT d[1] (6223:6223:6223) (6402:6402:6402))
        (PORT d[2] (6640:6640:6640) (6942:6942:6942))
        (PORT d[3] (7570:7570:7570) (7846:7846:7846))
        (PORT d[4] (7626:7626:7626) (7766:7766:7766))
        (PORT d[5] (5316:5316:5316) (5559:5559:5559))
        (PORT d[6] (4350:4350:4350) (4536:4536:4536))
        (PORT d[7] (7636:7636:7636) (7670:7670:7670))
        (PORT d[8] (3032:3032:3032) (3007:3007:3007))
        (PORT d[9] (4504:4504:4504) (4671:4671:4671))
        (PORT d[10] (3470:3470:3470) (3683:3683:3683))
        (PORT d[11] (3728:3728:3728) (3731:3731:3731))
        (PORT d[12] (3525:3525:3525) (3689:3689:3689))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (PORT ena (7627:7627:7627) (7748:7748:7748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (PORT d[0] (7627:7627:7627) (7748:7748:7748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3617:3617:3617))
        (PORT clk (2532:2532:2532) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4755:4755:4755) (4852:4852:4852))
        (PORT d[1] (3403:3403:3403) (3558:3558:3558))
        (PORT d[2] (2160:2160:2160) (2249:2249:2249))
        (PORT d[3] (3072:3072:3072) (2924:2924:2924))
        (PORT d[4] (3592:3592:3592) (3424:3424:3424))
        (PORT d[5] (3046:3046:3046) (3132:3132:3132))
        (PORT d[6] (4286:4286:4286) (4418:4418:4418))
        (PORT d[7] (2584:2584:2584) (2571:2571:2571))
        (PORT d[8] (2929:2929:2929) (2850:2850:2850))
        (PORT d[9] (3070:3070:3070) (2921:2921:2921))
        (PORT d[10] (2430:2430:2430) (2472:2472:2472))
        (PORT d[11] (2914:2914:2914) (2810:2810:2810))
        (PORT d[12] (4361:4361:4361) (4474:4474:4474))
        (PORT clk (2528:2528:2528) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2332:2332:2332))
        (PORT clk (2528:2528:2528) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2563:2563:2563))
        (PORT d[0] (3078:3078:3078) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3109:3109:3109))
        (PORT d[1] (3785:3785:3785) (3616:3616:3616))
        (PORT d[2] (3420:3420:3420) (3356:3356:3356))
        (PORT d[3] (3691:3691:3691) (3602:3602:3602))
        (PORT d[4] (3422:3422:3422) (3362:3362:3362))
        (PORT d[5] (4124:4124:4124) (4384:4384:4384))
        (PORT d[6] (2286:2286:2286) (2385:2385:2385))
        (PORT d[7] (3921:3921:3921) (3824:3824:3824))
        (PORT d[8] (3171:3171:3171) (3134:3134:3134))
        (PORT d[9] (2612:2612:2612) (2710:2710:2710))
        (PORT d[10] (4214:4214:4214) (4471:4471:4471))
        (PORT d[11] (4060:4060:4060) (4122:4122:4122))
        (PORT d[12] (3253:3253:3253) (3224:3224:3224))
        (PORT clk (2476:2476:2476) (2470:2470:2470))
        (PORT ena (4640:4640:4640) (4393:4393:4393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2470:2470:2470))
        (PORT d[0] (4640:4640:4640) (4393:4393:4393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1948:1948:1948))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6381:6381:6381) (6467:6467:6467))
        (PORT d[1] (5717:5717:5717) (5648:5648:5648))
        (PORT d[2] (5804:5804:5804) (6019:6019:6019))
        (PORT d[3] (6970:6970:6970) (7111:7111:7111))
        (PORT d[4] (6184:6184:6184) (6256:6256:6256))
        (PORT d[5] (6596:6596:6596) (6595:6595:6595))
        (PORT d[6] (6339:6339:6339) (6606:6606:6606))
        (PORT d[7] (5254:5254:5254) (5449:5449:5449))
        (PORT d[8] (5603:5603:5603) (5778:5778:5778))
        (PORT d[9] (4238:4238:4238) (4377:4377:4377))
        (PORT d[10] (2987:2987:2987) (3141:3141:3141))
        (PORT d[11] (6333:6333:6333) (6507:6507:6507))
        (PORT d[12] (6467:6467:6467) (6761:6761:6761))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4351:4351:4351) (4269:4269:4269))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (4973:4973:4973) (4900:4900:4900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3511:3511:3511))
        (PORT d[1] (5184:5184:5184) (5367:5367:5367))
        (PORT d[2] (6630:6630:6630) (6898:6898:6898))
        (PORT d[3] (6202:6202:6202) (6489:6489:6489))
        (PORT d[4] (6560:6560:6560) (6707:6707:6707))
        (PORT d[5] (4268:4268:4268) (4521:4521:4521))
        (PORT d[6] (4372:4372:4372) (4584:4584:4584))
        (PORT d[7] (6618:6618:6618) (6662:6662:6662))
        (PORT d[8] (4061:4061:4061) (4032:4032:4032))
        (PORT d[9] (3824:3824:3824) (3988:3988:3988))
        (PORT d[10] (3458:3458:3458) (3659:3659:3659))
        (PORT d[11] (5806:5806:5806) (5853:5853:5853))
        (PORT d[12] (3107:3107:3107) (3258:3258:3258))
        (PORT clk (2453:2453:2453) (2438:2438:2438))
        (PORT ena (6497:6497:6497) (6628:6628:6628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2438:2438:2438))
        (PORT d[0] (6497:6497:6497) (6628:6628:6628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5266:5266:5266) (5381:5381:5381))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8181:8181:8181) (8390:8390:8390))
        (PORT d[1] (7759:7759:7759) (7705:7705:7705))
        (PORT d[2] (5832:5832:5832) (5942:5942:5942))
        (PORT d[3] (6427:6427:6427) (6526:6526:6526))
        (PORT d[4] (7976:7976:7976) (8085:8085:8085))
        (PORT d[5] (6923:6923:6923) (6874:6874:6874))
        (PORT d[6] (6156:6156:6156) (6345:6345:6345))
        (PORT d[7] (5322:5322:5322) (5485:5485:5485))
        (PORT d[8] (5112:5112:5112) (5196:5196:5196))
        (PORT d[9] (4891:4891:4891) (5020:5020:5020))
        (PORT d[10] (6601:6601:6601) (6639:6639:6639))
        (PORT d[11] (5274:5274:5274) (5371:5371:5371))
        (PORT d[12] (7084:7084:7084) (7324:7324:7324))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4665:4665:4665) (4613:4613:4613))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT d[0] (5287:5287:5287) (5244:5244:5244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (3130:3130:3130))
        (PORT d[1] (5504:5504:5504) (5639:5639:5639))
        (PORT d[2] (6606:6606:6606) (6608:6608:6608))
        (PORT d[3] (4279:4279:4279) (4448:4448:4448))
        (PORT d[4] (4984:4984:4984) (5015:5015:5015))
        (PORT d[5] (2930:2930:2930) (3050:3050:3050))
        (PORT d[6] (4977:4977:4977) (5155:5155:5155))
        (PORT d[7] (6046:6046:6046) (6007:6007:6007))
        (PORT d[8] (7116:7116:7116) (7052:7052:7052))
        (PORT d[9] (4209:4209:4209) (4194:4194:4194))
        (PORT d[10] (5254:5254:5254) (5474:5474:5474))
        (PORT d[11] (5576:5576:5576) (5730:5730:5730))
        (PORT d[12] (6463:6463:6463) (6412:6412:6412))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (PORT ena (4176:4176:4176) (4177:4177:4177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (PORT d[0] (4176:4176:4176) (4177:4177:4177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4582:4582:4582))
        (PORT clk (2471:2471:2471) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4116:4116:4116) (4202:4202:4202))
        (PORT d[1] (3574:3574:3574) (3787:3787:3787))
        (PORT d[2] (3421:3421:3421) (3514:3514:3514))
        (PORT d[3] (6698:6698:6698) (6828:6828:6828))
        (PORT d[4] (4141:4141:4141) (4169:4169:4169))
        (PORT d[5] (3116:3116:3116) (3266:3266:3266))
        (PORT d[6] (4728:4728:4728) (4851:4851:4851))
        (PORT d[7] (3662:3662:3662) (3746:3746:3746))
        (PORT d[8] (8614:8614:8614) (8728:8728:8728))
        (PORT d[9] (4319:4319:4319) (4259:4259:4259))
        (PORT d[10] (3143:3143:3143) (3238:3238:3238))
        (PORT d[11] (4917:4917:4917) (5045:5045:5045))
        (PORT d[12] (4920:4920:4920) (5091:5091:5091))
        (PORT clk (2467:2467:2467) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5266:5266:5266) (5284:5284:5284))
        (PORT clk (2467:2467:2467) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2496:2496:2496))
        (PORT d[0] (5888:5888:5888) (5915:5915:5915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2084:2084:2084))
        (PORT d[1] (4842:4842:4842) (4952:4952:4952))
        (PORT d[2] (3888:3888:3888) (3935:3935:3935))
        (PORT d[3] (4617:4617:4617) (4789:4789:4789))
        (PORT d[4] (2530:2530:2530) (2641:2641:2641))
        (PORT d[5] (2243:2243:2243) (2361:2361:2361))
        (PORT d[6] (3164:3164:3164) (3263:3263:3263))
        (PORT d[7] (3831:3831:3831) (3875:3875:3875))
        (PORT d[8] (4061:4061:4061) (4155:4155:4155))
        (PORT d[9] (3750:3750:3750) (3728:3728:3728))
        (PORT d[10] (3742:3742:3742) (3724:3724:3724))
        (PORT d[11] (5339:5339:5339) (5284:5284:5284))
        (PORT d[12] (3270:3270:3270) (3417:3417:3417))
        (PORT clk (2416:2416:2416) (2403:2403:2403))
        (PORT ena (4302:4302:4302) (4357:4357:4357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2403:2403:2403))
        (PORT d[0] (4302:4302:4302) (4357:4357:4357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (4982:4982:4982))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4503:4503:4503) (4622:4622:4622))
        (PORT d[1] (8829:8829:8829) (8777:8777:8777))
        (PORT d[2] (3390:3390:3390) (3449:3449:3449))
        (PORT d[3] (7545:7545:7545) (7647:7647:7647))
        (PORT d[4] (9037:9037:9037) (9148:9148:9148))
        (PORT d[5] (3567:3567:3567) (3759:3759:3759))
        (PORT d[6] (7275:7275:7275) (7459:7459:7459))
        (PORT d[7] (3107:3107:3107) (3211:3211:3211))
        (PORT d[8] (6249:6249:6249) (6335:6335:6335))
        (PORT d[9] (3736:3736:3736) (3818:3818:3818))
        (PORT d[10] (4515:4515:4515) (4567:4567:4567))
        (PORT d[11] (6367:6367:6367) (6457:6457:6457))
        (PORT d[12] (8125:8125:8125) (8367:8367:8367))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4625:4625:4625) (4610:4610:4610))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (5247:5247:5247) (5241:5241:5241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1698:1698:1698))
        (PORT d[1] (4021:4021:4021) (4129:4129:4129))
        (PORT d[2] (4190:4190:4190) (4247:4247:4247))
        (PORT d[3] (4180:4180:4180) (4236:4236:4236))
        (PORT d[4] (2600:2600:2600) (2760:2760:2760))
        (PORT d[5] (4069:4069:4069) (4198:4198:4198))
        (PORT d[6] (2751:2751:2751) (2811:2811:2811))
        (PORT d[7] (4889:4889:4889) (4931:4931:4931))
        (PORT d[8] (2807:2807:2807) (2882:2882:2882))
        (PORT d[9] (2406:2406:2406) (2395:2395:2395))
        (PORT d[10] (3880:3880:3880) (3885:3885:3885))
        (PORT d[11] (6721:6721:6721) (6883:6883:6883))
        (PORT d[12] (3666:3666:3666) (3774:3774:3774))
        (PORT clk (2472:2472:2472) (2461:2461:2461))
        (PORT ena (4261:4261:4261) (4265:4265:4265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2461:2461:2461))
        (PORT d[0] (4261:4261:4261) (4265:4265:4265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4769:4769:4769) (4808:4808:4808))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4382:4382:4382) (4451:4451:4451))
        (PORT d[1] (3143:3143:3143) (3321:3321:3321))
        (PORT d[2] (4461:4461:4461) (4591:4591:4591))
        (PORT d[3] (6742:6742:6742) (6887:6887:6887))
        (PORT d[4] (4508:4508:4508) (4543:4543:4543))
        (PORT d[5] (3519:3519:3519) (3660:3660:3660))
        (PORT d[6] (4034:4034:4034) (4123:4123:4123))
        (PORT d[7] (5131:5131:5131) (5445:5445:5445))
        (PORT d[8] (7802:7802:7802) (7893:7893:7893))
        (PORT d[9] (3253:3253:3253) (3234:3234:3234))
        (PORT d[10] (3542:3542:3542) (3683:3683:3683))
        (PORT d[11] (5362:5362:5362) (5545:5545:5545))
        (PORT d[12] (5078:5078:5078) (5225:5225:5225))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6052:6052:6052) (6140:6140:6140))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (6674:6674:6674) (6771:6771:6771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4110:4110:4110) (4274:4274:4274))
        (PORT d[1] (5152:5152:5152) (5334:5334:5334))
        (PORT d[2] (3142:3142:3142) (3158:3158:3158))
        (PORT d[3] (5477:5477:5477) (5730:5730:5730))
        (PORT d[4] (2922:2922:2922) (3051:3051:3051))
        (PORT d[5] (3316:3316:3316) (3513:3513:3513))
        (PORT d[6] (3836:3836:3836) (3965:3965:3965))
        (PORT d[7] (4253:4253:4253) (4386:4386:4386))
        (PORT d[8] (3918:3918:3918) (4069:4069:4069))
        (PORT d[9] (3182:3182:3182) (3397:3397:3397))
        (PORT d[10] (3337:3337:3337) (3495:3495:3495))
        (PORT d[11] (4957:4957:4957) (4918:4918:4918))
        (PORT d[12] (3617:3617:3617) (3843:3843:3843))
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (PORT ena (4656:4656:4656) (4683:4683:4683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (PORT d[0] (4656:4656:4656) (4683:4683:4683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2444:2444:2444))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5705:5705:5705) (5798:5798:5798))
        (PORT d[1] (4707:4707:4707) (4665:4665:4665))
        (PORT d[2] (5063:5063:5063) (5278:5278:5278))
        (PORT d[3] (6892:6892:6892) (7008:7008:7008))
        (PORT d[4] (6134:6134:6134) (6181:6181:6181))
        (PORT d[5] (6186:6186:6186) (6176:6176:6176))
        (PORT d[6] (5958:5958:5958) (6223:6223:6223))
        (PORT d[7] (4899:4899:4899) (5095:5095:5095))
        (PORT d[8] (5569:5569:5569) (5732:5732:5732))
        (PORT d[9] (4252:4252:4252) (4375:4375:4375))
        (PORT d[10] (2971:2971:2971) (3118:3118:3118))
        (PORT d[11] (5669:5669:5669) (5852:5852:5852))
        (PORT d[12] (6078:6078:6078) (6367:6367:6367))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4104:4104:4104) (3936:3936:3936))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT d[0] (4726:4726:4726) (4567:4567:4567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (4229:4229:4229))
        (PORT d[1] (4808:4808:4808) (4986:4986:4986))
        (PORT d[2] (6222:6222:6222) (6469:6469:6469))
        (PORT d[3] (6171:6171:6171) (6459:6459:6459))
        (PORT d[4] (6183:6183:6183) (6327:6327:6327))
        (PORT d[5] (3840:3840:3840) (4089:4089:4089))
        (PORT d[6] (4815:4815:4815) (5056:5056:5056))
        (PORT d[7] (5955:5955:5955) (6003:6003:6003))
        (PORT d[8] (4456:4456:4456) (4429:4429:4429))
        (PORT d[9] (3495:3495:3495) (3659:3659:3659))
        (PORT d[10] (4004:4004:4004) (4253:4253:4253))
        (PORT d[11] (5166:5166:5166) (5226:5226:5226))
        (PORT d[12] (2763:2763:2763) (2920:2920:2920))
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (PORT ena (5840:5840:5840) (5965:5965:5965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (PORT d[0] (5840:5840:5840) (5965:5965:5965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2303:2303:2303))
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7077:7077:7077) (7273:7273:7273))
        (PORT d[1] (7794:7794:7794) (7754:7754:7754))
        (PORT d[2] (4960:4960:4960) (5165:5165:5165))
        (PORT d[3] (6349:6349:6349) (6435:6435:6435))
        (PORT d[4] (3632:3632:3632) (3646:3646:3646))
        (PORT d[5] (3478:3478:3478) (3471:3471:3471))
        (PORT d[6] (4909:4909:4909) (4977:4977:4977))
        (PORT d[7] (4728:4728:4728) (4959:4959:4959))
        (PORT d[8] (4860:4860:4860) (4963:4963:4963))
        (PORT d[9] (2644:2644:2644) (2699:2699:2699))
        (PORT d[10] (4087:4087:4087) (4275:4275:4275))
        (PORT d[11] (5071:5071:5071) (5138:5138:5138))
        (PORT d[12] (8793:8793:8793) (9043:9043:9043))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (3800:3800:3800))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (PORT d[0] (4422:4422:4422) (4431:4431:4431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5639:5639:5639) (5876:5876:5876))
        (PORT d[1] (2770:2770:2770) (2787:2787:2787))
        (PORT d[2] (3099:3099:3099) (3105:3105:3105))
        (PORT d[3] (3029:3029:3029) (3042:3042:3042))
        (PORT d[4] (3840:3840:3840) (3849:3849:3849))
        (PORT d[5] (5935:5935:5935) (6141:6141:6141))
        (PORT d[6] (5854:5854:5854) (5945:5945:5945))
        (PORT d[7] (3327:3327:3327) (3336:3336:3336))
        (PORT d[8] (3117:3117:3117) (3135:3135:3135))
        (PORT d[9] (4453:4453:4453) (4716:4716:4716))
        (PORT d[10] (5984:5984:5984) (6231:6231:6231))
        (PORT d[11] (3318:3318:3318) (3322:3322:3322))
        (PORT d[12] (3037:3037:3037) (3049:3049:3049))
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (PORT ena (6503:6503:6503) (6602:6602:6602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (PORT d[0] (6503:6503:6503) (6602:6602:6602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5265:5265:5265) (5380:5380:5380))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6731:6731:6731) (6959:6959:6959))
        (PORT d[1] (6699:6699:6699) (6640:6640:6640))
        (PORT d[2] (4790:4790:4790) (4906:4906:4906))
        (PORT d[3] (5895:5895:5895) (5957:5957:5957))
        (PORT d[4] (7271:7271:7271) (7382:7382:7382))
        (PORT d[5] (6223:6223:6223) (6171:6171:6171))
        (PORT d[6] (5462:5462:5462) (5654:5654:5654))
        (PORT d[7] (4573:4573:4573) (4742:4742:4742))
        (PORT d[8] (5264:5264:5264) (5433:5433:5433))
        (PORT d[9] (4213:4213:4213) (4347:4347:4347))
        (PORT d[10] (5898:5898:5898) (5941:5941:5941))
        (PORT d[11] (5243:5243:5243) (5373:5373:5373))
        (PORT d[12] (6400:6400:6400) (6646:6646:6646))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4603:4603:4603) (4567:4567:4567))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT d[0] (5225:5225:5225) (5198:5198:5198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (3098:3098:3098))
        (PORT d[1] (4749:4749:4749) (4880:4880:4880))
        (PORT d[2] (5264:5264:5264) (5301:5301:5301))
        (PORT d[3] (5041:5041:5041) (5242:5242:5242))
        (PORT d[4] (5108:5108:5108) (5183:5183:5183))
        (PORT d[5] (3363:3363:3363) (3529:3529:3529))
        (PORT d[6] (4278:4278:4278) (4455:4455:4455))
        (PORT d[7] (5394:5394:5394) (5358:5358:5358))
        (PORT d[8] (5755:5755:5755) (5719:5719:5719))
        (PORT d[9] (4873:4873:4873) (4849:4849:4849))
        (PORT d[10] (4572:4572:4572) (4802:4802:4802))
        (PORT d[11] (5821:5821:5821) (5920:5920:5920))
        (PORT d[12] (5771:5771:5771) (5717:5717:5717))
        (PORT clk (2437:2437:2437) (2423:2423:2423))
        (PORT ena (5015:5015:5015) (5061:5061:5061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2423:2423:2423))
        (PORT d[0] (5015:5015:5015) (5061:5061:5061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5292:5292:5292) (5410:5410:5410))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6706:6706:6706) (6932:6932:6932))
        (PORT d[1] (7054:7054:7054) (6999:6999:6999))
        (PORT d[2] (5134:5134:5134) (5246:5246:5246))
        (PORT d[3] (5647:5647:5647) (5741:5741:5741))
        (PORT d[4] (7582:7582:7582) (7684:7684:7684))
        (PORT d[5] (6228:6228:6228) (6183:6183:6183))
        (PORT d[6] (5502:5502:5502) (5697:5697:5697))
        (PORT d[7] (4576:4576:4576) (4743:4743:4743))
        (PORT d[8] (5296:5296:5296) (5468:5468:5468))
        (PORT d[9] (4577:4577:4577) (4703:4703:4703))
        (PORT d[10] (5938:5938:5938) (5984:5984:5984))
        (PORT d[11] (4504:4504:4504) (4607:4607:4607))
        (PORT d[12] (6383:6383:6383) (6628:6628:6628))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5113:5113:5113) (5010:5010:5010))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT d[0] (5735:5735:5735) (5641:5641:5641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2490:2490:2490))
        (PORT d[1] (4754:4754:4754) (4900:4900:4900))
        (PORT d[2] (5955:5955:5955) (5969:5969:5969))
        (PORT d[3] (5042:5042:5042) (5243:5243:5243))
        (PORT d[4] (5466:5466:5466) (5532:5532:5532))
        (PORT d[5] (3395:3395:3395) (3566:3566:3566))
        (PORT d[6] (4279:4279:4279) (4456:4456:4456))
        (PORT d[7] (5376:5376:5376) (5340:5340:5340))
        (PORT d[8] (5798:5798:5798) (5767:5767:5767))
        (PORT d[9] (4206:4206:4206) (4188:4188:4188))
        (PORT d[10] (4324:4324:4324) (4568:4568:4568))
        (PORT d[11] (5827:5827:5827) (5927:5927:5927))
        (PORT d[12] (5773:5773:5773) (5726:5726:5726))
        (PORT clk (2443:2443:2443) (2429:2429:2429))
        (PORT ena (5016:5016:5016) (5062:5062:5062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2429:2429:2429))
        (PORT d[0] (5016:5016:5016) (5062:5062:5062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2474:2474:2474))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2405:2405:2405))
        (PORT d[1] (2227:2227:2227) (2271:2271:2271))
        (PORT d[2] (1865:1865:1865) (1903:1903:1903))
        (PORT d[3] (1767:1767:1767) (1794:1794:1794))
        (PORT d[4] (1782:1782:1782) (1817:1817:1817))
        (PORT d[5] (3931:3931:3931) (4155:4155:4155))
        (PORT d[6] (1718:1718:1718) (1747:1747:1747))
        (PORT d[7] (2033:2033:2033) (2040:2040:2040))
        (PORT d[8] (1524:1524:1524) (1575:1575:1575))
        (PORT d[9] (3192:3192:3192) (3302:3302:3302))
        (PORT d[10] (1488:1488:1488) (1523:1523:1523))
        (PORT d[11] (7487:7487:7487) (7624:7624:7624))
        (PORT d[12] (1504:1504:1504) (1540:1540:1540))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1642:1642:1642))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT d[0] (2341:2341:2341) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1219:1219:1219))
        (PORT d[1] (1213:1213:1213) (1244:1244:1244))
        (PORT d[2] (1886:1886:1886) (1919:1919:1919))
        (PORT d[3] (1469:1469:1469) (1495:1495:1495))
        (PORT d[4] (2494:2494:2494) (2497:2497:2497))
        (PORT d[5] (2408:2408:2408) (2396:2396:2396))
        (PORT d[6] (1215:1215:1215) (1255:1255:1255))
        (PORT d[7] (2336:2336:2336) (2389:2389:2389))
        (PORT d[8] (2315:2315:2315) (2366:2366:2366))
        (PORT d[9] (4826:4826:4826) (4971:4971:4971))
        (PORT d[10] (1553:1553:1553) (1588:1588:1588))
        (PORT d[11] (1781:1781:1781) (1779:1779:1779))
        (PORT d[12] (2317:2317:2317) (2364:2364:2364))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT ena (2420:2420:2420) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT d[0] (2420:2420:2420) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (4125:4125:4125))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5074:5074:5074) (5180:5180:5180))
        (PORT d[1] (2980:2980:2980) (3010:3010:3010))
        (PORT d[2] (3706:3706:3706) (3832:3832:3832))
        (PORT d[3] (2877:2877:2877) (2958:2958:2958))
        (PORT d[4] (4974:4974:4974) (5038:5038:5038))
        (PORT d[5] (3432:3432:3432) (3518:3518:3518))
        (PORT d[6] (4339:4339:4339) (4443:4443:4443))
        (PORT d[7] (2180:2180:2180) (2207:2207:2207))
        (PORT d[8] (4549:4549:4549) (4563:4563:4563))
        (PORT d[9] (2984:2984:2984) (2961:2961:2961))
        (PORT d[10] (3295:3295:3295) (3458:3458:3458))
        (PORT d[11] (5619:5619:5619) (5772:5772:5772))
        (PORT d[12] (4062:4062:4062) (4178:4178:4178))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3811:3811:3811) (3844:3844:3844))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT d[0] (4433:4433:4433) (4475:4475:4475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3907:3907:3907))
        (PORT d[1] (4520:4520:4520) (4697:4697:4697))
        (PORT d[2] (4784:4784:4784) (4794:4794:4794))
        (PORT d[3] (6011:6011:6011) (6219:6219:6219))
        (PORT d[4] (2232:2232:2232) (2354:2354:2354))
        (PORT d[5] (2671:2671:2671) (2832:2832:2832))
        (PORT d[6] (4670:4670:4670) (4814:4814:4814))
        (PORT d[7] (4309:4309:4309) (4445:4445:4445))
        (PORT d[8] (4314:4314:4314) (4495:4495:4495))
        (PORT d[9] (3479:3479:3479) (3631:3631:3631))
        (PORT d[10] (4050:4050:4050) (4202:4202:4202))
        (PORT d[11] (5782:5782:5782) (5834:5834:5834))
        (PORT d[12] (3552:3552:3552) (3753:3753:3753))
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (PORT ena (5657:5657:5657) (5739:5739:5739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (PORT d[0] (5657:5657:5657) (5739:5739:5739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4572:4572:4572) (4612:4612:4612))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4472:4472:4472) (4588:4588:4588))
        (PORT d[1] (3069:3069:3069) (3227:3227:3227))
        (PORT d[2] (4227:4227:4227) (4403:4403:4403))
        (PORT d[3] (2786:2786:2786) (2808:2808:2808))
        (PORT d[4] (3988:3988:3988) (3946:3946:3946))
        (PORT d[5] (3029:3029:3029) (3133:3133:3133))
        (PORT d[6] (4433:4433:4433) (4543:4543:4543))
        (PORT d[7] (6133:6133:6133) (6456:6456:6456))
        (PORT d[8] (2396:2396:2396) (2393:2393:2393))
        (PORT d[9] (3342:3342:3342) (3296:3296:3296))
        (PORT d[10] (3392:3392:3392) (3596:3596:3596))
        (PORT d[11] (2406:2406:2406) (2417:2417:2417))
        (PORT d[12] (4111:4111:4111) (4203:4203:4203))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2610:2610:2610))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT d[0] (3059:3059:3059) (2933:2933:2933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3452:3452:3452))
        (PORT d[1] (3699:3699:3699) (3640:3640:3640))
        (PORT d[2] (3404:3404:3404) (3388:3388:3388))
        (PORT d[3] (3623:3623:3623) (3564:3564:3564))
        (PORT d[4] (2277:2277:2277) (2397:2397:2397))
        (PORT d[5] (3849:3849:3849) (3775:3775:3775))
        (PORT d[6] (2333:2333:2333) (2439:2439:2439))
        (PORT d[7] (3690:3690:3690) (3647:3647:3647))
        (PORT d[8] (3989:3989:3989) (4195:4195:4195))
        (PORT d[9] (2943:2943:2943) (3038:3038:3038))
        (PORT d[10] (2842:2842:2842) (2945:2945:2945))
        (PORT d[11] (3983:3983:3983) (3942:3942:3942))
        (PORT d[12] (2116:2116:2116) (2260:2260:2260))
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (PORT ena (4683:4683:4683) (4775:4775:4775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (PORT d[0] (4683:4683:4683) (4775:4775:4775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3432:3432:3432))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5810:5810:5810) (5913:5913:5913))
        (PORT d[1] (3670:3670:3670) (3708:3708:3708))
        (PORT d[2] (4213:4213:4213) (4360:4360:4360))
        (PORT d[3] (3299:3299:3299) (3386:3386:3386))
        (PORT d[4] (1883:1883:1883) (1922:1922:1922))
        (PORT d[5] (3070:3070:3070) (3167:3167:3167))
        (PORT d[6] (5036:5036:5036) (5133:5133:5133))
        (PORT d[7] (1796:1796:1796) (1838:1838:1838))
        (PORT d[8] (5238:5238:5238) (5245:5245:5245))
        (PORT d[9] (3358:3358:3358) (3335:3335:3335))
        (PORT d[10] (3969:3969:3969) (4123:4123:4123))
        (PORT d[11] (1841:1841:1841) (1875:1875:1875))
        (PORT d[12] (4107:4107:4107) (4237:4237:4237))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (1964:1964:1964))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (2665:2665:2665) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4125:4125:4125) (4265:4265:4265))
        (PORT d[1] (1956:1956:1956) (1989:1989:1989))
        (PORT d[2] (5231:5231:5231) (5253:5253:5253))
        (PORT d[3] (6680:6680:6680) (6878:6878:6878))
        (PORT d[4] (2496:2496:2496) (2600:2600:2600))
        (PORT d[5] (2631:2631:2631) (2798:2798:2798))
        (PORT d[6] (5358:5358:5358) (5496:5496:5496))
        (PORT d[7] (4627:4627:4627) (4758:4758:4758))
        (PORT d[8] (4325:4325:4325) (4477:4477:4477))
        (PORT d[9] (2301:2301:2301) (2408:2408:2408))
        (PORT d[10] (4454:4454:4454) (4611:4611:4611))
        (PORT d[11] (2886:2886:2886) (2882:2882:2882))
        (PORT d[12] (2854:2854:2854) (3074:3074:3074))
        (PORT clk (2442:2442:2442) (2429:2429:2429))
        (PORT ena (2827:2827:2827) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2429:2429:2429))
        (PORT d[0] (2827:2827:2827) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1820:1820:1820))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5182:5182:5182) (5369:5369:5369))
        (PORT d[1] (3886:3886:3886) (3907:3907:3907))
        (PORT d[2] (4280:4280:4280) (4467:4467:4467))
        (PORT d[3] (4180:4180:4180) (4190:4190:4190))
        (PORT d[4] (5372:5372:5372) (5446:5446:5446))
        (PORT d[5] (5374:5374:5374) (5372:5372:5372))
        (PORT d[6] (6287:6287:6287) (6545:6545:6545))
        (PORT d[7] (4217:4217:4217) (4412:4412:4412))
        (PORT d[8] (4058:4058:4058) (4108:4108:4108))
        (PORT d[9] (5023:5023:5023) (5040:5040:5040))
        (PORT d[10] (3104:3104:3104) (3305:3305:3305))
        (PORT d[11] (5315:5315:5315) (5492:5492:5492))
        (PORT d[12] (5338:5338:5338) (5599:5599:5599))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3719:3719:3719) (3763:3763:3763))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (4341:4341:4341) (4394:4394:4394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (3853:3853:3853))
        (PORT d[1] (4097:4097:4097) (4252:4252:4252))
        (PORT d[2] (5309:5309:5309) (5477:5477:5477))
        (PORT d[3] (6202:6202:6202) (6506:6506:6506))
        (PORT d[4] (5801:5801:5801) (5884:5884:5884))
        (PORT d[5] (3783:3783:3783) (3974:3974:3974))
        (PORT d[6] (3924:3924:3924) (4098:4098:4098))
        (PORT d[7] (6213:6213:6213) (6215:6215:6215))
        (PORT d[8] (5138:5138:5138) (5165:5165:5165))
        (PORT d[9] (4879:4879:4879) (5217:5217:5217))
        (PORT d[10] (3824:3824:3824) (4046:4046:4046))
        (PORT d[11] (4072:4072:4072) (4114:4114:4114))
        (PORT d[12] (3857:3857:3857) (4039:4039:4039))
        (PORT clk (2456:2456:2456) (2439:2439:2439))
        (PORT ena (5801:5801:5801) (5932:5932:5932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2439:2439:2439))
        (PORT d[0] (5801:5801:5801) (5932:5932:5932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2849:2849:2849))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3039:3039:3039))
        (PORT d[1] (1531:1531:1531) (1566:1566:1566))
        (PORT d[2] (1114:1114:1114) (1140:1140:1140))
        (PORT d[3] (1771:1771:1771) (1797:1797:1797))
        (PORT d[4] (864:864:864) (919:919:919))
        (PORT d[5] (1079:1079:1079) (1107:1107:1107))
        (PORT d[6] (742:742:742) (786:786:786))
        (PORT d[7] (765:765:765) (815:815:815))
        (PORT d[8] (1869:1869:1869) (1942:1942:1942))
        (PORT d[9] (1547:1547:1547) (1590:1590:1590))
        (PORT d[10] (1392:1392:1392) (1424:1424:1424))
        (PORT d[11] (1448:1448:1448) (1496:1496:1496))
        (PORT d[12] (1463:1463:1463) (1507:1507:1507))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1344:1344:1344))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT d[0] (2038:2038:2038) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4827:4827:4827))
        (PORT d[1] (1972:1972:1972) (1995:1995:1995))
        (PORT d[2] (1545:1545:1545) (1571:1571:1571))
        (PORT d[3] (7380:7380:7380) (7572:7572:7572))
        (PORT d[4] (1448:1448:1448) (1472:1472:1472))
        (PORT d[5] (2664:2664:2664) (2832:2832:2832))
        (PORT d[6] (3832:3832:3832) (3945:3945:3945))
        (PORT d[7] (1882:1882:1882) (1922:1922:1922))
        (PORT d[8] (1641:1641:1641) (1687:1687:1687))
        (PORT d[9] (4491:4491:4491) (4638:4638:4638))
        (PORT d[10] (1819:1819:1819) (1848:1848:1848))
        (PORT d[11] (2189:2189:2189) (2193:2193:2193))
        (PORT d[12] (2113:2113:2113) (2110:2110:2110))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (PORT ena (2110:2110:2110) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (PORT d[0] (2110:2110:2110) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4505:4505:4505) (4548:4548:4548))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4475:4475:4475) (4592:4592:4592))
        (PORT d[1] (3429:3429:3429) (3568:3568:3568))
        (PORT d[2] (4264:4264:4264) (4442:4442:4442))
        (PORT d[3] (2422:2422:2422) (2463:2463:2463))
        (PORT d[4] (3989:3989:3989) (3929:3929:3929))
        (PORT d[5] (3097:3097:3097) (3203:3203:3203))
        (PORT d[6] (4397:4397:4397) (4511:4511:4511))
        (PORT d[7] (5527:5527:5527) (5877:5877:5877))
        (PORT d[8] (2770:2770:2770) (2765:2765:2765))
        (PORT d[9] (3048:3048:3048) (3015:3015:3015))
        (PORT d[10] (3391:3391:3391) (3595:3595:3595))
        (PORT d[11] (2725:2725:2725) (2727:2727:2727))
        (PORT d[12] (4415:4415:4415) (4500:4500:4500))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2721:2721:2721))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT d[0] (3479:3479:3479) (3352:3352:3352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3690:3690:3690) (3817:3817:3817))
        (PORT d[1] (3727:3727:3727) (3670:3670:3670))
        (PORT d[2] (3424:3424:3424) (3415:3415:3415))
        (PORT d[3] (3677:3677:3677) (3621:3621:3621))
        (PORT d[4] (2281:2281:2281) (2401:2401:2401))
        (PORT d[5] (3860:3860:3860) (3787:3787:3787))
        (PORT d[6] (2953:2953:2953) (3034:3034:3034))
        (PORT d[7] (3734:3734:3734) (3692:3692:3692))
        (PORT d[8] (5035:5035:5035) (5194:5194:5194))
        (PORT d[9] (2709:2709:2709) (2868:2868:2868))
        (PORT d[10] (2881:2881:2881) (2985:2985:2985))
        (PORT d[11] (3989:3989:3989) (3946:3946:3946))
        (PORT d[12] (2091:2091:2091) (2233:2233:2233))
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (PORT ena (5013:5013:5013) (5089:5089:5089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (PORT d[0] (5013:5013:5013) (5089:5089:5089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2610:2610:2610))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5270:5270:5270) (5466:5466:5466))
        (PORT d[1] (5942:5942:5942) (5905:5905:5905))
        (PORT d[2] (4639:4639:4639) (4829:4829:4829))
        (PORT d[3] (7011:7011:7011) (7106:7106:7106))
        (PORT d[4] (5193:5193:5193) (5205:5205:5205))
        (PORT d[5] (4781:4781:4781) (4753:4753:4753))
        (PORT d[6] (5230:5230:5230) (5474:5474:5474))
        (PORT d[7] (5047:5047:5047) (5147:5147:5147))
        (PORT d[8] (4412:4412:4412) (4545:4545:4545))
        (PORT d[9] (3064:3064:3064) (3154:3154:3154))
        (PORT d[10] (7369:7369:7369) (7329:7329:7329))
        (PORT d[11] (6153:6153:6153) (6237:6237:6237))
        (PORT d[12] (6374:6374:6374) (6656:6656:6656))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5365:5365:5365) (5373:5373:5373))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT d[0] (5987:5987:5987) (6004:6004:6004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3847:3847:3847))
        (PORT d[1] (3568:3568:3568) (3656:3656:3656))
        (PORT d[2] (3812:3812:3812) (3816:3816:3816))
        (PORT d[3] (5005:5005:5005) (5255:5255:5255))
        (PORT d[4] (5119:5119:5119) (5227:5227:5227))
        (PORT d[5] (4111:4111:4111) (4316:4316:4316))
        (PORT d[6] (3789:3789:3789) (3894:3894:3894))
        (PORT d[7] (3928:3928:3928) (3926:3926:3926))
        (PORT d[8] (5779:5779:5779) (5752:5752:5752))
        (PORT d[9] (5364:5364:5364) (5632:5632:5632))
        (PORT d[10] (4658:4658:4658) (4913:4913:4913))
        (PORT d[11] (4833:4833:4833) (4946:4946:4946))
        (PORT d[12] (4327:4327:4327) (4317:4317:4317))
        (PORT clk (2447:2447:2447) (2430:2430:2430))
        (PORT ena (5092:5092:5092) (5195:5195:5195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2430:2430:2430))
        (PORT d[0] (5092:5092:5092) (5195:5195:5195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2183:2183:2183))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5567:5567:5567) (5722:5722:5722))
        (PORT d[1] (3427:3427:3427) (3579:3579:3579))
        (PORT d[2] (7235:7235:7235) (7437:7437:7437))
        (PORT d[3] (8273:8273:8273) (8451:8451:8451))
        (PORT d[4] (6800:6800:6800) (6836:6836:6836))
        (PORT d[5] (8096:8096:8096) (8101:8101:8101))
        (PORT d[6] (8770:8770:8770) (8988:8988:8988))
        (PORT d[7] (5764:5764:5764) (6021:6021:6021))
        (PORT d[8] (7008:7008:7008) (7184:7184:7184))
        (PORT d[9] (3514:3514:3514) (3605:3605:3605))
        (PORT d[10] (4480:4480:4480) (4648:4648:4648))
        (PORT d[11] (7801:7801:7801) (7976:7976:7976))
        (PORT d[12] (4894:4894:4894) (4990:4990:4990))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3350:3350:3350))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT d[0] (4030:4030:4030) (3981:3981:3981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6110:6110:6110) (6384:6384:6384))
        (PORT d[1] (6563:6563:6563) (6740:6740:6740))
        (PORT d[2] (3346:3346:3346) (3298:3298:3298))
        (PORT d[3] (7951:7951:7951) (8234:8234:8234))
        (PORT d[4] (7964:7964:7964) (8111:8111:8111))
        (PORT d[5] (5649:5649:5649) (5897:5897:5897))
        (PORT d[6] (2341:2341:2341) (2415:2415:2415))
        (PORT d[7] (3370:3370:3370) (3334:3334:3334))
        (PORT d[8] (2621:2621:2621) (2589:2589:2589))
        (PORT d[9] (4822:4822:4822) (4987:4987:4987))
        (PORT d[10] (4229:4229:4229) (4438:4438:4438))
        (PORT d[11] (3708:3708:3708) (3712:3712:3712))
        (PORT d[12] (4296:4296:4296) (4461:4461:4461))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
        (PORT ena (3519:3519:3519) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2471:2471:2471))
        (PORT d[0] (3519:3519:3519) (3411:3411:3411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2549:2549:2549))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5431:5431:5431) (5539:5539:5539))
        (PORT d[1] (1905:1905:1905) (1957:1957:1957))
        (PORT d[2] (3856:3856:3856) (4005:4005:4005))
        (PORT d[3] (2951:2951:2951) (3042:3042:3042))
        (PORT d[4] (1889:1889:1889) (1934:1934:1934))
        (PORT d[5] (3786:3786:3786) (3869:3869:3869))
        (PORT d[6] (4694:4694:4694) (4797:4797:4797))
        (PORT d[7] (5508:5508:5508) (5860:5860:5860))
        (PORT d[8] (4915:4915:4915) (4930:4930:4930))
        (PORT d[9] (2983:2983:2983) (2957:2957:2957))
        (PORT d[10] (3656:3656:3656) (3816:3816:3816))
        (PORT d[11] (6271:6271:6271) (6413:6413:6413))
        (PORT d[12] (5672:5672:5672) (5873:5873:5873))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2030:2030:2030))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT d[0] (2732:2732:2732) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3778:3778:3778) (3919:3919:3919))
        (PORT d[1] (5479:5479:5479) (5647:5647:5647))
        (PORT d[2] (4879:4879:4879) (4906:4906:4906))
        (PORT d[3] (6347:6347:6347) (6549:6549:6549))
        (PORT d[4] (2165:2165:2165) (2275:2275:2275))
        (PORT d[5] (2651:2651:2651) (2813:2813:2813))
        (PORT d[6] (3613:3613:3613) (3792:3792:3792))
        (PORT d[7] (4648:4648:4648) (4780:4780:4780))
        (PORT d[8] (4362:4362:4362) (4513:4513:4513))
        (PORT d[9] (3088:3088:3088) (3243:3243:3243))
        (PORT d[10] (4375:4375:4375) (4524:4524:4524))
        (PORT d[11] (6120:6120:6120) (6160:6160:6160))
        (PORT d[12] (3225:3225:3225) (3441:3441:3441))
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (PORT ena (5983:5983:5983) (6058:6058:6058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (PORT d[0] (5983:5983:5983) (6058:6058:6058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2191:2191:2191))
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5957:5957:5957) (6110:6110:6110))
        (PORT d[1] (3065:3065:3065) (3180:3180:3180))
        (PORT d[2] (1899:1899:1899) (2018:2018:2018))
        (PORT d[3] (8510:8510:8510) (8669:8669:8669))
        (PORT d[4] (7130:7130:7130) (7161:7161:7161))
        (PORT d[5] (2712:2712:2712) (2815:2815:2815))
        (PORT d[6] (8759:8759:8759) (8974:8974:8974))
        (PORT d[7] (2018:2018:2018) (2012:2012:2012))
        (PORT d[8] (2077:2077:2077) (2072:2072:2072))
        (PORT d[9] (2325:2325:2325) (2295:2295:2295))
        (PORT d[10] (4836:4836:4836) (4999:4999:4999))
        (PORT d[11] (2393:2393:2393) (2390:2390:2390))
        (PORT d[12] (4868:4868:4868) (4967:4967:4967))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2624:2624:2624))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (PORT d[0] (3412:3412:3412) (3255:3255:3255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2210:2210:2210))
        (PORT d[1] (2575:2575:2575) (2521:2521:2521))
        (PORT d[2] (2991:2991:2991) (2944:2944:2944))
        (PORT d[3] (3975:3975:3975) (3906:3906:3906))
        (PORT d[4] (8263:8263:8263) (8402:8402:8402))
        (PORT d[5] (6006:6006:6006) (6246:6246:6246))
        (PORT d[6] (1964:1964:1964) (2038:2038:2038))
        (PORT d[7] (3011:3011:3011) (2974:2974:2974))
        (PORT d[8] (2292:2292:2292) (2263:2263:2263))
        (PORT d[9] (2720:2720:2720) (2843:2843:2843))
        (PORT d[10] (4242:4242:4242) (4443:4443:4443))
        (PORT d[11] (3755:3755:3755) (3763:3763:3763))
        (PORT d[12] (1640:1640:1640) (1741:1741:1741))
        (PORT clk (2481:2481:2481) (2470:2470:2470))
        (PORT ena (3163:3163:3163) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2470:2470:2470))
        (PORT d[0] (3163:3163:3163) (3057:3057:3057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (3776:3776:3776))
        (PORT clk (2480:2480:2480) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (4001:4001:4001))
        (PORT d[1] (3145:3145:3145) (3318:3318:3318))
        (PORT d[2] (4529:4529:4529) (4675:4675:4675))
        (PORT d[3] (7112:7112:7112) (7245:7245:7245))
        (PORT d[4] (3195:3195:3195) (3188:3188:3188))
        (PORT d[5] (3113:3113:3113) (3257:3257:3257))
        (PORT d[6] (4715:4715:4715) (4793:4793:4793))
        (PORT d[7] (5119:5119:5119) (5436:5436:5436))
        (PORT d[8] (7376:7376:7376) (7474:7474:7474))
        (PORT d[9] (3309:3309:3309) (3300:3300:3300))
        (PORT d[10] (3578:3578:3578) (3741:3741:3741))
        (PORT d[11] (5700:5700:5700) (5883:5883:5883))
        (PORT d[12] (4447:4447:4447) (4573:4573:4573))
        (PORT clk (2476:2476:2476) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2478:2478:2478))
        (PORT clk (2476:2476:2476) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (PORT d[0] (3202:3202:3202) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4488:4488:4488) (4654:4654:4654))
        (PORT d[1] (4892:4892:4892) (5092:5092:5092))
        (PORT d[2] (2425:2425:2425) (2441:2441:2441))
        (PORT d[3] (5781:5781:5781) (6039:6039:6039))
        (PORT d[4] (2517:2517:2517) (2623:2623:2623))
        (PORT d[5] (2936:2936:2936) (3094:3094:3094))
        (PORT d[6] (3298:3298:3298) (3444:3444:3444))
        (PORT d[7] (2802:2802:2802) (2828:2828:2828))
        (PORT d[8] (3931:3931:3931) (4088:4088:4088))
        (PORT d[9] (3533:3533:3533) (3739:3739:3739))
        (PORT d[10] (4081:4081:4081) (4238:4238:4238))
        (PORT d[11] (3587:3587:3587) (3585:3585:3585))
        (PORT d[12] (3929:3929:3929) (4143:4143:4143))
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (PORT ena (5029:5029:5029) (5065:5065:5065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (PORT d[0] (5029:5029:5029) (5065:5065:5065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1559:1559:1559))
        (PORT clk (2554:2554:2554) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2086:2086:2086))
        (PORT d[1] (2205:2205:2205) (2246:2246:2246))
        (PORT d[2] (1885:1885:1885) (1910:1910:1910))
        (PORT d[3] (2450:2450:2450) (2473:2473:2473))
        (PORT d[4] (2203:2203:2203) (2240:2240:2240))
        (PORT d[5] (3979:3979:3979) (4210:4210:4210))
        (PORT d[6] (2001:2001:2001) (2022:2022:2022))
        (PORT d[7] (1763:1763:1763) (1795:1795:1795))
        (PORT d[8] (1502:1502:1502) (1548:1548:1548))
        (PORT d[9] (3135:3135:3135) (3235:3235:3235))
        (PORT d[10] (4494:4494:4494) (4693:4693:4693))
        (PORT d[11] (7150:7150:7150) (7295:7295:7295))
        (PORT d[12] (4470:4470:4470) (4551:4551:4551))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1688:1688:1688))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (PORT d[0] (2388:2388:2388) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1272:1272:1272))
        (PORT d[1] (1554:1554:1554) (1578:1578:1578))
        (PORT d[2] (1890:1890:1890) (1923:1923:1923))
        (PORT d[3] (1494:1494:1494) (1527:1527:1527))
        (PORT d[4] (4059:4059:4059) (4229:4229:4229))
        (PORT d[5] (6305:6305:6305) (6486:6486:6486))
        (PORT d[6] (1492:1492:1492) (1522:1522:1522))
        (PORT d[7] (1965:1965:1965) (2017:2017:2017))
        (PORT d[8] (2307:2307:2307) (2357:2357:2357))
        (PORT d[9] (4935:4935:4935) (5143:5143:5143))
        (PORT d[10] (1534:1534:1534) (1569:1569:1569))
        (PORT d[11] (1769:1769:1769) (1766:1766:1766))
        (PORT d[12] (1559:1559:1559) (1660:1660:1660))
        (PORT clk (2498:2498:2498) (2487:2487:2487))
        (PORT ena (2438:2438:2438) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2487:2487:2487))
        (PORT d[0] (2438:2438:2438) (2419:2419:2419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (1823:1823:1823))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4081:4081:4081) (4163:4163:4163))
        (PORT d[1] (3060:3060:3060) (3170:3170:3170))
        (PORT d[2] (2158:2158:2158) (2264:2264:2264))
        (PORT d[3] (2292:2292:2292) (2277:2277:2277))
        (PORT d[4] (2869:2869:2869) (2819:2819:2819))
        (PORT d[5] (3078:3078:3078) (3178:3178:3178))
        (PORT d[6] (4054:4054:4054) (4176:4176:4176))
        (PORT d[7] (2017:2017:2017) (2011:2011:2011))
        (PORT d[8] (2039:2039:2039) (2030:2030:2030))
        (PORT d[9] (2319:2319:2319) (2288:2288:2288))
        (PORT d[10] (4894:4894:4894) (5062:5062:5062))
        (PORT d[11] (2082:2082:2082) (2093:2093:2093))
        (PORT d[12] (5254:5254:5254) (5351:5351:5351))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5846:5846:5846) (5634:5634:5634))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT d[0] (5810:5810:5810) (5627:5627:5627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2166:2166:2166))
        (PORT d[1] (2268:2268:2268) (2215:2215:2215))
        (PORT d[2] (2991:2991:2991) (2943:2943:2943))
        (PORT d[3] (3611:3611:3611) (3546:3546:3546))
        (PORT d[4] (2927:2927:2927) (2871:2871:2871))
        (PORT d[5] (4099:4099:4099) (4001:4001:4001))
        (PORT d[6] (1956:1956:1956) (2028:2028:2028))
        (PORT d[7] (3003:3003:3003) (2966:2966:2966))
        (PORT d[8] (2221:2221:2221) (2182:2182:2182))
        (PORT d[9] (5149:5149:5149) (5304:5304:5304))
        (PORT d[10] (4572:4572:4572) (4777:4777:4777))
        (PORT d[11] (3942:3942:3942) (3897:3897:3897))
        (PORT d[12] (2420:2420:2420) (2555:2555:2555))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (PORT ena (3527:3527:3527) (3408:3408:3408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (PORT d[0] (3527:3527:3527) (3408:3408:3408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3384:3384:3384))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4756:4756:4756) (4821:4821:4821))
        (PORT d[1] (4117:4117:4117) (4274:4274:4274))
        (PORT d[2] (4463:4463:4463) (4599:4599:4599))
        (PORT d[3] (6402:6402:6402) (6550:6550:6550))
        (PORT d[4] (4514:4514:4514) (4507:4507:4507))
        (PORT d[5] (3093:3093:3093) (3236:3236:3236))
        (PORT d[6] (4418:4418:4418) (4505:4505:4505))
        (PORT d[7] (5130:5130:5130) (5445:5445:5445))
        (PORT d[8] (7429:7429:7429) (7522:7522:7522))
        (PORT d[9] (3281:3281:3281) (3265:3265:3265))
        (PORT d[10] (3574:3574:3574) (3733:3733:3733))
        (PORT d[11] (5372:5372:5372) (5558:5558:5558))
        (PORT d[12] (5460:5460:5460) (5606:5606:5606))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2542:2542:2542))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT d[0] (3189:3189:3189) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4172:4172:4172) (4345:4345:4345))
        (PORT d[1] (4856:4856:4856) (5052:5052:5052))
        (PORT d[2] (2812:2812:2812) (2829:2829:2829))
        (PORT d[3] (5822:5822:5822) (6076:6076:6076))
        (PORT d[4] (2549:2549:2549) (2684:2684:2684))
        (PORT d[5] (3329:3329:3329) (3531:3531:3531))
        (PORT d[6] (3267:3267:3267) (3412:3412:3412))
        (PORT d[7] (2810:2810:2810) (2836:2836:2836))
        (PORT d[8] (3922:3922:3922) (4078:4078:4078))
        (PORT d[9] (3224:3224:3224) (3436:3436:3436))
        (PORT d[10] (3739:3739:3739) (3903:3903:3903))
        (PORT d[11] (4259:4259:4259) (4243:4243:4243))
        (PORT d[12] (3223:3223:3223) (3445:3445:3445))
        (PORT clk (2439:2439:2439) (2424:2424:2424))
        (PORT ena (4683:4683:4683) (4721:4721:4721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2424:2424:2424))
        (PORT d[0] (4683:4683:4683) (4721:4721:4721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4471:4471:4471) (4460:4460:4460))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3979:3979:3979) (4025:4025:4025))
        (PORT d[1] (2680:2680:2680) (2808:2808:2808))
        (PORT d[2] (5212:5212:5212) (5350:5350:5350))
        (PORT d[3] (7751:7751:7751) (7873:7873:7873))
        (PORT d[4] (2548:2548:2548) (2562:2562:2562))
        (PORT d[5] (3224:3224:3224) (3222:3222:3222))
        (PORT d[6] (3502:3502:3502) (3498:3498:3498))
        (PORT d[7] (4754:4754:4754) (5034:5034:5034))
        (PORT d[8] (6710:6710:6710) (6805:6805:6805))
        (PORT d[9] (3981:3981:3981) (3964:3964:3964))
        (PORT d[10] (4577:4577:4577) (4723:4723:4723))
        (PORT d[11] (2654:2654:2654) (2674:2674:2674))
        (PORT d[12] (6186:6186:6186) (6331:6331:6331))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4207:4207:4207) (4086:4086:4086))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT d[0] (4829:4829:4829) (4717:4717:4717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4862:4862:4862) (5033:5033:5033))
        (PORT d[1] (2095:2095:2095) (2129:2129:2129))
        (PORT d[2] (2016:2016:2016) (2025:2025:2025))
        (PORT d[3] (6510:6510:6510) (6765:6765:6765))
        (PORT d[4] (2478:2478:2478) (2583:2583:2583))
        (PORT d[5] (4079:4079:4079) (4279:4279:4279))
        (PORT d[6] (3250:3250:3250) (3393:3393:3393))
        (PORT d[7] (2117:2117:2117) (2151:2151:2151))
        (PORT d[8] (4588:4588:4588) (4734:4734:4734))
        (PORT d[9] (3944:3944:3944) (4156:4156:4156))
        (PORT d[10] (4408:4408:4408) (4563:4563:4563))
        (PORT d[11] (2944:2944:2944) (2951:2951:2951))
        (PORT d[12] (2082:2082:2082) (2121:2121:2121))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
        (PORT ena (2968:2968:2968) (2936:2936:2936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2449:2449:2449))
        (PORT d[0] (2968:2968:2968) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5465:5465:5465) (5439:5439:5439))
        (PORT clk (2547:2547:2547) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2991:2991:2991))
        (PORT d[1] (8132:8132:8132) (8088:8088:8088))
        (PORT d[2] (5321:5321:5321) (5524:5524:5524))
        (PORT d[3] (6702:6702:6702) (6788:6788:6788))
        (PORT d[4] (2943:2943:2943) (2942:2942:2942))
        (PORT d[5] (3517:3517:3517) (3508:3508:3508))
        (PORT d[6] (2882:2882:2882) (2899:2899:2899))
        (PORT d[7] (4731:4731:4731) (5011:5011:5011))
        (PORT d[8] (5648:5648:5648) (5744:5744:5744))
        (PORT d[9] (3374:3374:3374) (3425:3425:3425))
        (PORT d[10] (4424:4424:4424) (4614:4614:4614))
        (PORT d[11] (3174:3174:3174) (3172:3172:3172))
        (PORT d[12] (3206:3206:3206) (3215:3215:3215))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (3774:3774:3774))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (PORT d[0] (4457:4457:4457) (4405:4405:4405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6332:6332:6332) (6562:6562:6562))
        (PORT d[1] (3546:3546:3546) (3574:3574:3574))
        (PORT d[2] (2077:2077:2077) (2094:2094:2094))
        (PORT d[3] (2730:2730:2730) (2763:2763:2763))
        (PORT d[4] (2805:2805:2805) (2831:2831:2831))
        (PORT d[5] (6286:6286:6286) (6493:6493:6493))
        (PORT d[6] (3361:3361:3361) (3431:3431:3431))
        (PORT d[7] (2302:2302:2302) (2323:2323:2323))
        (PORT d[8] (3505:3505:3505) (3526:3526:3526))
        (PORT d[9] (5113:5113:5113) (5370:5370:5370))
        (PORT d[10] (2090:2090:2090) (2121:2121:2121))
        (PORT d[11] (4081:4081:4081) (4079:4079:4079))
        (PORT d[12] (3436:3436:3436) (3446:3446:3446))
        (PORT clk (2491:2491:2491) (2479:2479:2479))
        (PORT ena (3269:3269:3269) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2479:2479:2479))
        (PORT d[0] (3269:3269:3269) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2216:2216:2216))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5779:5779:5779) (5883:5883:5883))
        (PORT d[1] (3690:3690:3690) (3714:3714:3714))
        (PORT d[2] (4216:4216:4216) (4360:4360:4360))
        (PORT d[3] (3272:3272:3272) (3358:3358:3358))
        (PORT d[4] (1549:1549:1549) (1600:1600:1600))
        (PORT d[5] (3075:3075:3075) (3173:3173:3173))
        (PORT d[6] (5043:5043:5043) (5140:5140:5140))
        (PORT d[7] (1500:1500:1500) (1542:1542:1542))
        (PORT d[8] (5285:5285:5285) (5298:5298:5298))
        (PORT d[9] (3335:3335:3335) (3308:3308:3308))
        (PORT d[10] (3970:3970:3970) (4124:4124:4124))
        (PORT d[11] (1745:1745:1745) (1783:1783:1783))
        (PORT d[12] (1831:1831:1831) (1873:1873:1873))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1678:1678:1678))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT d[0] (2367:2367:2367) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4106:4106:4106) (4246:4246:4246))
        (PORT d[1] (1956:1956:1956) (1989:1989:1989))
        (PORT d[2] (5246:5246:5246) (5270:5270:5270))
        (PORT d[3] (6957:6957:6957) (7148:7148:7148))
        (PORT d[4] (2522:2522:2522) (2628:2628:2628))
        (PORT d[5] (2995:2995:2995) (3152:3152:3152))
        (PORT d[6] (6043:6043:6043) (6167:6167:6167))
        (PORT d[7] (4979:4979:4979) (5102:5102:5102))
        (PORT d[8] (2017:2017:2017) (2056:2056:2056))
        (PORT d[9] (3429:3429:3429) (3583:3583:3583))
        (PORT d[10] (4760:4760:4760) (4909:4909:4909))
        (PORT d[11] (2847:2847:2847) (2841:2841:2841))
        (PORT d[12] (3206:3206:3206) (3417:3417:3417))
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (PORT ena (2813:2813:2813) (2782:2782:2782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (PORT d[0] (2813:2813:2813) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4763:4763:4763) (4744:4744:4744))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (4006:4006:4006))
        (PORT d[1] (3145:3145:3145) (3274:3274:3274))
        (PORT d[2] (2236:2236:2236) (2243:2243:2243))
        (PORT d[3] (7716:7716:7716) (7799:7799:7799))
        (PORT d[4] (2490:2490:2490) (2500:2500:2500))
        (PORT d[5] (2893:2893:2893) (2894:2894:2894))
        (PORT d[6] (3455:3455:3455) (3449:3449:3449))
        (PORT d[7] (4772:4772:4772) (5055:5055:5055))
        (PORT d[8] (6955:6955:6955) (7039:7039:7039))
        (PORT d[9] (4002:4002:4002) (3987:3987:3987))
        (PORT d[10] (2079:2079:2079) (2157:2157:2157))
        (PORT d[11] (2635:2635:2635) (2655:2655:2655))
        (PORT d[12] (4245:4245:4245) (4241:4241:4241))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4918:4918:4918) (4928:4928:4928))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (5540:5540:5540) (5559:5559:5559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5206:5206:5206) (5371:5371:5371))
        (PORT d[1] (1745:1745:1745) (1784:1784:1784))
        (PORT d[2] (2410:2410:2410) (2408:2408:2408))
        (PORT d[3] (6829:6829:6829) (7079:7079:7079))
        (PORT d[4] (2760:2760:2760) (2785:2785:2785))
        (PORT d[5] (4438:4438:4438) (4638:4638:4638))
        (PORT d[6] (2490:2490:2490) (2509:2509:2509))
        (PORT d[7] (1702:1702:1702) (1745:1745:1745))
        (PORT d[8] (2742:2742:2742) (2764:2764:2764))
        (PORT d[9] (4271:4271:4271) (4481:4481:4481))
        (PORT d[10] (4775:4775:4775) (4930:4930:4930))
        (PORT d[11] (2672:2672:2672) (2682:2682:2682))
        (PORT d[12] (2421:2421:2421) (2451:2451:2451))
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (PORT ena (2933:2933:2933) (2893:2893:2893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (PORT d[0] (2933:2933:2933) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (3148:3148:3148))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4449:4449:4449) (4564:4564:4564))
        (PORT d[1] (3755:3755:3755) (3891:3891:3891))
        (PORT d[2] (4262:4262:4262) (4440:4440:4440))
        (PORT d[3] (2768:2768:2768) (2803:2803:2803))
        (PORT d[4] (3671:3671:3671) (3633:3633:3633))
        (PORT d[5] (3374:3374:3374) (3468:3468:3468))
        (PORT d[6] (4740:4740:4740) (4851:4851:4851))
        (PORT d[7] (6493:6493:6493) (6811:6811:6811))
        (PORT d[8] (2414:2414:2414) (2412:2412:2412))
        (PORT d[9] (2998:2998:2998) (2963:2963:2963))
        (PORT d[10] (3779:3779:3779) (3979:3979:3979))
        (PORT d[11] (2398:2398:2398) (2408:2408:2408))
        (PORT d[12] (4102:4102:4102) (4194:4194:4194))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6156:6156:6156) (6291:6291:6291))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT d[0] (6778:6778:6778) (6922:6922:6922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4415:4415:4415) (4530:4530:4530))
        (PORT d[1] (3653:3653:3653) (3591:3591:3591))
        (PORT d[2] (3758:3758:3758) (3744:3744:3744))
        (PORT d[3] (3274:3274:3274) (3219:3219:3219))
        (PORT d[4] (2178:2178:2178) (2278:2278:2278))
        (PORT d[5] (3532:3532:3532) (3463:3463:3463))
        (PORT d[6] (2651:2651:2651) (2749:2749:2749))
        (PORT d[7] (3640:3640:3640) (3573:3573:3573))
        (PORT d[8] (4614:4614:4614) (4813:4813:4813))
        (PORT d[9] (2540:2540:2540) (2647:2647:2647))
        (PORT d[10] (3207:3207:3207) (3300:3300:3300))
        (PORT d[11] (3649:3649:3649) (3613:3613:3613))
        (PORT d[12] (2383:2383:2383) (2515:2515:2515))
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (PORT ena (4779:4779:4779) (4880:4880:4880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (PORT d[0] (4779:4779:4779) (4880:4880:4880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1531:1531:1531))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2398:2398:2398))
        (PORT d[1] (2219:2219:2219) (2261:2261:2261))
        (PORT d[2] (1847:1847:1847) (1883:1883:1883))
        (PORT d[3] (2483:2483:2483) (2508:2508:2508))
        (PORT d[4] (2185:2185:2185) (2218:2218:2218))
        (PORT d[5] (3964:3964:3964) (4193:4193:4193))
        (PORT d[6] (1733:1733:1733) (1761:1761:1761))
        (PORT d[7] (1763:1763:1763) (1795:1795:1795))
        (PORT d[8] (1501:1501:1501) (1547:1547:1547))
        (PORT d[9] (3208:3208:3208) (3319:3319:3319))
        (PORT d[10] (1488:1488:1488) (1524:1524:1524))
        (PORT d[11] (7097:7097:7097) (7238:7238:7238))
        (PORT d[12] (1742:1742:1742) (1778:1778:1778))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (1769:1769:1769))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (PORT d[0] (2465:2465:2465) (2400:2400:2400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1233:1233:1233))
        (PORT d[1] (1200:1200:1200) (1231:1231:1231))
        (PORT d[2] (2215:2215:2215) (2235:2235:2235))
        (PORT d[3] (1161:1161:1161) (1196:1196:1196))
        (PORT d[4] (4060:4060:4060) (4229:4229:4229))
        (PORT d[5] (6337:6337:6337) (6520:6520:6520))
        (PORT d[6] (1175:1175:1175) (1213:1213:1213))
        (PORT d[7] (1425:1425:1425) (1451:1451:1451))
        (PORT d[8] (2346:2346:2346) (2400:2400:2400))
        (PORT d[9] (5138:5138:5138) (5273:5273:5273))
        (PORT d[10] (1507:1507:1507) (1544:1544:1544))
        (PORT d[11] (1159:1159:1159) (1190:1190:1190))
        (PORT d[12] (2401:2401:2401) (2405:2405:2405))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (PORT ena (2409:2409:2409) (2373:2373:2373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (PORT d[0] (2409:2409:2409) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5138:5138:5138) (5119:5119:5119))
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3323:3323:3323))
        (PORT d[1] (8501:8501:8501) (8459:8459:8459))
        (PORT d[2] (5637:5637:5637) (5820:5820:5820))
        (PORT d[3] (7039:7039:7039) (7122:7122:7122))
        (PORT d[4] (2891:2891:2891) (2908:2908:2908))
        (PORT d[5] (3525:3525:3525) (3517:3517:3517))
        (PORT d[6] (5676:5676:5676) (5740:5740:5740))
        (PORT d[7] (4703:4703:4703) (4980:4980:4980))
        (PORT d[8] (5670:5670:5670) (5768:5768:5768))
        (PORT d[9] (3349:3349:3349) (3402:3402:3402))
        (PORT d[10] (2436:2436:2436) (2547:2547:2547))
        (PORT d[11] (5777:5777:5777) (5837:5837:5837))
        (PORT d[12] (3502:3502:3502) (3502:3502:3502))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4176:4176:4176) (4188:4188:4188))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (PORT d[0] (4798:4798:4798) (4819:4819:4819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2532:2532:2532))
        (PORT d[1] (2085:2085:2085) (2109:2109:2109))
        (PORT d[2] (2469:2469:2469) (2482:2482:2482))
        (PORT d[3] (3093:3093:3093) (3124:3124:3124))
        (PORT d[4] (2405:2405:2405) (2432:2432:2432))
        (PORT d[5] (6652:6652:6652) (6859:6859:6859))
        (PORT d[6] (3724:3724:3724) (3790:3790:3790))
        (PORT d[7] (1995:1995:1995) (2025:2025:2025))
        (PORT d[8] (3877:3877:3877) (3896:3896:3896))
        (PORT d[9] (1679:1679:1679) (1698:1698:1698))
        (PORT d[10] (1770:1770:1770) (1804:1804:1804))
        (PORT d[11] (1981:1981:1981) (2004:2004:2004))
        (PORT d[12] (1672:1672:1672) (1706:1706:1706))
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (PORT ena (2623:2623:2623) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (PORT d[0] (2623:2623:2623) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1230:1230:1230))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2088:2088:2088))
        (PORT d[1] (3310:3310:3310) (3356:3356:3356))
        (PORT d[2] (6345:6345:6345) (6529:6529:6529))
        (PORT d[3] (3186:3186:3186) (3197:3197:3197))
        (PORT d[4] (2558:2558:2558) (2593:2593:2593))
        (PORT d[5] (7793:7793:7793) (7742:7742:7742))
        (PORT d[6] (2052:2052:2052) (2077:2077:2077))
        (PORT d[7] (6400:6400:6400) (6576:6576:6576))
        (PORT d[8] (1875:1875:1875) (1922:1922:1922))
        (PORT d[9] (3120:3120:3120) (3216:3216:3216))
        (PORT d[10] (4468:4468:4468) (4663:4663:4663))
        (PORT d[11] (6757:6757:6757) (6905:6905:6905))
        (PORT d[12] (4107:4107:4107) (4189:4189:4189))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (1955:1955:1955))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT d[0] (2654:2654:2654) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4294:4294:4294) (4555:4555:4555))
        (PORT d[1] (5873:5873:5873) (6021:6021:6021))
        (PORT d[2] (5282:5282:5282) (5399:5399:5399))
        (PORT d[3] (2222:2222:2222) (2243:2243:2243))
        (PORT d[4] (3709:3709:3709) (3882:3882:3882))
        (PORT d[5] (3025:3025:3025) (3220:3220:3220))
        (PORT d[6] (2200:2200:2200) (2229:2229:2229))
        (PORT d[7] (1775:1775:1775) (1793:1793:1793))
        (PORT d[8] (1887:1887:1887) (1927:1927:1927))
        (PORT d[9] (4616:4616:4616) (4826:4826:4826))
        (PORT d[10] (1505:1505:1505) (1543:1543:1543))
        (PORT d[11] (1541:1541:1541) (1561:1561:1561))
        (PORT d[12] (1917:1917:1917) (1965:1965:1965))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
        (PORT ena (2775:2775:2775) (2740:2740:2740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2488:2488:2488))
        (PORT d[0] (2775:2775:2775) (2740:2740:2740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (4144:4144:4144))
        (PORT clk (2507:2507:2507) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3685:3685:3685))
        (PORT d[1] (4192:4192:4192) (4363:4363:4363))
        (PORT d[2] (5165:5165:5165) (5298:5298:5298))
        (PORT d[3] (7743:7743:7743) (7864:7864:7864))
        (PORT d[4] (3542:3542:3542) (3544:3544:3544))
        (PORT d[5] (3259:3259:3259) (3258:3258:3258))
        (PORT d[6] (3894:3894:3894) (3935:3935:3935))
        (PORT d[7] (5060:5060:5060) (5373:5373:5373))
        (PORT d[8] (6731:6731:6731) (6829:6829:6829))
        (PORT d[9] (3670:3670:3670) (3659:3659:3659))
        (PORT d[10] (3915:3915:3915) (4072:4072:4072))
        (PORT d[11] (6055:6055:6055) (6233:6233:6233))
        (PORT d[12] (6221:6221:6221) (6365:6365:6365))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3451:3451:3451))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (PORT d[0] (4154:4154:4154) (4082:4082:4082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4835:4835:4835) (5003:5003:5003))
        (PORT d[1] (5247:5247:5247) (5442:5442:5442))
        (PORT d[2] (2797:2797:2797) (2809:2809:2809))
        (PORT d[3] (6128:6128:6128) (6370:6370:6370))
        (PORT d[4] (2172:2172:2172) (2274:2274:2274))
        (PORT d[5] (3674:3674:3674) (3877:3877:3877))
        (PORT d[6] (3240:3240:3240) (3389:3389:3389))
        (PORT d[7] (2443:2443:2443) (2469:2469:2469))
        (PORT d[8] (3116:3116:3116) (3132:3132:3132))
        (PORT d[9] (3890:3890:3890) (4095:4095:4095))
        (PORT d[10] (4432:4432:4432) (4590:4590:4590))
        (PORT d[11] (3928:3928:3928) (3913:3913:3913))
        (PORT d[12] (3273:3273:3273) (3502:3502:3502))
        (PORT clk (2451:2451:2451) (2438:2438:2438))
        (PORT ena (2976:2976:2976) (2944:2944:2944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2438:2438:2438))
        (PORT d[0] (2976:2976:2976) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (565:565:565))
        (PORT datab (315:315:315) (402:402:402))
        (PORT datac (280:280:280) (365:365:365))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1348:1348:1348) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1852:1852:1852))
        (PORT datab (1386:1386:1386) (1427:1427:1427))
        (PORT datac (1344:1344:1344) (1370:1370:1370))
        (PORT datad (1336:1336:1336) (1357:1357:1357))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (886:886:886))
        (PORT datac (821:821:821) (871:871:871))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (754:754:754))
        (PORT datab (785:785:785) (781:781:781))
        (PORT datac (638:638:638) (626:626:626))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2125:2125:2125) (2095:2095:2095))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2165:2165:2165))
        (PORT asdata (777:777:777) (772:772:772))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1432:1432:1432))
        (PORT datab (283:283:283) (365:365:365))
        (PORT datad (784:784:784) (826:826:826))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1107:1107:1107))
        (PORT datab (839:839:839) (886:886:886))
        (PORT datac (1381:1381:1381) (1424:1424:1424))
        (PORT datad (667:667:667) (667:667:667))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT asdata (1198:1198:1198) (1235:1235:1235))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1104:1104:1104))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT asdata (1436:1436:1436) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT asdata (1146:1146:1146) (1182:1182:1182))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT asdata (1150:1150:1150) (1204:1204:1204))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT asdata (877:877:877) (932:932:932))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT asdata (692:692:692) (772:772:772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT asdata (1699:1699:1699) (1673:1673:1673))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT asdata (5035:5035:5035) (5398:5398:5398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT asdata (1171:1171:1171) (1218:1218:1218))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT asdata (1450:1450:1450) (1482:1482:1482))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT asdata (1430:1430:1430) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT asdata (1386:1386:1386) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT asdata (1168:1168:1168) (1212:1212:1212))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (1165:1165:1165) (1210:1210:1210))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT asdata (879:879:879) (934:934:934))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT asdata (2096:2096:2096) (2104:2104:2104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT asdata (1698:1698:1698) (1673:1673:1673))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT asdata (5295:5295:5295) (5674:5674:5674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (5939:5939:5939) (6315:6315:6315))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2120:2120:2120))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|run\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT asdata (1750:1750:1750) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1348:1348:1348) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1385:1385:1385) (1426:1426:1426))
        (PORT datad (1336:1336:1336) (1358:1358:1358))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (919:919:919))
        (PORT datab (1378:1378:1378) (1405:1405:1405))
        (PORT datac (251:251:251) (282:282:282))
        (PORT datad (784:784:784) (832:832:832))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (897:897:897))
        (PORT datab (293:293:293) (347:347:347))
        (PORT datac (793:793:793) (851:851:851))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4758:4758:4758) (4689:4689:4689))
        (PORT datad (1375:1375:1375) (1389:1389:1389))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2125:2125:2125) (2095:2095:2095))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2735:2735:2735) (2713:2713:2713))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1403:1403:1403))
        (PORT datab (841:841:841) (888:888:888))
        (PORT datac (1771:1771:1771) (1803:1803:1803))
        (PORT datad (1359:1359:1359) (1392:1392:1392))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (402:402:402))
        (PORT datab (302:302:302) (395:395:395))
        (PORT datac (268:268:268) (356:356:356))
        (PORT datad (269:269:269) (349:349:349))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (715:715:715))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (267:267:267) (355:355:355))
        (PORT datad (268:268:268) (348:348:348))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1116:1116:1116) (1139:1139:1139))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1169:1169:1169))
        (PORT datab (1814:1814:1814) (1841:1841:1841))
        (PORT datac (763:763:763) (758:758:758))
        (PORT datad (1104:1104:1104) (1150:1150:1150))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1137:1137:1137) (1107:1107:1107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1164:1164:1164) (1126:1126:1126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1164:1164:1164) (1126:1126:1126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1164:1164:1164) (1126:1126:1126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1164:1164:1164) (1126:1126:1126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (473:473:473))
        (PORT datab (328:328:328) (435:435:435))
        (PORT datac (284:284:284) (380:380:380))
        (PORT datad (298:298:298) (390:390:390))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1347:1347:1347) (1392:1392:1392))
        (PORT datad (842:842:842) (907:907:907))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (858:858:858) (918:918:918))
        (PORT datad (229:229:229) (264:264:264))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (1472:1472:1472) (1453:1453:1453))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1406:1406:1406))
        (PORT datab (1385:1385:1385) (1425:1425:1425))
        (PORT datac (1778:1778:1778) (1812:1812:1812))
        (PORT datad (1029:1029:1029) (1061:1061:1061))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1802:1802:1802) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (855:855:855) (902:902:902))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2120:2120:2120))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (793:793:793) (853:853:853))
        (PORT datad (462:462:462) (512:512:512))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (PORT ena (1629:1629:1629) (1565:1565:1565))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (897:897:897))
        (PORT datab (833:833:833) (885:885:885))
        (PORT datac (1076:1076:1076) (1071:1071:1071))
        (PORT datad (1040:1040:1040) (1081:1081:1081))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (971:971:971) (939:939:939))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2120:2120:2120))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (PORT ena (1740:1740:1740) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (PORT ena (1740:1740:1740) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (PORT ena (1740:1740:1740) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (590:590:590))
        (PORT datab (703:703:703) (740:740:740))
        (PORT datac (1109:1109:1109) (1168:1168:1168))
        (PORT datad (458:458:458) (508:508:508))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2120:2120:2120))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (PORT ena (1740:1740:1740) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (PORT ena (1740:1740:1740) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (PORT ena (1740:1740:1740) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1350:1350:1350))
        (PORT datab (731:731:731) (760:760:760))
        (PORT datac (491:491:491) (545:545:545))
        (PORT datad (457:457:457) (508:508:508))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (PORT ena (1740:1740:1740) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (PORT ena (1426:1426:1426) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (PORT ena (1426:1426:1426) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (PORT ena (1426:1426:1426) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1391:1391:1391))
        (PORT datab (1370:1370:1370) (1387:1387:1387))
        (PORT datac (490:490:490) (544:544:544))
        (PORT datad (1067:1067:1067) (1092:1092:1092))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (PORT ena (1426:1426:1426) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (PORT ena (1426:1426:1426) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (PORT ena (1426:1426:1426) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (PORT ena (1426:1426:1426) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1728:1728:1728))
        (PORT datab (829:829:829) (891:891:891))
        (PORT datac (822:822:822) (873:873:873))
        (PORT datad (808:808:808) (855:855:855))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (PORT ena (1629:1629:1629) (1565:1565:1565))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2120:2120:2120))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1074:1074:1074))
        (PORT datac (309:309:309) (393:393:393))
        (PORT datad (1641:1641:1641) (1645:1645:1645))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT asdata (1164:1164:1164) (1213:1213:1213))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (2180:2180:2180) (2098:2098:2098))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (782:782:782))
        (PORT datab (1394:1394:1394) (1424:1424:1424))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (594:594:594))
        (PORT datab (446:446:446) (503:503:503))
        (PORT datac (692:692:692) (720:720:720))
        (PORT datad (462:462:462) (513:513:513))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1351:1351:1351))
        (PORT datab (952:952:952) (975:975:975))
        (PORT datac (695:695:695) (722:722:722))
        (PORT datad (460:460:460) (510:510:510))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (542:542:542))
        (PORT datab (731:731:731) (760:760:760))
        (PORT datac (492:492:492) (546:546:546))
        (PORT datad (442:442:442) (487:487:487))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1144:1144:1144))
        (PORT datab (1042:1042:1042) (1051:1051:1051))
        (PORT datac (1588:1588:1588) (1605:1605:1605))
        (PORT datad (474:474:474) (520:520:520))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (798:798:798))
        (PORT datab (447:447:447) (504:504:504))
        (PORT datac (490:490:490) (543:543:543))
        (PORT datad (1068:1068:1068) (1092:1092:1092))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (878:878:878))
        (PORT datab (800:800:800) (863:863:863))
        (PORT datac (727:727:727) (781:781:781))
        (PORT datad (793:793:793) (842:842:842))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (840:840:840))
        (PORT datab (860:860:860) (906:906:906))
        (PORT datac (721:721:721) (764:764:764))
        (PORT datad (809:809:809) (855:855:855))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1309:1309:1309))
        (PORT datab (828:828:828) (889:889:889))
        (PORT datac (785:785:785) (836:836:836))
        (PORT datad (1217:1217:1217) (1221:1221:1221))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (688:688:688) (703:703:703))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1387:1387:1387) (1365:1365:1365))
        (PORT datac (1298:1298:1298) (1267:1267:1267))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (817:817:817))
        (PORT datab (561:561:561) (591:591:591))
        (PORT datac (1104:1104:1104) (1166:1166:1166))
        (PORT datad (292:292:292) (370:370:370))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT asdata (1085:1085:1085) (1101:1101:1101))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|collect_data\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (269:269:269) (358:358:358))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1348:1348:1348) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1119:1119:1119))
        (PORT datab (293:293:293) (346:346:346))
        (PORT datac (792:792:792) (850:850:850))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (820:820:820))
        (PORT datad (793:793:793) (833:833:833))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2125:2125:2125) (2095:2095:2095))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2735:2735:2735) (2713:2713:2713))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (1110:1110:1110) (1132:1132:1132))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1458:1458:1458) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1535:1535:1535) (1520:1520:1520))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2149:2149:2149))
        (PORT asdata (1526:1526:1526) (1544:1544:1544))
        (PORT ena (2085:2085:2085) (2056:2056:2056))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (845:845:845))
        (PORT datab (915:915:915) (985:985:985))
        (PORT datad (426:426:426) (476:476:476))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (296:296:296))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT asdata (1142:1142:1142) (1139:1139:1139))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1680:1680:1680) (1636:1636:1636))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1378:1378:1378))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (2143:2143:2143) (2179:2179:2179))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (854:854:854) (901:901:901))
        (PORT datad (1075:1075:1075) (1104:1104:1104))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (817:817:817))
        (PORT datab (560:560:560) (590:590:590))
        (PORT datac (1105:1105:1105) (1166:1166:1166))
        (PORT datad (737:737:737) (757:757:757))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (916:916:916))
        (PORT datab (773:773:773) (765:765:765))
        (PORT datac (751:751:751) (763:763:763))
        (PORT datad (457:457:457) (506:506:506))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2120:2120:2120))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (724:724:724))
        (PORT datab (1688:1688:1688) (1688:1688:1688))
        (PORT datac (309:309:309) (393:393:393))
        (PORT datad (1039:1039:1039) (1022:1022:1022))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1208:1208:1208))
        (PORT datab (562:562:562) (592:592:592))
        (PORT datad (409:409:409) (421:421:421))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (431:431:431))
        (PORT datab (698:698:698) (709:709:709))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1137:1137:1137) (1107:1107:1107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (472:472:472))
        (PORT datab (328:328:328) (435:435:435))
        (PORT datac (287:287:287) (384:384:384))
        (PORT datad (303:303:303) (395:395:395))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (311:311:311))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (858:858:858) (919:919:919))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (471:471:471))
        (PORT datab (328:328:328) (436:436:436))
        (PORT datac (290:290:290) (387:387:387))
        (PORT datad (306:306:306) (399:399:399))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (436:436:436))
        (PORT datac (307:307:307) (425:425:425))
        (PORT datad (300:300:300) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (472:472:472))
        (PORT datab (328:328:328) (436:436:436))
        (PORT datac (289:289:289) (385:385:385))
        (PORT datad (305:305:305) (398:398:398))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (474:474:474))
        (PORT datab (261:261:261) (306:306:306))
        (PORT datad (229:229:229) (265:265:265))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2156:2156:2156))
        (PORT asdata (668:668:668) (748:748:748))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (1472:1472:1472) (1453:1453:1453))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (429:429:429) (483:483:483))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (252:252:252) (332:332:332))
        (PORT datad (658:658:658) (687:687:687))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (849:849:849))
        (PORT datac (462:462:462) (519:519:519))
        (PORT datad (454:454:454) (504:504:504))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1014:1014:1014) (994:994:994))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (737:737:737))
        (PORT datab (1052:1052:1052) (1068:1068:1068))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1802:1802:1802) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1802:1802:1802) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (406:406:406))
        (PORT datad (1071:1071:1071) (1111:1111:1111))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1212:1212:1212))
        (PORT datab (559:559:559) (589:589:589))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (1334:1334:1334) (1315:1315:1315))
        (PORT clrn (2149:2149:2149) (2118:2118:2118))
        (PORT ena (1704:1704:1704) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (2254:2254:2254) (2176:2176:2176))
        (PORT clrn (2149:2149:2149) (2118:2118:2118))
        (PORT ena (1704:1704:1704) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (1015:1015:1015) (996:996:996))
        (PORT clrn (2149:2149:2149) (2118:2118:2118))
        (PORT ena (1704:1704:1704) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (1352:1352:1352) (1334:1334:1334))
        (PORT clrn (2149:2149:2149) (2118:2118:2118))
        (PORT ena (1704:1704:1704) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (1858:1858:1858) (1789:1789:1789))
        (PORT clrn (2149:2149:2149) (2118:2118:2118))
        (PORT ena (1704:1704:1704) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (1043:1043:1043) (1030:1030:1030))
        (PORT clrn (2149:2149:2149) (2118:2118:2118))
        (PORT ena (1704:1704:1704) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (1350:1350:1350) (1331:1331:1331))
        (PORT clrn (2149:2149:2149) (2118:2118:2118))
        (PORT ena (1704:1704:1704) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (1049:1049:1049) (1036:1036:1036))
        (PORT clrn (2149:2149:2149) (2118:2118:2118))
        (PORT ena (1704:1704:1704) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (1370:1370:1370) (1336:1336:1336))
        (PORT clrn (2149:2149:2149) (2118:2118:2118))
        (PORT ena (1704:1704:1704) (1644:1644:1644))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT asdata (1087:1087:1087) (1079:1079:1079))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1660:1660:1660) (1596:1596:1596))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT asdata (1357:1357:1357) (1331:1331:1331))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1660:1660:1660) (1596:1596:1596))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT asdata (1085:1085:1085) (1077:1077:1077))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1660:1660:1660) (1596:1596:1596))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT asdata (1119:1119:1119) (1106:1106:1106))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1660:1660:1660) (1596:1596:1596))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT asdata (1009:1009:1009) (988:988:988))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1660:1660:1660) (1596:1596:1596))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT asdata (785:785:785) (786:786:786))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1660:1660:1660) (1596:1596:1596))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT asdata (1058:1058:1058) (1037:1037:1037))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1660:1660:1660) (1596:1596:1596))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT asdata (1105:1105:1105) (1101:1101:1101))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1660:1660:1660) (1596:1596:1596))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (661:661:661))
        (PORT datab (455:455:455) (461:461:461))
        (PORT datac (379:379:379) (397:397:397))
        (PORT datad (380:380:380) (389:389:389))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (744:744:744) (748:748:748))
        (PORT datad (709:709:709) (714:714:714))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (972:972:972))
        (PORT datab (972:972:972) (979:979:979))
        (PORT datac (401:401:401) (407:407:407))
        (PORT datad (726:726:726) (724:724:724))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (481:481:481))
        (PORT datab (687:687:687) (687:687:687))
        (PORT datac (418:418:418) (431:431:431))
        (PORT datad (388:388:388) (401:401:401))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (690:690:690))
        (PORT datab (460:460:460) (470:470:470))
        (PORT datac (418:418:418) (431:431:431))
        (PORT datad (637:637:637) (623:623:623))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (380:380:380) (389:389:389))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1306:1306:1306))
        (PORT datab (1391:1391:1391) (1370:1370:1370))
        (PORT datac (822:822:822) (883:883:883))
        (PORT datad (215:215:215) (241:241:241))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (819:819:819))
        (PORT datab (563:563:563) (594:594:594))
        (PORT datac (1101:1101:1101) (1161:1161:1161))
        (PORT datad (735:735:735) (755:755:755))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (416:416:416))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (821:821:821))
        (PORT datab (782:782:782) (796:796:796))
        (PORT datac (524:524:524) (564:564:564))
        (PORT datad (1006:1006:1006) (984:984:984))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1148:1148:1148))
        (PORT datab (1078:1078:1078) (1110:1110:1110))
        (PORT datac (1012:1012:1012) (1012:1012:1012))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1150:1150:1150))
        (PORT datab (1080:1080:1080) (1113:1113:1113))
        (PORT datac (1015:1015:1015) (1015:1015:1015))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1149:1149:1149))
        (PORT datab (1079:1079:1079) (1112:1112:1112))
        (PORT datac (1014:1014:1014) (1014:1014:1014))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (818:818:818))
        (PORT datab (1034:1034:1034) (1020:1020:1020))
        (PORT datac (519:519:519) (558:558:558))
        (PORT datad (736:736:736) (756:756:756))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1149:1149:1149))
        (PORT datab (1078:1078:1078) (1111:1111:1111))
        (PORT datac (1013:1013:1013) (1013:1013:1013))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1150:1150:1150))
        (PORT datab (1080:1080:1080) (1113:1113:1113))
        (PORT datac (1015:1015:1015) (1016:1016:1016))
        (PORT datad (378:378:378) (384:384:384))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1148:1148:1148))
        (PORT datab (1077:1077:1077) (1109:1109:1109))
        (PORT datac (1011:1011:1011) (1011:1011:1011))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1147:1147:1147))
        (PORT datab (1077:1077:1077) (1109:1109:1109))
        (PORT datac (1010:1010:1010) (1010:1010:1010))
        (PORT datad (373:373:373) (378:378:378))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1323:1323:1323))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (1630:1630:1630) (1635:1635:1635))
        (PORT datad (1079:1079:1079) (1091:1091:1091))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (466:466:466))
        (PORT datab (1239:1239:1239) (1247:1247:1247))
        (PORT datac (1631:1631:1631) (1636:1636:1636))
        (PORT datad (1079:1079:1079) (1091:1091:1091))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1679:1679:1679))
        (PORT datab (1128:1128:1128) (1134:1134:1134))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (1191:1191:1191) (1204:1204:1204))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1239:1239:1239) (1247:1247:1247))
        (PORT datac (1631:1631:1631) (1636:1636:1636))
        (PORT datad (1079:1079:1079) (1091:1091:1091))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1681:1681:1681))
        (PORT datab (1128:1128:1128) (1134:1134:1134))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1191:1191:1191) (1205:1205:1205))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1239:1239:1239) (1247:1247:1247))
        (PORT datac (1630:1630:1630) (1635:1635:1635))
        (PORT datad (1079:1079:1079) (1091:1091:1091))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1239:1239:1239) (1247:1247:1247))
        (PORT datac (1631:1631:1631) (1636:1636:1636))
        (PORT datad (1079:1079:1079) (1091:1091:1091))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (725:725:725))
        (PORT datab (320:320:320) (371:371:371))
        (PORT datac (680:680:680) (680:680:680))
        (PORT datad (936:936:936) (904:904:904))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (821:821:821))
        (PORT datab (795:795:795) (791:791:791))
        (PORT datac (524:524:524) (563:563:563))
        (PORT datad (733:733:733) (754:754:754))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2156:2156:2156))
        (PORT asdata (668:668:668) (748:748:748))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (1472:1472:1472) (1453:1453:1453))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (1472:1472:1472) (1453:1453:1453))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2156:2156:2156))
        (PORT asdata (667:667:667) (747:747:747))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (1472:1472:1472) (1453:1453:1453))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (1472:1472:1472) (1453:1453:1453))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2123:2123:2123))
        (PORT ena (1472:1472:1472) (1453:1453:1453))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (1165:1165:1165) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (1165:1165:1165) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (1165:1165:1165) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2180:2180:2180))
        (PORT asdata (666:666:666) (747:747:747))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (1165:1165:1165) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (1165:1165:1165) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2180:2180:2180))
        (PORT asdata (667:667:667) (748:748:748))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (1165:1165:1165) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (1165:1165:1165) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2123:2123:2123))
        (PORT ena (1456:1456:1456) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2123:2123:2123))
        (PORT ena (1456:1456:1456) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1348:1348:1348) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (384:384:384))
        (PORT datab (291:291:291) (344:344:344))
        (PORT datac (230:230:230) (261:261:261))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2125:2125:2125) (2095:2095:2095))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2735:2735:2735) (2713:2713:2713))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (1112:1112:1112) (1133:1133:1133))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT asdata (1189:1189:1189) (1243:1243:1243))
        (PORT ena (1458:1458:1458) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT asdata (1191:1191:1191) (1246:1246:1246))
        (PORT ena (1535:1535:1535) (1520:1520:1520))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (851:851:851))
        (PORT datab (918:918:918) (988:988:988))
        (PORT datac (737:737:737) (782:782:782))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT asdata (662:662:662) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2120:2120:2120))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1359:1359:1359))
        (PORT datab (1352:1352:1352) (1361:1361:1361))
        (PORT datac (1252:1252:1252) (1263:1263:1263))
        (PORT datad (759:759:759) (810:810:810))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (581:581:581))
        (PORT datab (1622:1622:1622) (1633:1633:1633))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1680:1680:1680) (1636:1636:1636))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1378:1378:1378))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (2141:2141:2141) (2177:2177:2177))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (914:914:914))
        (PORT datab (1150:1150:1150) (1169:1169:1169))
        (PORT datac (711:711:711) (716:716:716))
        (PORT datad (309:309:309) (395:395:395))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (402:402:402))
        (PORT datad (292:292:292) (370:370:370))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1137:1137:1137) (1107:1107:1107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (472:472:472))
        (PORT datab (328:328:328) (435:435:435))
        (PORT datac (288:288:288) (384:384:384))
        (PORT datad (303:303:303) (396:396:396))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (384:384:384))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datac (860:860:860) (921:921:921))
        (PORT datad (229:229:229) (264:264:264))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (839:839:839))
        (PORT datac (268:268:268) (358:358:358))
        (PORT datad (1365:1365:1365) (1380:1380:1380))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2729:2729:2729) (2651:2651:2651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2729:2729:2729) (2651:2651:2651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT asdata (1176:1176:1176) (1221:1221:1221))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2729:2729:2729) (2651:2651:2651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT asdata (847:847:847) (897:897:897))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2729:2729:2729) (2651:2651:2651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT asdata (892:892:892) (938:938:938))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2729:2729:2729) (2651:2651:2651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT asdata (1095:1095:1095) (1108:1108:1108))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2729:2729:2729) (2651:2651:2651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2729:2729:2729) (2651:2651:2651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2729:2729:2729) (2651:2651:2651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT asdata (668:668:668) (748:748:748))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2729:2729:2729) (2651:2651:2651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT asdata (839:839:839) (888:888:888))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2769:2769:2769) (2703:2703:2703))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2769:2769:2769) (2703:2703:2703))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT asdata (854:854:854) (897:897:897))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2769:2769:2769) (2703:2703:2703))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT ena (2136:2136:2136) (2102:2102:2102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT asdata (670:670:670) (750:750:750))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT ena (2136:2136:2136) (2102:2102:2102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT asdata (1192:1192:1192) (1235:1235:1235))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT ena (2136:2136:2136) (2102:2102:2102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT ena (2136:2136:2136) (2102:2102:2102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT asdata (672:672:672) (753:753:753))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT ena (2136:2136:2136) (2102:2102:2102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT ena (2136:2136:2136) (2102:2102:2102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2769:2769:2769) (2703:2703:2703))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2769:2769:2769) (2703:2703:2703))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2769:2769:2769) (2703:2703:2703))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT asdata (863:863:863) (918:918:918))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2769:2769:2769) (2703:2703:2703))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (2732:2732:2732) (2668:2668:2668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT asdata (668:668:668) (749:749:749))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2769:2769:2769) (2703:2703:2703))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (2732:2732:2732) (2668:2668:2668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (2732:2732:2732) (2668:2668:2668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT asdata (668:668:668) (748:748:748))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (2732:2732:2732) (2668:2668:2668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (2732:2732:2732) (2668:2668:2668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT ena (2350:2350:2350) (2287:2287:2287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT asdata (668:668:668) (748:748:748))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (2732:2732:2732) (2668:2668:2668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2757:2757:2757) (2688:2688:2688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2757:2757:2757) (2688:2688:2688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2757:2757:2757) (2688:2688:2688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT asdata (678:678:678) (765:765:765))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT ena (2350:2350:2350) (2287:2287:2287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT ena (2350:2350:2350) (2287:2287:2287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT ena (2350:2350:2350) (2287:2287:2287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT asdata (677:677:677) (762:762:762))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT ena (2350:2350:2350) (2287:2287:2287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT asdata (669:669:669) (750:750:750))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT ena (2350:2350:2350) (2287:2287:2287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT ena (2350:2350:2350) (2287:2287:2287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT asdata (671:671:671) (752:752:752))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1802:1802:1802) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1802:1802:1802) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (913:913:913))
        (PORT datab (1151:1151:1151) (1171:1171:1171))
        (PORT datac (490:490:490) (555:555:555))
        (PORT datad (717:717:717) (720:720:720))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1664:1664:1664))
        (PORT datab (321:321:321) (373:373:373))
        (PORT datac (418:418:418) (432:432:432))
        (PORT datad (264:264:264) (305:305:305))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1665:1665:1665))
        (PORT datab (319:319:319) (370:370:370))
        (PORT datac (421:421:421) (436:436:436))
        (PORT datad (263:263:263) (303:303:303))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (912:912:912))
        (PORT datab (1152:1152:1152) (1172:1172:1172))
        (PORT datac (986:986:986) (981:981:981))
        (PORT datad (310:310:310) (395:395:395))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (913:913:913))
        (PORT datab (1150:1150:1150) (1170:1170:1170))
        (PORT datac (489:489:489) (555:555:555))
        (PORT datad (742:742:742) (744:744:744))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (448:448:448))
        (PORT datab (289:289:289) (337:337:337))
        (PORT datac (818:818:818) (878:878:878))
        (PORT datad (281:281:281) (323:323:323))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (915:915:915))
        (PORT datab (1149:1149:1149) (1168:1168:1168))
        (PORT datac (490:490:490) (555:555:555))
        (PORT datad (721:721:721) (728:728:728))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (449:449:449))
        (PORT datab (293:293:293) (341:341:341))
        (PORT datac (821:821:821) (881:881:881))
        (PORT datad (286:286:286) (328:328:328))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (915:915:915))
        (PORT datab (1148:1148:1148) (1167:1167:1167))
        (PORT datac (723:723:723) (732:732:732))
        (PORT datad (309:309:309) (394:394:394))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2269:2269:2269) (2202:2202:2202))
        (PORT datab (971:971:971) (977:977:977))
        (PORT datac (821:821:821) (882:882:882))
        (PORT datad (262:262:262) (302:302:302))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (911:911:911))
        (PORT datab (1154:1154:1154) (1174:1174:1174))
        (PORT datac (937:937:937) (908:908:908))
        (PORT datad (311:311:311) (396:396:396))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (915:915:915))
        (PORT datab (1149:1149:1149) (1168:1168:1168))
        (PORT datac (490:490:490) (555:555:555))
        (PORT datad (706:706:706) (710:710:710))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (912:912:912))
        (PORT datab (1152:1152:1152) (1172:1172:1172))
        (PORT datac (746:746:746) (750:750:750))
        (PORT datad (310:310:310) (395:395:395))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (758:758:758))
        (PORT datab (802:802:802) (810:810:810))
        (PORT datac (801:801:801) (857:857:857))
        (PORT datad (409:409:409) (418:418:418))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (442:442:442))
        (PORT datab (832:832:832) (889:889:889))
        (PORT datac (763:763:763) (769:769:769))
        (PORT datad (437:437:437) (446:446:446))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (663:663:663))
        (PORT datab (797:797:797) (805:805:805))
        (PORT datac (798:798:798) (854:854:854))
        (PORT datad (436:436:436) (445:445:445))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1348:1348:1348) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (347:347:347))
        (PORT datac (257:257:257) (338:338:338))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2125:2125:2125) (2095:2095:2095))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2735:2735:2735) (2713:2713:2713))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (1119:1119:1119) (1142:1142:1142))
        (PORT datad (430:430:430) (471:471:471))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1458:1458:1458) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1535:1535:1535) (1520:1520:1520))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (884:884:884))
        (PORT datab (917:917:917) (987:987:987))
        (PORT datac (763:763:763) (811:811:811))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1121:1121:1121))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (805:805:805) (851:851:851))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (416:416:416))
        (PORT datab (1069:1069:1069) (1108:1108:1108))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (756:756:756) (754:754:754))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (404:404:404))
        (PORT datab (302:302:302) (394:394:394))
        (PORT datac (269:269:269) (357:357:357))
        (PORT datad (271:271:271) (351:351:351))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (270:270:270) (358:358:358))
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1680:1680:1680) (1636:1636:1636))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1378:1378:1378))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (2140:2140:2140) (2176:2176:2176))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (471:471:471))
        (PORT datab (4774:4774:4774) (4708:4708:4708))
        (PORT datac (853:853:853) (912:912:912))
        (PORT datad (308:308:308) (400:400:400))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1802:1802:1802) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT asdata (662:662:662) (737:737:737))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1802:1802:1802) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1420:1420:1420) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (832:832:832))
        (PORT datab (292:292:292) (344:344:344))
        (PORT datad (669:669:669) (702:702:702))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2125:2125:2125) (2095:2095:2095))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2735:2735:2735) (2713:2713:2713))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (1114:1114:1114) (1137:1137:1137))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1458:1458:1458) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1535:1535:1535) (1520:1520:1520))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (916:916:916) (986:986:986))
        (PORT datac (758:758:758) (805:805:805))
        (PORT datad (715:715:715) (762:762:762))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT asdata (1212:1212:1212) (1256:1256:1256))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1680:1680:1680) (1636:1636:1636))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1378:1378:1378))
        (PORT datab (2191:2191:2191) (2220:2220:2220))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1802:1802:1802) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1802:1802:1802) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1420:1420:1420) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (713:713:713) (729:729:729))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2125:2125:2125) (2095:2095:2095))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2735:2735:2735) (2713:2713:2713))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (1113:1113:1113) (1135:1135:1135))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT asdata (1176:1176:1176) (1214:1214:1214))
        (PORT ena (2032:2032:2032) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT asdata (1175:1175:1175) (1213:1213:1213))
        (PORT ena (2102:2102:2102) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (553:553:553))
        (PORT datac (1131:1131:1131) (1174:1174:1174))
        (PORT datad (454:454:454) (506:506:506))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1680:1680:1680) (1636:1636:1636))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1377:1377:1377))
        (PORT datab (2194:2194:2194) (2223:2223:2223))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1802:1802:1802) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1420:1420:1420) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (773:773:773))
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2125:2125:2125) (2095:2095:2095))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2735:2735:2735) (2713:2713:2713))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (1118:1118:1118) (1141:1141:1141))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2032:2032:2032) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2102:2102:2102) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (534:534:534))
        (PORT datab (912:912:912) (980:980:980))
        (PORT datad (458:458:458) (509:509:509))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT asdata (1099:1099:1099) (1094:1094:1094))
        (PORT clrn (2129:2129:2129) (2099:2099:2099))
        (PORT ena (1689:1689:1689) (1620:1620:1620))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1680:1680:1680) (1636:1636:1636))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1378:1378:1378))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (2144:2144:2144) (2181:2181:2181))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1802:1802:1802) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1420:1420:1420) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (711:711:711) (726:726:726))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2123:2123:2123) (2093:2093:2093))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2735:2735:2735) (2713:2713:2713))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datac (1117:1117:1117) (1139:1139:1139))
        (PORT datad (645:645:645) (677:677:677))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2032:2032:2032) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2102:2102:2102) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (911:911:911) (979:979:979))
        (PORT datac (433:433:433) (494:494:494))
        (PORT datad (426:426:426) (479:479:479))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2129:2129:2129) (2099:2099:2099))
        (PORT ena (1689:1689:1689) (1620:1620:1620))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT asdata (1144:1144:1144) (1142:1142:1142))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (1680:1680:1680) (1636:1636:1636))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (2193:2193:2193) (2223:2223:2223))
        (PORT datac (257:257:257) (337:337:337))
        (PORT datad (1340:1340:1340) (1325:1325:1325))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2158:2158:2158))
        (PORT asdata (1144:1144:1144) (1200:1200:1200))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1802:1802:1802) (1776:1776:1776))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1420:1420:1420) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (379:379:379))
        (PORT datac (703:703:703) (717:717:717))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2123:2123:2123) (2093:2093:2093))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2410:2410:2410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1380:1380:1380) (1361:1361:1361))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2032:2032:2032) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2102:2102:2102) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (911:911:911) (979:979:979))
        (PORT datac (426:426:426) (487:487:487))
        (PORT datad (454:454:454) (507:507:507))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (PORT ena (1416:1416:1416) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1378:1378:1378))
        (PORT datab (1047:1047:1047) (1060:1060:1060))
        (PORT datac (2141:2141:2141) (2178:2178:2178))
        (PORT datad (757:757:757) (802:802:802))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT ena (2350:2350:2350) (2287:2287:2287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1420:1420:1420) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (704:704:704) (718:718:718))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2123:2123:2123) (2093:2093:2093))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2410:2410:2410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (1381:1381:1381) (1362:1362:1362))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT asdata (1206:1206:1206) (1249:1249:1249))
        (PORT ena (2032:2032:2032) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT asdata (1209:1209:1209) (1251:1251:1251))
        (PORT ena (2102:2102:2102) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1156:1156:1156) (1213:1213:1213))
        (PORT datac (454:454:454) (502:502:502))
        (PORT datad (417:417:417) (465:465:465))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT asdata (1375:1375:1375) (1357:1357:1357))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (PORT ena (1484:1484:1484) (1461:1461:1461))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (525:525:525))
        (PORT datab (1447:1447:1447) (1437:1437:1437))
        (PORT datac (430:430:430) (479:479:479))
        (PORT datad (2125:2125:2125) (2146:2146:2146))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT ena (2350:2350:2350) (2287:2287:2287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1420:1420:1420) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datac (710:710:710) (725:725:725))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2123:2123:2123) (2093:2093:2093))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2410:2410:2410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (1385:1385:1385) (1367:1367:1367))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT asdata (1158:1158:1158) (1202:1202:1202))
        (PORT ena (2032:2032:2032) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT asdata (1158:1158:1158) (1202:1202:1202))
        (PORT ena (2102:2102:2102) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (521:521:521))
        (PORT datab (1159:1159:1159) (1217:1217:1217))
        (PORT datad (445:445:445) (492:492:492))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT asdata (1160:1160:1160) (1204:1204:1204))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (PORT ena (1416:1416:1416) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (2159:2159:2159) (2187:2187:2187))
        (PORT datac (987:987:987) (1007:1007:1007))
        (PORT datad (1396:1396:1396) (1391:1391:1391))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1420:1420:1420) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (702:702:702) (716:716:716))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2123:2123:2123) (2093:2093:2093))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2410:2410:2410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (1378:1378:1378) (1359:1359:1359))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2032:2032:2032) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2102:2102:2102) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (779:779:779))
        (PORT datab (1158:1158:1158) (1216:1216:1216))
        (PORT datad (442:442:442) (488:488:488))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT asdata (685:685:685) (761:761:761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (PORT ena (1484:1484:1484) (1461:1461:1461))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (774:774:774))
        (PORT datab (1445:1445:1445) (1435:1435:1435))
        (PORT datac (256:256:256) (337:337:337))
        (PORT datad (2123:2123:2123) (2144:2144:2144))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1420:1420:1420) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (712:712:712) (727:727:727))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2123:2123:2123) (2093:2093:2093))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2410:2410:2410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (1380:1380:1380) (1360:1360:1360))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2053:2053:2053) (1983:1983:1983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2032:2032:2032) (1986:1986:1986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (796:796:796) (840:840:840))
        (PORT datac (1359:1359:1359) (1381:1381:1381))
        (PORT datad (754:754:754) (798:798:798))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (PORT ena (1416:1416:1416) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1440:1440:1440) (1429:1429:1429))
        (PORT datac (986:986:986) (1022:1022:1022))
        (PORT datad (2118:2118:2118) (2138:2138:2138))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1420:1420:1420) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (709:709:709) (724:724:724))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2123:2123:2123) (2093:2093:2093))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2410:2410:2410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1425:1425:1425) (1409:1409:1409))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2053:2053:2053) (1983:1983:1983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2032:2032:2032) (1986:1986:1986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1153:1153:1153) (1209:1209:1209))
        (PORT datac (458:458:458) (513:513:513))
        (PORT datad (762:762:762) (802:802:802))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT asdata (1114:1114:1114) (1114:1114:1114))
        (PORT clrn (2129:2129:2129) (2099:2099:2099))
        (PORT ena (1689:1689:1689) (1620:1620:1620))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (PORT ena (1484:1484:1484) (1461:1461:1461))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1727:1727:1727))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1393:1393:1393) (1386:1386:1386))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1420:1420:1420) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (747:747:747) (763:763:763))
        (PORT datac (256:256:256) (336:336:336))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2123:2123:2123) (2093:2093:2093))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2410:2410:2410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (1382:1382:1382) (1363:1363:1363))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2053:2053:2053) (1983:1983:1983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2032:2032:2032) (1986:1986:1986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[13\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1152:1152:1152) (1208:1208:1208))
        (PORT datac (795:795:795) (840:840:840))
        (PORT datad (730:730:730) (776:776:776))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (PORT ena (1484:1484:1484) (1461:1461:1461))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (526:526:526))
        (PORT datab (1442:1442:1442) (1431:1431:1431))
        (PORT datac (427:427:427) (479:479:479))
        (PORT datad (2120:2120:2120) (2140:2140:2140))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1420:1420:1420) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (715:715:715) (731:731:731))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2135:2135:2135) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2410:2410:2410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (794:794:794) (838:838:838))
        (PORT datac (1384:1384:1384) (1366:1366:1366))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2053:2053:2053) (1983:1983:1983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2032:2032:2032) (1986:1986:1986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[14\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (825:825:825))
        (PORT datab (1151:1151:1151) (1207:1207:1207))
        (PORT datac (743:743:743) (794:794:794))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2129:2129:2129) (2099:2099:2099))
        (PORT ena (1689:1689:1689) (1620:1620:1620))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (PORT ena (1416:1416:1416) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (2151:2151:2151) (2179:2179:2179))
        (PORT datac (728:728:728) (773:773:773))
        (PORT datad (1390:1390:1390) (1382:1382:1382))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (767:767:767))
        (PORT datac (4718:4718:4718) (4645:4645:4645))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2135:2135:2135) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2444:2444:2444) (2435:2435:2435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1758:1758:1758) (1762:1762:1762))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT asdata (1169:1169:1169) (1216:1216:1216))
        (PORT ena (2053:2053:2053) (1983:1983:1983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT asdata (1172:1172:1172) (1220:1220:1220))
        (PORT ena (2032:2032:2032) (1986:1986:1986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[15\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (853:853:853))
        (PORT datab (1150:1150:1150) (1206:1206:1206))
        (PORT datac (731:731:731) (776:776:776))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (PORT ena (1416:1416:1416) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1727:1727:1727))
        (PORT datab (1437:1437:1437) (1426:1426:1426))
        (PORT datac (459:459:459) (514:514:514))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2135:2135:2135) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2444:2444:2444) (2435:2435:2435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1758:1758:1758) (1763:1763:1763))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2053:2053:2053) (1983:1983:1983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2032:2032:2032) (1986:1986:1986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[16\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1208:1208:1208))
        (PORT datab (816:816:816) (861:861:861))
        (PORT datac (738:738:738) (794:794:794))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (PORT ena (1484:1484:1484) (1461:1461:1461))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datab (1437:1437:1437) (1425:1425:1425))
        (PORT datac (428:428:428) (479:479:479))
        (PORT datad (2115:2115:2115) (2135:2135:2135))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2135:2135:2135) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2444:2444:2444) (2435:2435:2435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1764:1764:1764))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (256:256:256) (337:337:337))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT asdata (1151:1151:1151) (1207:1207:1207))
        (PORT ena (2053:2053:2053) (1983:1983:1983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT asdata (1151:1151:1151) (1208:1208:1208))
        (PORT ena (2032:2032:2032) (1986:1986:1986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[17\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1206:1206:1206))
        (PORT datab (766:766:766) (824:824:824))
        (PORT datad (765:765:765) (812:812:812))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT asdata (1142:1142:1142) (1138:1138:1138))
        (PORT clrn (2129:2129:2129) (2099:2099:2099))
        (PORT ena (1689:1689:1689) (1620:1620:1620))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2130:2130:2130) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1726:1726:1726))
        (PORT datab (1443:1443:1443) (1433:1433:1433))
        (PORT datac (1090:1090:1090) (1127:1127:1127))
        (PORT datad (812:812:812) (856:856:856))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2135:2135:2135) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2444:2444:2444) (2435:2435:2435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1770:1770:1770))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT asdata (1208:1208:1208) (1255:1255:1255))
        (PORT ena (1688:1688:1688) (1640:1640:1640))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT asdata (1208:1208:1208) (1255:1255:1255))
        (PORT ena (1500:1500:1500) (1482:1482:1482))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[18\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (544:544:544))
        (PORT datac (1006:1006:1006) (1034:1034:1034))
        (PORT datad (417:417:417) (464:464:464))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2130:2130:2130) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (896:896:896))
        (PORT datab (1784:1784:1784) (1816:1816:1816))
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (1394:1394:1394) (1376:1376:1376))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2135:2135:2135) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2444:2444:2444) (2435:2435:2435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1769:1769:1769))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT asdata (1467:1467:1467) (1504:1504:1504))
        (PORT ena (1688:1688:1688) (1640:1640:1640))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT asdata (1466:1466:1466) (1503:1503:1503))
        (PORT ena (1500:1500:1500) (1482:1482:1482))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[19\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1210:1210:1210))
        (PORT datab (494:494:494) (538:538:538))
        (PORT datad (428:428:428) (469:469:469))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2140:2140:2140) (2111:2111:2111))
        (PORT ena (1662:1662:1662) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2130:2130:2130) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datab (1431:1431:1431) (1425:1425:1425))
        (PORT datac (1768:1768:1768) (1807:1807:1807))
        (PORT datad (464:464:464) (520:520:520))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2135:2135:2135) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2444:2444:2444) (2435:2435:2435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1760:1760:1760) (1765:1765:1765))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (256:256:256) (336:336:336))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT asdata (1438:1438:1438) (1464:1464:1464))
        (PORT ena (1688:1688:1688) (1640:1640:1640))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT asdata (1438:1438:1438) (1465:1465:1465))
        (PORT ena (1500:1500:1500) (1482:1482:1482))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[20\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (546:546:546))
        (PORT datac (455:455:455) (505:505:505))
        (PORT datad (1107:1107:1107) (1158:1158:1158))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2130:2130:2130) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (1429:1429:1429) (1423:1423:1423))
        (PORT datac (1762:1762:1762) (1800:1800:1800))
        (PORT datad (442:442:442) (496:496:496))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2135:2135:2135) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2444:2444:2444) (2435:2435:2435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1765:1765:1765) (1772:1772:1772))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT asdata (1397:1397:1397) (1428:1428:1428))
        (PORT ena (1458:1458:1458) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT asdata (1396:1396:1396) (1427:1427:1427))
        (PORT ena (1535:1535:1535) (1520:1520:1520))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[21\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1213:1213:1213))
        (PORT datac (943:943:943) (960:960:960))
        (PORT datad (998:998:998) (1009:1009:1009))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2130:2130:2130) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (379:379:379))
        (PORT datab (1431:1431:1431) (1425:1425:1425))
        (PORT datac (1767:1767:1767) (1805:1805:1805))
        (PORT datad (778:778:778) (813:813:813))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2444:2444:2444) (2435:2435:2435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1768:1768:1768))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (667:667:667) (698:698:698))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1688:1688:1688) (1640:1640:1640))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1500:1500:1500) (1482:1482:1482))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[22\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1214:1214:1214))
        (PORT datab (451:451:451) (509:509:509))
        (PORT datad (444:444:444) (489:489:489))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT asdata (668:668:668) (749:749:749))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2130:2130:2130) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (522:522:522))
        (PORT datab (1431:1431:1431) (1425:1425:1425))
        (PORT datac (1769:1769:1769) (1807:1807:1807))
        (PORT datad (755:755:755) (808:808:808))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3108:3108:3108) (3081:3081:3081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1169:1169:1169) (1180:1180:1180))
        (PORT datac (258:258:258) (338:338:338))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1688:1688:1688) (1640:1640:1640))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1500:1500:1500) (1482:1482:1482))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[23\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1209:1209:1209))
        (PORT datab (451:451:451) (509:509:509))
        (PORT datad (447:447:447) (492:492:492))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2130:2130:2130) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1430:1430:1430) (1424:1424:1424))
        (PORT datac (1765:1765:1765) (1803:1803:1803))
        (PORT datad (752:752:752) (801:801:801))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3108:3108:3108) (3081:3081:3081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (1129:1129:1129) (1150:1150:1150))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT asdata (2272:2272:2272) (2267:2267:2267))
        (PORT ena (1688:1688:1688) (1640:1640:1640))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT asdata (2272:2272:2272) (2267:2267:2267))
        (PORT ena (1500:1500:1500) (1482:1482:1482))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[24\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (532:532:532))
        (PORT datab (911:911:911) (992:992:992))
        (PORT datad (456:456:456) (507:507:507))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT asdata (670:670:670) (751:751:751))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2130:2130:2130) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (848:848:848))
        (PORT datab (1431:1431:1431) (1425:1425:1425))
        (PORT datac (1768:1768:1768) (1806:1806:1806))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3108:3108:3108) (3081:3081:3081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (1125:1125:1125) (1145:1145:1145))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1688:1688:1688) (1640:1640:1640))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1500:1500:1500) (1482:1482:1482))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[25\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (912:912:912) (993:993:993))
        (PORT datac (464:464:464) (518:518:518))
        (PORT datad (713:713:713) (754:754:754))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2130:2130:2130) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1813:1813:1813) (1844:1844:1844))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (803:803:803) (846:846:846))
        (PORT datad (1394:1394:1394) (1376:1376:1376))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3108:3108:3108) (3081:3081:3081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (1126:1126:1126) (1146:1146:1146))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1458:1458:1458) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1535:1535:1535) (1520:1520:1520))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[26\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (912:912:912) (993:993:993))
        (PORT datac (726:726:726) (782:782:782))
        (PORT datad (760:760:760) (809:809:809))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2157:2157:2157))
        (PORT asdata (670:670:670) (751:751:751))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2139:2139:2139) (2110:2110:2110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (876:876:876))
        (PORT datab (1430:1430:1430) (1424:1424:1424))
        (PORT datac (1766:1766:1766) (1805:1805:1805))
        (PORT datad (453:453:453) (502:502:502))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3108:3108:3108) (3081:3081:3081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1128:1128:1128) (1149:1149:1149))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT asdata (1565:1565:1565) (1609:1609:1609))
        (PORT ena (1458:1458:1458) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2144:2144:2144))
        (PORT asdata (1562:1562:1562) (1606:1606:1606))
        (PORT ena (1535:1535:1535) (1520:1520:1520))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[27\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (908:908:908) (989:989:989))
        (PORT datac (750:750:750) (791:791:791))
        (PORT datad (761:761:761) (808:808:808))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2139:2139:2139) (2110:2110:2110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1848:1848:1848))
        (PORT datab (502:502:502) (548:548:548))
        (PORT datac (1595:1595:1595) (1549:1549:1549))
        (PORT datad (426:426:426) (477:477:477))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3108:3108:3108) (3081:3081:3081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (384:384:384))
        (PORT datac (1124:1124:1124) (1144:1144:1144))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT asdata (2072:2072:2072) (2095:2095:2095))
        (PORT ena (2032:2032:2032) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT asdata (2072:2072:2072) (2095:2095:2095))
        (PORT ena (2102:2102:2102) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (909:909:909) (989:989:989))
        (PORT datac (774:774:774) (833:833:833))
        (PORT datad (768:768:768) (819:819:819))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2139:2139:2139) (2110:2110:2110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datab (1783:1783:1783) (1822:1822:1822))
        (PORT datac (1589:1589:1589) (1541:1541:1541))
        (PORT datad (766:766:766) (814:814:814))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3108:3108:3108) (3081:3081:3081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (1130:1130:1130) (1151:1151:1151))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1688:1688:1688) (1640:1640:1640))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1500:1500:1500) (1482:1482:1482))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[29\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (574:574:574))
        (PORT datab (910:910:910) (990:990:990))
        (PORT datac (463:463:463) (517:517:517))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (669:669:669) (749:749:749))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2139:2139:2139) (2110:2110:2110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1849:1849:1849))
        (PORT datab (461:461:461) (518:518:518))
        (PORT datac (1594:1594:1594) (1548:1548:1548))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2116:2116:2116))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3108:3108:3108) (3081:3081:3081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (819:819:819))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1128:1128:1128) (1148:1148:1148))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2053:2053:2053) (1983:1983:1983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2032:2032:2032) (1986:1986:1986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[30\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1084:1084:1084))
        (PORT datab (908:908:908) (988:988:988))
        (PORT datad (980:980:980) (1005:1005:1005))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2139:2139:2139) (2110:2110:2110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (529:529:529))
        (PORT datab (1779:1779:1779) (1817:1817:1817))
        (PORT datac (1593:1593:1593) (1546:1546:1546))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2116:2116:2116))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2085:2085:2085) (2056:2056:2056))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (379:379:379))
        (PORT datab (1410:1410:1410) (1401:1401:1401))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1464:1464:1464))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[31\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (911:911:911) (991:991:991))
        (PORT datac (774:774:774) (824:824:824))
        (PORT datad (758:758:758) (806:806:806))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (669:669:669) (749:749:749))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2139:2139:2139) (2110:2110:2110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1825:1825:1825) (1854:1854:1854))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (1588:1588:1588) (1541:1541:1541))
        (PORT datad (769:769:769) (821:821:821))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2116:2116:2116))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2085:2085:2085) (2056:2056:2056))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1410:1410:1410) (1401:1401:1401))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1464:1464:1464))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[32\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (562:562:562))
        (PORT datab (329:329:329) (422:422:422))
        (PORT datad (430:430:430) (482:482:482))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT asdata (1080:1080:1080) (1108:1108:1108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2139:2139:2139) (2110:2110:2110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datab (1778:1778:1778) (1816:1816:1816))
        (PORT datac (1593:1593:1593) (1547:1547:1547))
        (PORT datad (432:432:432) (482:482:482))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2085:2085:2085) (2056:2056:2056))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1412:1412:1412) (1403:1403:1403))
        (PORT datad (259:259:259) (332:332:332))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2159:2159:2159))
        (PORT asdata (1174:1174:1174) (1213:1213:1213))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2159:2159:2159))
        (PORT asdata (1174:1174:1174) (1213:1213:1213))
        (PORT ena (1482:1482:1482) (1464:1464:1464))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[33\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (419:419:419))
        (PORT datac (699:699:699) (738:738:738))
        (PORT datad (453:453:453) (505:505:505))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT asdata (1087:1087:1087) (1114:1114:1114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1528:1528:1528))
        (PORT datab (1783:1783:1783) (1821:1821:1821))
        (PORT datac (1589:1589:1589) (1542:1542:1542))
        (PORT datad (440:440:440) (485:485:485))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2159:2159:2159))
        (PORT asdata (1173:1173:1173) (1220:1220:1220))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2159:2159:2159))
        (PORT asdata (1172:1172:1172) (1220:1220:1220))
        (PORT ena (1482:1482:1482) (1464:1464:1464))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[34\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (419:419:419))
        (PORT datac (426:426:426) (487:487:487))
        (PORT datad (455:455:455) (507:507:507))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT asdata (1090:1090:1090) (1117:1117:1117))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT asdata (1545:1545:1545) (1578:1578:1578))
        (PORT ena (7040:7040:7040) (7203:7203:7203))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT asdata (1774:1774:1774) (1800:1800:1800))
        (PORT ena (7040:7040:7040) (7203:7203:7203))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2189:2189:2189) (2237:2237:2237))
        (PORT datab (2632:2632:2632) (2620:2620:2620))
        (PORT datac (3337:3337:3337) (3325:3325:3325))
        (PORT datad (2080:2080:2080) (2101:2101:2101))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2421:2421:2421) (2473:2473:2473))
        (PORT datab (2102:2102:2102) (2133:2133:2133))
        (PORT datac (1704:1704:1704) (1681:1681:1681))
        (PORT datad (2137:2137:2137) (2184:2184:2184))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT asdata (2069:2069:2069) (2084:2084:2084))
        (PORT ena (7040:7040:7040) (7203:7203:7203))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2072:2072:2072) (2097:2097:2097))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (2241:2241:2241))
        (PORT datab (2419:2419:2419) (2386:2386:2386))
        (PORT datac (2426:2426:2426) (2399:2399:2399))
        (PORT datad (2066:2066:2066) (2086:2086:2086))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (2240:2240:2240))
        (PORT datab (2194:2194:2194) (2134:2134:2134))
        (PORT datac (3382:3382:3382) (3411:3411:3411))
        (PORT datad (2069:2069:2069) (2089:2089:2089))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1387:1387:1387))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|address_reg_b\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT asdata (857:857:857) (898:898:898))
        (PORT ena (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (405:405:405))
        (PORT datab (304:304:304) (396:396:396))
        (PORT datac (270:270:270) (359:359:359))
        (PORT datad (273:273:273) (353:353:353))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1126:1126:1126))
        (PORT datab (822:822:822) (875:875:875))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1513:1513:1513) (1561:1561:1561))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (803:803:803))
        (PORT datab (1107:1107:1107) (1107:1107:1107))
        (PORT datac (253:253:253) (332:332:332))
        (PORT datad (313:313:313) (401:401:401))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1512:1512:1512))
        (PORT datab (1771:1771:1771) (1813:1813:1813))
        (PORT datac (2279:2279:2279) (2227:2227:2227))
        (PORT datad (1704:1704:1704) (1729:1729:1729))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1734:1734:1734) (1768:1768:1768))
        (PORT datab (714:714:714) (723:723:723))
        (PORT datac (1358:1358:1358) (1347:1347:1347))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (804:804:804))
        (PORT datab (805:805:805) (805:805:805))
        (PORT datac (2030:2030:2030) (2038:2038:2038))
        (PORT datad (315:315:315) (403:403:403))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1770:1770:1770))
        (PORT datab (2498:2498:2498) (2462:2462:2462))
        (PORT datac (2336:2336:2336) (2359:2359:2359))
        (PORT datad (1694:1694:1694) (1718:1718:1718))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1769:1769:1769))
        (PORT datab (3074:3074:3074) (3155:3155:3155))
        (PORT datac (2089:2089:2089) (2098:2098:2098))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (803:803:803))
        (PORT datab (2065:2065:2065) (2074:2074:2074))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (971:971:971) (964:964:964))
        (PORT datad (398:398:398) (410:410:410))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT asdata (1095:1095:1095) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (839:839:839))
        (PORT datab (370:370:370) (486:486:486))
        (PORT datac (1729:1729:1729) (1715:1715:1715))
        (PORT datad (1040:1040:1040) (1033:1033:1033))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2561:2561:2561) (2398:2398:2398))
        (PORT datab (3039:3039:3039) (3007:3007:3007))
        (PORT datad (343:343:343) (449:449:449))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (993:993:993) (1015:1015:1015))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2439:2439:2439) (2408:2408:2408))
        (PORT datab (378:378:378) (496:496:496))
        (PORT datac (715:715:715) (779:779:779))
        (PORT datad (2697:2697:2697) (2754:2754:2754))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (827:827:827))
        (PORT datab (379:379:379) (497:497:497))
        (PORT datac (3766:3766:3766) (3700:3700:3700))
        (PORT datad (2755:2755:2755) (2798:2798:2798))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (428:428:428))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (993:993:993) (1016:1016:1016))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1060:1060:1060))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (731:731:731) (757:757:757))
        (PORT datad (316:316:316) (404:404:404))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2622:2622:2622) (2781:2781:2781))
        (PORT datab (2244:2244:2244) (2208:2208:2208))
        (PORT datac (1988:1988:1988) (2000:2000:2000))
        (PORT datad (2402:2402:2402) (2456:2456:2456))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2621:2621:2621) (2779:2779:2779))
        (PORT datab (1735:1735:1735) (1708:1708:1708))
        (PORT datac (1461:1461:1461) (1392:1392:1392))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (806:806:806))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2026:2026:2026) (2034:2034:2034))
        (PORT datad (319:319:319) (408:408:408))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2624:2624:2624) (2783:2783:2783))
        (PORT datab (2793:2793:2793) (2765:2765:2765))
        (PORT datac (1988:1988:1988) (2000:2000:2000))
        (PORT datad (1450:1450:1450) (1495:1495:1495))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2625:2625:2625) (2784:2784:2784))
        (PORT datab (3433:3433:3433) (3392:3392:3392))
        (PORT datac (1176:1176:1176) (1103:1103:1103))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (396:396:396) (408:408:408))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2365w\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (483:483:483) (538:538:538))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2403w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (372:372:372))
        (PORT datab (419:419:419) (553:553:553))
        (PORT datad (373:373:373) (488:488:488))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2393w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (370:370:370))
        (PORT datab (422:422:422) (556:556:556))
        (PORT datad (519:519:519) (602:602:602))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2383w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (379:379:379))
        (PORT datab (422:422:422) (552:552:552))
        (PORT datad (527:527:527) (612:612:612))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2372w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (377:377:377))
        (PORT datab (419:419:419) (548:548:548))
        (PORT datac (309:309:309) (405:405:405))
        (PORT datad (373:373:373) (492:492:492))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2433w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (378:378:378))
        (PORT datab (421:421:421) (550:550:550))
        (PORT datac (309:309:309) (405:405:405))
        (PORT datad (371:371:371) (491:491:491))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2413w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (371:371:371))
        (PORT datab (407:407:407) (535:535:535))
        (PORT datac (305:305:305) (401:401:401))
        (PORT datad (384:384:384) (505:505:505))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2443w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (379:379:379))
        (PORT datab (423:423:423) (553:553:553))
        (PORT datac (310:310:310) (407:407:407))
        (PORT datad (369:369:369) (488:488:488))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2423w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (370:370:370))
        (PORT datab (405:405:405) (532:532:532))
        (PORT datac (305:305:305) (400:400:400))
        (PORT datad (386:386:386) (508:508:508))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2267w\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (761:761:761) (813:813:813))
        (PORT datad (758:758:758) (809:809:809))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2333w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (662:662:662))
        (PORT datab (413:413:413) (546:546:546))
        (PORT datac (721:721:721) (745:745:745))
        (PORT datad (380:380:380) (496:496:496))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2343w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (659:659:659))
        (PORT datab (417:417:417) (551:551:551))
        (PORT datac (718:718:718) (742:742:742))
        (PORT datad (375:375:375) (490:490:490))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2323w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (660:660:660))
        (PORT datab (416:416:416) (550:550:550))
        (PORT datac (718:718:718) (743:743:743))
        (PORT datad (376:376:376) (492:492:492))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2353w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (662:662:662))
        (PORT datab (414:414:414) (548:548:548))
        (PORT datac (720:720:720) (745:745:745))
        (PORT datad (379:379:379) (495:495:495))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2293w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (658:658:658))
        (PORT datab (418:418:418) (552:552:552))
        (PORT datac (717:717:717) (741:741:741))
        (PORT datad (374:374:374) (489:489:489))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2303w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (663:663:663))
        (PORT datab (411:411:411) (544:544:544))
        (PORT datac (721:721:721) (746:746:746))
        (PORT datad (381:381:381) (497:497:497))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2276w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (664:664:664))
        (PORT datab (411:411:411) (544:544:544))
        (PORT datac (722:722:722) (747:747:747))
        (PORT datad (382:382:382) (498:498:498))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode2313w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (872:872:872))
        (PORT datab (701:701:701) (696:696:696))
        (PORT datac (766:766:766) (809:809:809))
        (PORT datad (757:757:757) (805:805:805))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (842:842:842))
        (PORT datab (368:368:368) (484:484:484))
        (PORT datac (1598:1598:1598) (1577:1577:1577))
        (PORT datad (2719:2719:2719) (2743:2743:2743))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (831:831:831))
        (PORT datab (2793:2793:2793) (2832:2832:2832))
        (PORT datac (2534:2534:2534) (2373:2373:2373))
        (PORT datad (341:341:341) (447:447:447))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1116:1116:1116))
        (PORT datab (2323:2323:2323) (2281:2281:2281))
        (PORT datac (725:725:725) (792:792:792))
        (PORT datad (336:336:336) (440:440:440))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2419:2419:2419) (2391:2391:2391))
        (PORT datab (1772:1772:1772) (1814:1814:1814))
        (PORT datac (2445:2445:2445) (2427:2427:2427))
        (PORT datad (1701:1701:1701) (1725:1725:1725))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (418:418:418))
        (PORT datab (1024:1024:1024) (1055:1055:1055))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1065:1065:1065) (1062:1062:1062))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (806:806:806))
        (PORT datab (1002:1002:1002) (1028:1028:1028))
        (PORT datac (1038:1038:1038) (1035:1035:1035))
        (PORT datad (320:320:320) (408:408:408))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1289:1289:1289))
        (PORT datab (1044:1044:1044) (1105:1105:1105))
        (PORT datac (2548:2548:2548) (2508:2508:2508))
        (PORT datad (1054:1054:1054) (1076:1076:1076))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1017:1017:1017))
        (PORT datab (960:960:960) (916:916:916))
        (PORT datac (1007:1007:1007) (1063:1063:1063))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (807:807:807))
        (PORT datab (1368:1368:1368) (1395:1395:1395))
        (PORT datac (2024:2024:2024) (2031:2031:2031))
        (PORT datad (322:322:322) (410:410:410))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2622:2622:2622) (2781:2781:2781))
        (PORT datab (1064:1064:1064) (1065:1065:1065))
        (PORT datac (1989:1989:1989) (2001:2001:2001))
        (PORT datad (2527:2527:2527) (2610:2610:2610))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2627:2627:2627) (2787:2787:2787))
        (PORT datab (2456:2456:2456) (2411:2411:2411))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1393:1393:1393) (1380:1380:1380))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (398:398:398) (409:409:409))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (894:894:894))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (1073:1073:1073) (1078:1078:1078))
        (PORT datad (791:791:791) (838:838:838))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (406:406:406))
        (PORT datab (304:304:304) (397:397:397))
        (PORT datac (270:270:270) (359:359:359))
        (PORT datad (273:273:273) (353:353:353))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (440:440:440))
        (PORT datac (1478:1478:1478) (1527:1527:1527))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1862:1862:1862) (1847:1847:1847))
        (PORT datab (1738:1738:1738) (1731:1731:1731))
        (PORT datac (1007:1007:1007) (1064:1064:1064))
        (PORT datad (1053:1053:1053) (1075:1075:1075))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1705:1705:1705))
        (PORT datab (1039:1039:1039) (1098:1098:1098))
        (PORT datac (3001:3001:3001) (2994:2994:2994))
        (PORT datad (1057:1057:1057) (1079:1079:1079))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (1007:1007:1007) (1039:1039:1039))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2365:2365:2365) (2339:2339:2339))
        (PORT datab (1041:1041:1041) (1101:1101:1101))
        (PORT datac (1795:1795:1795) (1845:1845:1845))
        (PORT datad (1056:1056:1056) (1079:1079:1079))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3203:3203:3203) (3154:3154:3154))
        (PORT datab (1050:1050:1050) (1111:1111:1111))
        (PORT datac (2740:2740:2740) (2774:2774:2774))
        (PORT datad (1051:1051:1051) (1074:1074:1074))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1003:1003:1003) (1034:1034:1034))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (746:746:746))
        (PORT datab (1425:1425:1425) (1421:1421:1421))
        (PORT datac (1109:1109:1109) (1147:1147:1147))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2497:2497:2497) (2469:2469:2469))
        (PORT datab (1682:1682:1682) (1716:1716:1716))
        (PORT datac (1383:1383:1383) (1429:1429:1429))
        (PORT datad (2724:2724:2724) (2667:2667:2667))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1910:1910:1910) (1891:1891:1891))
        (PORT datac (1065:1065:1065) (1066:1066:1066))
        (PORT datad (1646:1646:1646) (1672:1672:1672))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1416:1416:1416))
        (PORT datab (1426:1426:1426) (1422:1422:1422))
        (PORT datac (1107:1107:1107) (1146:1146:1146))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1937:1937:1937))
        (PORT datab (3126:3126:3126) (3210:3210:3210))
        (PORT datac (1366:1366:1366) (1392:1392:1392))
        (PORT datad (1655:1655:1655) (1692:1692:1692))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3604:3604:3604) (3527:3527:3527))
        (PORT datab (1961:1961:1961) (1928:1928:1928))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1871:1871:1871) (1885:1885:1885))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1804:1804:1804))
        (PORT datab (1039:1039:1039) (1040:1040:1040))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2469:2469:2469) (2470:2470:2470))
        (PORT datab (2088:2088:2088) (2046:2046:2046))
        (PORT datac (998:998:998) (1053:1053:1053))
        (PORT datad (1058:1058:1058) (1081:1081:1081))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2677:2677:2677) (2535:2535:2535))
        (PORT datab (2846:2846:2846) (2941:2941:2941))
        (PORT datac (1010:1010:1010) (1067:1067:1067))
        (PORT datad (1051:1051:1051) (1074:1074:1074))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1052:1052:1052) (1080:1080:1080))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1302:1302:1302))
        (PORT datab (1042:1042:1042) (1103:1103:1103))
        (PORT datac (1574:1574:1574) (1515:1515:1515))
        (PORT datad (1055:1055:1055) (1078:1078:1078))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1651:1651:1651))
        (PORT datab (1048:1048:1048) (1109:1109:1109))
        (PORT datac (2338:2338:2338) (2357:2357:2357))
        (PORT datad (1052:1052:1052) (1075:1075:1075))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1009:1009:1009) (1041:1041:1041))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (795:795:795))
        (PORT datab (1427:1427:1427) (1424:1424:1424))
        (PORT datac (1102:1102:1102) (1140:1140:1140))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2137:2137:2137))
        (PORT datab (1863:1863:1863) (1897:1897:1897))
        (PORT datac (2251:2251:2251) (2214:2214:2214))
        (PORT datad (2598:2598:2598) (2763:2763:2763))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2525:2525:2525) (2683:2683:2683))
        (PORT datab (1400:1400:1400) (1397:1397:1397))
        (PORT datac (1976:1976:1976) (1985:1985:1985))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1416:1416:1416))
        (PORT datab (1427:1427:1427) (1423:1423:1423))
        (PORT datac (1104:1104:1104) (1142:1142:1142))
        (PORT datad (1272:1272:1272) (1249:1249:1249))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2137:2137:2137))
        (PORT datab (2633:2633:2633) (2811:2811:2811))
        (PORT datac (2029:2029:2029) (1962:1962:1962))
        (PORT datad (1861:1861:1861) (1816:1816:1816))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (1858:1858:1858))
        (PORT datab (2641:2641:2641) (2820:2820:2820))
        (PORT datac (1940:1940:1940) (1902:1902:1902))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1331:1331:1331) (1305:1305:1305))
        (PORT datad (1007:1007:1007) (1000:1000:1000))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (766:766:766))
        (PORT datab (2216:2216:2216) (2351:2351:2351))
        (PORT datac (2270:2270:2270) (2301:2301:2301))
        (PORT datad (2079:2079:2079) (1979:1979:1979))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1730:1730:1730))
        (PORT datab (2208:2208:2208) (2342:2342:2342))
        (PORT datac (2277:2277:2277) (2310:2310:2310))
        (PORT datad (2082:2082:2082) (1979:1979:1979))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2284:2284:2284) (2309:2309:2309))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (1936:1936:1936))
        (PORT datab (2210:2210:2210) (2344:2344:2344))
        (PORT datac (2276:2276:2276) (2309:2309:2309))
        (PORT datad (1120:1120:1120) (1110:1110:1110))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1853:1853:1853) (1830:1830:1830))
        (PORT datab (2214:2214:2214) (2349:2349:2349))
        (PORT datac (2272:2272:2272) (2304:2304:2304))
        (PORT datad (1796:1796:1796) (1700:1700:1700))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (2311:2311:2311))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (368:368:368) (379:379:379))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1575:1575:1575))
        (PORT datab (1428:1428:1428) (1424:1424:1424))
        (PORT datac (1101:1101:1101) (1139:1139:1139))
        (PORT datad (417:417:417) (466:466:466))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1864:1864:1864))
        (PORT datab (1681:1681:1681) (1715:1715:1715))
        (PORT datac (1382:1382:1382) (1428:1428:1428))
        (PORT datad (3077:3077:3077) (2971:2971:2971))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (2461:2461:2461) (2410:2410:2410))
        (PORT datac (1365:1365:1365) (1387:1387:1387))
        (PORT datad (1646:1646:1646) (1672:1672:1672))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1426:1426:1426) (1422:1422:1422))
        (PORT datac (1108:1108:1108) (1146:1146:1146))
        (PORT datad (1349:1349:1349) (1368:1368:1368))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1470:1470:1470))
        (PORT datab (1680:1680:1680) (1714:1714:1714))
        (PORT datac (2771:2771:2771) (2835:2835:2835))
        (PORT datad (966:966:966) (946:946:946))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1378:1378:1378))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2395:2395:2395) (2315:2315:2315))
        (PORT datad (1647:1647:1647) (1673:1673:1673))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1000:1000:1000) (991:991:991))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1839:1839:1839) (1744:1744:1744))
        (PORT datab (1698:1698:1698) (1728:1728:1728))
        (PORT datac (2217:2217:2217) (2176:2176:2176))
        (PORT datad (1871:1871:1871) (1885:1885:1885))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1938:1938:1938))
        (PORT datab (1132:1132:1132) (1114:1114:1114))
        (PORT datac (2071:2071:2071) (1967:1967:1967))
        (PORT datad (1653:1653:1653) (1689:1689:1689))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1662:1662:1662))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (203:203:203) (235:235:235))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1907:1907:1907) (1939:1939:1939))
        (PORT datab (1928:1928:1928) (1871:1871:1871))
        (PORT datac (1255:1255:1255) (1220:1220:1220))
        (PORT datad (1652:1652:1652) (1687:1687:1687))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1708:1708:1708))
        (PORT datab (1704:1704:1704) (1738:1738:1738))
        (PORT datac (2084:2084:2084) (1989:1989:1989))
        (PORT datad (1866:1866:1866) (1879:1879:1879))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1661:1661:1661))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1804:1804:1804))
        (PORT datab (1103:1103:1103) (1155:1155:1155))
        (PORT datac (1360:1360:1360) (1348:1348:1348))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2438:2438:2438) (2474:2474:2474))
        (PORT datab (1695:1695:1695) (1730:1730:1730))
        (PORT datac (937:937:937) (902:902:902))
        (PORT datad (1997:1997:1997) (2016:2016:2016))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1322:1322:1322))
        (PORT datab (1858:1858:1858) (1828:1828:1828))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1663:1663:1663) (1690:1690:1690))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1451:1451:1451))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1359:1359:1359) (1347:1347:1347))
        (PORT datad (1071:1071:1071) (1114:1114:1114))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2050:2050:2050) (2067:2067:2067))
        (PORT datab (1860:1860:1860) (1814:1814:1814))
        (PORT datac (2332:2332:2332) (2349:2349:2349))
        (PORT datad (1663:1663:1663) (1689:1689:1689))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3288:3288:3288) (3234:3234:3234))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (3898:3898:3898) (3748:3748:3748))
        (PORT datad (1664:1664:1664) (1691:1691:1691))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1007:1007:1007) (1002:1002:1002))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT asdata (662:662:662) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1393:1393:1393))
        (PORT datab (2217:2217:2217) (2352:2352:2352))
        (PORT datac (2269:2269:2269) (2300:2300:2300))
        (PORT datad (3064:3064:3064) (3101:3101:3101))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2322:2322:2322) (2346:2346:2346))
        (PORT datab (2611:2611:2611) (2569:2569:2569))
        (PORT datac (2178:2178:2178) (2310:2310:2310))
        (PORT datad (1499:1499:1499) (1412:1412:1412))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (2250:2250:2250) (2260:2260:2260))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (670:670:670))
        (PORT datab (2217:2217:2217) (2352:2352:2352))
        (PORT datac (2270:2270:2270) (2300:2300:2300))
        (PORT datad (762:762:762) (752:752:752))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1406:1406:1406))
        (PORT datab (2215:2215:2215) (2350:2350:2350))
        (PORT datac (2271:2271:2271) (2303:2303:2303))
        (PORT datad (2058:2058:2058) (1961:1961:1961))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2288:2288:2288) (2314:2314:2314))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1425:1425:1425))
        (PORT datab (1109:1109:1109) (1162:1162:1162))
        (PORT datac (1357:1357:1357) (1345:1345:1345))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2046:2046:2046) (2063:2063:2063))
        (PORT datab (3098:3098:3098) (2997:2997:2997))
        (PORT datac (1896:1896:1896) (1860:1860:1860))
        (PORT datad (1665:1665:1665) (1692:1692:1692))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1593:1593:1593))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1682:1682:1682) (1704:1704:1704))
        (PORT datad (1661:1661:1661) (1688:1688:1688))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (282:282:282))
        (PORT datab (1112:1112:1112) (1166:1166:1166))
        (PORT datac (1356:1356:1356) (1344:1344:1344))
        (PORT datad (1380:1380:1380) (1404:1404:1404))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1935:1935:1935))
        (PORT datab (986:986:986) (948:948:948))
        (PORT datac (1727:1727:1727) (1764:1764:1764))
        (PORT datad (1657:1657:1657) (1694:1694:1694))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2006:2006:2006) (1968:1968:1968))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2195:2195:2195) (2288:2288:2288))
        (PORT datad (1867:1867:1867) (1881:1881:1881))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1040:1040:1040) (1043:1043:1043))
        (PORT datac (1681:1681:1681) (1734:1734:1734))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (662:662:662) (738:738:738))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1502:1502:1502) (1419:1419:1419))
        (PORT datab (1699:1699:1699) (1731:1731:1731))
        (PORT datac (1777:1777:1777) (1691:1691:1691))
        (PORT datad (1869:1869:1869) (1883:1883:1883))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1904:1904:1904) (1936:1936:1936))
        (PORT datab (1097:1097:1097) (1095:1095:1095))
        (PORT datac (2169:2169:2169) (2176:2176:2176))
        (PORT datad (1655:1655:1655) (1692:1692:1692))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1600:1600:1600) (1620:1620:1620))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1936:1936:1936))
        (PORT datab (2004:2004:2004) (1951:1951:1951))
        (PORT datac (1691:1691:1691) (1682:1682:1682))
        (PORT datad (1657:1657:1657) (1694:1694:1694))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3075:3075:3075) (2955:2955:2955))
        (PORT datab (1702:1702:1702) (1735:1735:1735))
        (PORT datac (1974:1974:1974) (1970:1970:1970))
        (PORT datad (1867:1867:1867) (1881:1881:1881))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1599:1599:1599) (1619:1619:1619))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1691:1691:1691))
        (PORT datab (674:674:674) (721:721:721))
        (PORT datac (1358:1358:1358) (1347:1347:1347))
        (PORT datad (1073:1073:1073) (1116:1116:1116))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2070:2070:2070) (2052:2052:2052))
        (PORT datab (2644:2644:2644) (2823:2823:2823))
        (PORT datac (2054:2054:2054) (2092:2092:2092))
        (PORT datad (2734:2734:2734) (2688:2688:2688))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1502:1502:1502) (1444:1444:1444))
        (PORT datab (2489:2489:2489) (2441:2441:2441))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2606:2606:2606) (2773:2773:2773))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1451:1451:1451))
        (PORT datab (1394:1394:1394) (1382:1382:1382))
        (PORT datac (1261:1261:1261) (1248:1248:1248))
        (PORT datad (1075:1075:1075) (1119:1119:1119))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3172:3172:3172) (3113:3113:3113))
        (PORT datab (2299:2299:2299) (2302:2302:2302))
        (PORT datac (1000:1000:1000) (1056:1056:1056))
        (PORT datad (1058:1058:1058) (1081:1081:1081))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1720:1720:1720))
        (PORT datab (1699:1699:1699) (1735:1735:1735))
        (PORT datac (3784:3784:3784) (3756:3756:3756))
        (PORT datad (718:718:718) (723:723:723))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1034:1034:1034) (1036:1036:1036))
        (PORT datac (616:616:616) (604:604:604))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2138:2138:2138))
        (PORT datab (2637:2637:2637) (2815:2815:2815))
        (PORT datac (2424:2424:2424) (2379:2379:2379))
        (PORT datad (2076:2076:2076) (2083:2083:2083))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2138:2138:2138))
        (PORT datab (714:714:714) (723:723:723))
        (PORT datac (2287:2287:2287) (2260:2260:2260))
        (PORT datad (2599:2599:2599) (2764:2764:2764))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (2069:2069:2069) (2073:2073:2073))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3225:3225:3225) (3173:3173:3173))
        (PORT datab (2638:2638:2638) (2816:2816:2816))
        (PORT datac (2052:2052:2052) (2090:2090:2090))
        (PORT datad (1000:1000:1000) (992:992:992))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1862:1862:1862))
        (PORT datab (2642:2642:2642) (2821:2821:2821))
        (PORT datac (2053:2053:2053) (2092:2092:2092))
        (PORT datad (1434:1434:1434) (1419:1419:1419))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2067:2067:2067) (2071:2071:2071))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1144:1144:1144))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1048:1048:1048) (1039:1039:1039))
        (PORT datad (835:835:835) (899:899:899))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1675:1675:1675) (1717:1717:1717))
        (PORT datab (2060:2060:2060) (2089:2089:2089))
        (PORT datac (2170:2170:2170) (2218:2218:2218))
        (PORT datad (2142:2142:2142) (2165:2165:2165))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1406:1406:1406) (1393:1393:1393))
        (PORT datac (2531:2531:2531) (2490:2490:2490))
        (PORT datad (2028:2028:2028) (2048:2048:2048))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1143:1143:1143))
        (PORT datab (1159:1159:1159) (1195:1195:1195))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (837:837:837) (901:901:901))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (2240:2240:2240))
        (PORT datab (3175:3175:3175) (3140:3140:3140))
        (PORT datac (1380:1380:1380) (1410:1410:1410))
        (PORT datad (2070:2070:2070) (2091:2091:2091))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2238:2238:2238))
        (PORT datab (2487:2487:2487) (2474:2474:2474))
        (PORT datac (2313:2313:2313) (2349:2349:2349))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1131:1131:1131))
        (PORT datab (781:781:781) (783:783:783))
        (PORT datac (578:578:578) (567:567:567))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT asdata (662:662:662) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT asdata (662:662:662) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (841:841:841))
        (PORT datab (1444:1444:1444) (1495:1495:1495))
        (PORT datad (2042:2042:2042) (1944:1944:1944))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (833:833:833))
        (PORT datab (374:374:374) (492:492:492))
        (PORT datac (1899:1899:1899) (1975:1975:1975))
        (PORT datad (1698:1698:1698) (1677:1677:1677))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (700:700:700))
        (PORT datab (1024:1024:1024) (1055:1055:1055))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3152:3152:3152) (3126:3126:3126))
        (PORT datab (1897:1897:1897) (1972:1972:1972))
        (PORT datac (1638:1638:1638) (1673:1673:1673))
        (PORT datad (2026:2026:2026) (2046:2046:2046))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1675:1675:1675) (1717:1717:1717))
        (PORT datab (2986:2986:2986) (2943:2943:2943))
        (PORT datac (3108:3108:3108) (3067:3067:3067))
        (PORT datad (2027:2027:2027) (2047:2047:2047))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1158:1158:1158) (1194:1194:1194))
        (PORT datac (745:745:745) (759:759:759))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1146:1146:1146))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (833:833:833) (896:896:896))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2094:2094:2094) (2142:2142:2142))
        (PORT datab (1836:1836:1836) (1746:1746:1746))
        (PORT datac (1410:1410:1410) (1437:1437:1437))
        (PORT datad (2610:2610:2610) (2778:2778:2778))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1497:1497:1497))
        (PORT datab (2634:2634:2634) (2812:2812:2812))
        (PORT datac (1753:1753:1753) (1787:1787:1787))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1143:1143:1143))
        (PORT datab (1159:1159:1159) (1195:1195:1195))
        (PORT datac (1023:1023:1023) (1018:1018:1018))
        (PORT datad (837:837:837) (901:901:901))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3485:3485:3485) (3451:3451:3451))
        (PORT datab (2107:2107:2107) (2139:2139:2139))
        (PORT datac (1839:1839:1839) (1807:1807:1807))
        (PORT datad (2136:2136:2136) (2183:2183:2183))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2238:2238:2238))
        (PORT datab (3475:3475:3475) (3413:3413:3413))
        (PORT datac (2531:2531:2531) (2640:2640:2640))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (775:775:775))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1082:1082:1082) (1084:1084:1084))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT asdata (660:660:660) (735:735:735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2959:2959:2959) (2940:2940:2940))
        (PORT datab (2109:2109:2109) (2142:2142:2142))
        (PORT datac (2224:2224:2224) (2181:2181:2181))
        (PORT datad (2135:2135:2135) (2182:2182:2182))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2238:2238:2238))
        (PORT datab (2792:2792:2792) (2708:2708:2708))
        (PORT datac (2096:2096:2096) (2128:2128:2128))
        (PORT datad (2074:2074:2074) (2094:2094:2094))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2076:2076:2076) (2101:2101:2101))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2238:2238:2238))
        (PORT datab (1482:1482:1482) (1425:1425:1425))
        (PORT datac (2455:2455:2455) (2503:2503:2503))
        (PORT datad (2076:2076:2076) (2097:2097:2097))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2238:2238:2238))
        (PORT datab (2820:2820:2820) (2772:2772:2772))
        (PORT datac (2974:2974:2974) (2969:2969:2969))
        (PORT datad (2078:2078:2078) (2099:2099:2099))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2042:2042:2042) (2059:2059:2059))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1145:1145:1145))
        (PORT datab (788:788:788) (796:796:796))
        (PORT datac (786:786:786) (836:836:836))
        (PORT datad (834:834:834) (897:897:897))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1716:1716:1716))
        (PORT datab (3554:3554:3554) (3490:3490:3490))
        (PORT datac (2096:2096:2096) (2112:2112:2112))
        (PORT datad (2026:2026:2026) (2046:2046:2046))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1805:1805:1805) (1849:1849:1849))
        (PORT datab (1074:1074:1074) (1075:1075:1075))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2027:2027:2027) (2048:2048:2048))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1145:1145:1145))
        (PORT datab (868:868:868) (940:940:940))
        (PORT datac (1322:1322:1322) (1321:1321:1321))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2093:2093:2093) (2142:2142:2142))
        (PORT datab (1114:1114:1114) (1104:1104:1104))
        (PORT datac (2992:2992:2992) (2986:2986:2986))
        (PORT datad (2608:2608:2608) (2776:2776:2776))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3406:3406:3406) (3351:3351:3351))
        (PORT datab (2645:2645:2645) (2825:2825:2825))
        (PORT datac (202:202:202) (232:232:232))
        (PORT datad (3292:3292:3292) (3440:3440:3440))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1093:1093:1093))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1082:1082:1082) (1084:1084:1084))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT asdata (662:662:662) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2199:2199:2199) (2238:2238:2238))
        (PORT datab (1767:1767:1767) (1777:1777:1777))
        (PORT datac (1728:1728:1728) (1779:1779:1779))
        (PORT datad (1700:1700:1700) (1725:1725:1725))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2140:2140:2140) (2114:2114:2114))
        (PORT datab (1774:1774:1774) (1816:1816:1816))
        (PORT datac (1818:1818:1818) (1789:1789:1789))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3013:3013:3013) (2904:2904:2904))
        (PORT datab (1841:1841:1841) (1818:1818:1818))
        (PORT datac (1729:1729:1729) (1780:1780:1780))
        (PORT datad (1695:1695:1695) (1719:1719:1719))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2396:2396:2396) (2307:2307:2307))
        (PORT datab (1108:1108:1108) (1097:1097:1097))
        (PORT datac (1727:1727:1727) (1778:1778:1778))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1446:1446:1446))
        (PORT datab (866:866:866) (931:931:931))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1771:1771:1771))
        (PORT datab (1485:1485:1485) (1412:1412:1412))
        (PORT datac (2131:2131:2131) (2122:2122:2122))
        (PORT datad (1693:1693:1693) (1717:1717:1717))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3275:3275:3275) (3230:3230:3230))
        (PORT datab (1889:1889:1889) (1802:1802:1802))
        (PORT datac (1729:1729:1729) (1779:1779:1779))
        (PORT datad (1698:1698:1698) (1722:1722:1722))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2110:2110:2110) (2120:2120:2120))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1066:1066:1066))
        (PORT datab (1774:1774:1774) (1816:1816:1816))
        (PORT datac (1197:1197:1197) (1126:1126:1126))
        (PORT datad (1696:1696:1696) (1721:1721:1721))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1095:1095:1095))
        (PORT datab (372:372:372) (490:490:490))
        (PORT datac (722:722:722) (788:788:788))
        (PORT datad (2790:2790:2790) (2687:2687:2687))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1115:1115:1115))
        (PORT datab (2113:2113:2113) (2123:2123:2123))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1366:1366:1366) (1325:1325:1325))
        (PORT datad (832:832:832) (888:888:888))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT asdata (660:660:660) (735:735:735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT asdata (660:660:660) (735:735:735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (659:659:659) (734:734:734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (983:983:983))
        (PORT datac (1363:1363:1363) (1384:1384:1384))
        (PORT datad (1085:1085:1085) (1122:1122:1122))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (958:958:958))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1349:1349:1349) (1394:1394:1394))
        (PORT datad (233:233:233) (270:270:270))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (979:979:979))
        (PORT datab (1811:1811:1811) (1836:1836:1836))
        (PORT datac (1361:1361:1361) (1382:1382:1382))
        (PORT datad (1088:1088:1088) (1126:1126:1126))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (958:958:958))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datac (1348:1348:1348) (1393:1393:1393))
        (PORT datad (233:233:233) (270:270:270))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1433:1433:1433))
        (PORT datab (259:259:259) (304:304:304))
        (PORT datad (846:846:846) (911:911:911))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (782:782:782) (797:797:797))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (965:965:965))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1292:1292:1292) (1300:1300:1300))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (391:391:391))
        (PORT datab (303:303:303) (393:393:393))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (300:300:300) (388:388:388))
        (PORT datac (272:272:272) (362:362:362))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (407:407:407))
        (PORT datab (296:296:296) (382:382:382))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (409:409:409))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datac (377:377:377) (382:382:382))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (399:399:399))
        (PORT datab (293:293:293) (379:379:379))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (537:537:537))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (429:429:429) (479:479:479))
        (PORT datad (272:272:272) (353:353:353))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (399:399:399))
        (PORT datab (788:788:788) (832:832:832))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (462:462:462))
        (PORT datab (300:300:300) (388:388:388))
        (PORT datac (254:254:254) (333:333:333))
        (PORT datad (272:272:272) (353:353:353))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (398:398:398))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (389:389:389))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (376:376:376) (381:381:381))
        (PORT datad (271:271:271) (351:351:351))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (526:526:526))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datad (451:451:451) (500:500:500))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (805:805:805))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (374:374:374) (377:377:377))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (393:393:393))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datad (271:271:271) (349:349:349))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (522:522:522))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datac (406:406:406) (415:415:415))
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (394:394:394))
        (PORT datab (318:318:318) (405:405:405))
        (PORT datad (268:268:268) (346:346:346))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (542:542:542))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (430:430:430) (482:482:482))
        (PORT datad (270:270:270) (348:348:348))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (541:541:541))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datad (270:270:270) (349:349:349))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (305:305:305) (394:394:394))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (437:437:437) (487:487:487))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (405:405:405))
        (PORT datab (294:294:294) (380:380:380))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (408:408:408))
        (PORT datab (718:718:718) (750:750:750))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (PORT datab (818:818:818) (875:875:875))
        (PORT datad (262:262:262) (336:336:336))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (458:458:458) (520:520:520))
        (PORT datac (785:785:785) (839:839:839))
        (PORT datad (432:432:432) (485:485:485))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (388:388:388))
        (PORT datab (736:736:736) (775:775:775))
        (PORT datad (271:271:271) (351:351:351))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datab (304:304:304) (393:393:393))
        (PORT datac (436:436:436) (490:490:490))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (980:980:980))
        (PORT datab (293:293:293) (379:379:379))
        (PORT datad (731:731:731) (785:785:785))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (836:836:836))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (433:433:433) (484:484:484))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (375:375:375))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\GPIO\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (613:613:613) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\GPIO\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (613:613:613) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1489:1489:1489) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3661:3661:3661) (3659:3659:3659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (735:735:735) (780:780:780))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (781:781:781) (832:832:832))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (738:738:738) (788:788:788))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (724:724:724) (772:772:772))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1018:1018:1018) (1062:1062:1062))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|Data_out\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (828:828:828))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (781:781:781) (830:830:830))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (754:754:754) (804:804:804))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5893:5893:5893) (5868:5868:5868))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (269:269:269) (347:347:347))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (273:273:273) (357:357:357))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (735:735:735) (788:788:788))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (273:273:273) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (486:486:486))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (267:267:267) (343:343:343))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (733:733:733) (782:782:782))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1308:1308:1308) (1327:1327:1327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (343:343:343))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (343:343:343))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (343:343:343))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (732:732:732) (772:772:772))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (518:518:518))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (785:785:785) (832:832:832))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (784:784:784) (832:832:832))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (431:431:431) (482:482:482))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (431:431:431) (484:484:484))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (343:343:343))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (436:436:436) (486:486:486))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (273:273:273) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (427:427:427) (478:478:478))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (797:797:797) (842:842:842))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[37\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (723:723:723))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1290:1290:1290) (1245:1245:1245))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (753:753:753) (757:757:757))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1282:1282:1282) (1241:1241:1241))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (947:947:947) (925:925:925))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (713:713:713))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (716:716:716) (719:719:719))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (707:707:707) (706:706:706))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (705:705:705) (703:703:703))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (721:721:721) (724:724:724))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (716:716:716) (713:713:713))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (462:462:462) (517:517:517))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (461:461:461) (516:516:516))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (441:441:441) (496:496:496))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (496:496:496))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (522:522:522))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (786:786:786) (830:830:830))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (786:786:786) (829:829:829))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (437:437:437) (491:491:491))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (491:491:491))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (493:493:493))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (779:779:779) (813:813:813))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (729:729:729) (778:778:778))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (729:729:729) (778:778:778))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (756:756:756) (809:809:809))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (752:752:752) (801:801:801))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (765:765:765) (810:810:810))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (765:765:765) (810:810:810))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (777:777:777) (828:828:828))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (829:829:829))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (735:735:735) (785:785:785))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (741:741:741) (791:791:791))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (457:457:457) (506:506:506))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (766:766:766) (816:816:816))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (763:763:763) (812:812:812))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (766:766:766) (814:814:814))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (807:807:807) (854:854:854))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (807:807:807) (855:855:855))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (430:430:430) (479:479:479))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (428:428:428) (481:481:481))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (775:775:775) (824:824:824))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (775:775:775) (824:824:824))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (770:770:770) (822:822:822))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (433:433:433) (482:482:482))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (485:485:485))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1429:1429:1429) (1473:1473:1473))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1430:1430:1430) (1474:1474:1474))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1590:1590:1590) (1581:1581:1581))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1589:1589:1589) (1580:1580:1580))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1061:1061:1061) (1081:1081:1081))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1061:1061:1061) (1081:1081:1081))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1737:1737:1737) (1792:1792:1792))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1737:1737:1737) (1792:1792:1792))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1047:1047:1047) (1099:1099:1099))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1044:1044:1044) (1097:1097:1097))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[30\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3988:3988:3988) (4114:4114:4114))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[30\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3987:3987:3987) (4113:4113:4113))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (759:759:759) (807:807:807))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (759:759:759) (808:808:808))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (775:775:775) (822:822:822))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (775:775:775) (822:822:822))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (332:332:332))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4977:4977:4977) (5396:5396:5396))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3839:3839:3839) (4187:4187:4187))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4226:4226:4226) (4605:4605:4605))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2936:2936:2936) (2884:2884:2884))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3487:3487:3487) (3388:3388:3388))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\altera_reserved_tdo\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (3033:3033:3033) (3755:3755:3755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|bit_cnt\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\KEY\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (525:525:525))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|process_0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (495:495:495))
        (PORT datad (429:429:429) (434:434:434))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (545:545:545))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (550:550:550))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|LessThan1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (465:465:465))
        (PORT datab (480:480:480) (486:486:486))
        (PORT datac (415:415:415) (428:428:428))
        (PORT datad (390:390:390) (399:399:399))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5448:5448:5448) (5089:5089:5089))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (754:754:754))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (561:561:561))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (722:722:722) (718:718:718))
        (PORT datad (431:431:431) (447:447:447))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|process_0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (623:623:623) (610:610:610))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|stretch\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (623:623:623))
        (PORT datab (476:476:476) (489:489:489))
        (PORT datac (720:720:720) (716:716:716))
        (PORT datad (414:414:414) (425:425:425))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|stretch\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4077:4077:4077) (4413:4413:4413))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|stretch\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5448:5448:5448) (5089:5089:5089))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (520:520:520))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (783:783:783))
        (PORT datad (390:390:390) (399:399:399))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5479:5479:5479) (5111:5111:5111))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (415:415:415) (428:428:428))
        (PORT datad (743:743:743) (746:746:746))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5479:5479:5479) (5111:5111:5111))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (405:405:405) (424:424:424))
        (PORT datad (741:741:741) (744:744:744))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5479:5479:5479) (5111:5111:5111))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (558:558:558))
        (PORT datab (498:498:498) (544:544:544))
        (PORT datac (633:633:633) (664:664:664))
        (PORT datad (434:434:434) (479:479:479))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datac (247:247:247) (288:288:288))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5484:5484:5484) (5115:5115:5115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (423:423:423) (439:439:439))
        (PORT datad (743:743:743) (746:746:746))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5479:5479:5479) (5111:5111:5111))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (426:426:426) (477:477:477))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (247:247:247) (288:288:288))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5484:5484:5484) (5115:5115:5115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (248:248:248) (289:289:289))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5484:5484:5484) (5115:5115:5115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|process_0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (495:495:495))
        (PORT datab (451:451:451) (470:470:470))
        (PORT datac (620:620:620) (607:607:607))
        (PORT datad (428:428:428) (433:433:433))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|LessThan1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (649:649:649))
        (PORT datab (479:479:479) (492:492:492))
        (PORT datac (724:724:724) (720:720:720))
        (PORT datad (417:417:417) (428:428:428))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|process_0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (647:647:647))
        (PORT datab (474:474:474) (487:487:487))
        (PORT datac (718:718:718) (713:713:713))
        (PORT datad (412:412:412) (423:423:423))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_clk\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (241:241:241) (278:278:278))
        (PORT datac (208:208:208) (243:243:243))
        (PORT datad (396:396:396) (402:402:402))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_clk\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5146:5146:5146) (5444:5444:5444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_clk_prev\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT asdata (869:869:869) (915:915:915))
        (PORT ena (5146:5146:5146) (5444:5444:5444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (897:897:897))
        (PORT datad (813:813:813) (863:863:863))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (465:465:465))
        (PORT datad (805:805:805) (840:840:840))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|state\.command\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5623:5623:5623) (5241:5241:5241))
        (PORT ena (1419:1419:1419) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector25\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (466:466:466))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|bit_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5648:5648:5648) (5255:5255:5255))
        (PORT ena (1423:1423:1423) (1395:1395:1395))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (531:531:531))
        (PORT datad (366:366:366) (470:470:470))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|bit_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5648:5648:5648) (5255:5255:5255))
        (PORT ena (1423:1423:1423) (1395:1395:1395))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector21\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (586:586:586))
        (PORT datab (387:387:387) (517:517:517))
        (PORT datac (537:537:537) (611:611:611))
        (PORT datad (360:360:360) (463:463:463))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|state\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (624:624:624))
        (PORT datab (545:545:545) (598:598:598))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (496:496:496) (552:552:552))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|state\.slv_ack1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5623:5623:5623) (5241:5241:5241))
        (PORT ena (1419:1419:1419) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector20\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (464:464:464))
        (PORT datab (847:847:847) (908:908:908))
        (PORT datac (286:286:286) (371:371:371))
        (PORT datad (309:309:309) (383:383:383))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|statebuffer\.readState\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (546:546:546))
        (PORT datab (329:329:329) (422:422:422))
        (PORT datad (823:823:823) (890:890:890))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|statebuffer\.readState\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5997:5997:5997) (5610:5610:5610))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|Selector0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (420:420:420))
        (PORT datab (326:326:326) (419:419:419))
        (PORT datac (461:461:461) (512:512:512))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|Selector0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (419:419:419))
        (PORT datab (329:329:329) (423:423:423))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (824:824:824) (891:891:891))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|i2c_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5656:5656:5656) (5977:5977:5977))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|state\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (835:835:835))
        (PORT datac (777:777:777) (815:815:815))
        (PORT datad (814:814:814) (866:866:866))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|state\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (615:615:615))
        (PORT datab (548:548:548) (600:600:600))
        (PORT datac (283:283:283) (367:367:367))
        (PORT datad (496:496:496) (552:552:552))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|state\.slv_ack2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5623:5623:5623) (5241:5241:5241))
        (PORT ena (1419:1419:1419) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector20\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (229:229:229) (276:276:276))
        (PORT datad (671:671:671) (708:708:708))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|state\.wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5623:5623:5623) (5241:5241:5241))
        (PORT ena (1419:1419:1419) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (413:413:413))
        (PORT datab (889:889:889) (940:940:940))
        (PORT datac (756:756:756) (817:817:817))
        (PORT datad (798:798:798) (847:847:847))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (604:604:604))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (653:653:653) (630:630:630))
        (PORT datad (812:812:812) (852:852:852))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (287:287:287) (365:365:365))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|busy\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5607:5607:5607) (5230:5230:5230))
        (PORT ena (958:958:958) (953:953:953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|i2c_busy_prev\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (822:822:822) (889:889:889))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|i2c_busy_prev\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5656:5656:5656) (5977:5977:5977))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (421:421:421))
        (PORT datad (823:823:823) (891:891:891))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|statebuffer\.start\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5997:5997:5997) (5610:5610:5610))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|Selector3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (422:422:422))
        (PORT datab (256:256:256) (298:298:298))
        (PORT datad (266:266:266) (342:342:342))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|statebuffer\.writeState\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5997:5997:5997) (5610:5610:5610))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|Selector5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (422:422:422))
        (PORT datab (328:328:328) (421:421:421))
        (PORT datad (223:223:223) (255:255:255))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|i2c_rw\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5656:5656:5656) (5977:5977:5977))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|addr_rw\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (933:933:933))
        (PORT datac (275:275:275) (369:369:369))
        (PORT datad (1048:1048:1048) (1072:1072:1072))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|addr_rw\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (896:896:896))
        (PORT datab (278:278:278) (320:320:320))
        (PORT datac (4569:4569:4569) (4925:4925:4925))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|addr_rw\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (775:775:775) (833:833:833))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|addr_rw\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector21\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (316:316:316))
        (PORT datab (847:847:847) (908:908:908))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (309:309:309) (383:383:383))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector21\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (634:634:634) (624:624:624))
        (PORT datad (215:215:215) (243:243:243))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|state\.rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5623:5623:5623) (5241:5241:5241))
        (PORT ena (1419:1419:1419) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|bit_cnt\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (859:859:859))
        (PORT datab (279:279:279) (321:321:321))
        (PORT datac (504:504:504) (565:565:565))
        (PORT datad (841:841:841) (895:895:895))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|bit_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5648:5648:5648) (5255:5255:5255))
        (PORT ena (1423:1423:1423) (1395:1395:1395))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|data_rd\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (625:625:625))
        (PORT datab (543:543:543) (595:595:595))
        (PORT datac (471:471:471) (526:526:526))
        (PORT datad (497:497:497) (553:553:553))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|state\.mstr_ack\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5623:5623:5623) (5241:5241:5241))
        (PORT ena (1419:1419:1419) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector22\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (894:894:894))
        (PORT datac (837:837:837) (893:893:893))
        (PORT datad (1050:1050:1050) (1074:1074:1074))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|state\.stop\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5607:5607:5607) (5230:5230:5230))
        (PORT ena (958:958:958) (953:953:953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (897:897:897))
        (PORT datab (491:491:491) (554:554:554))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|state\.ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5607:5607:5607) (5230:5230:5230))
        (PORT ena (958:958:958) (953:953:953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector18\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datac (279:279:279) (373:373:373))
        (PORT datad (798:798:798) (848:848:848))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|state\.start\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5607:5607:5607) (5230:5230:5230))
        (PORT ena (958:958:958) (953:953:953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector23\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (936:936:936))
        (PORT datab (487:487:487) (549:549:549))
        (PORT datac (277:277:277) (371:371:371))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector23\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (317:317:317))
        (PORT datab (741:741:741) (737:737:737))
        (PORT datac (631:631:631) (621:621:621))
        (PORT datad (671:671:671) (707:707:707))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector23\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (535:535:535))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector23\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (462:462:462))
        (PORT datab (245:245:245) (283:283:283))
        (PORT datac (229:229:229) (277:277:277))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector23\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (618:618:618))
        (PORT datab (848:848:848) (909:909:909))
        (PORT datac (726:726:726) (763:763:763))
        (PORT datad (803:803:803) (837:837:837))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector23\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (547:547:547) (600:600:600))
        (PORT datac (287:287:287) (372:372:372))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector23\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|sda_int\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5623:5623:5623) (5241:5241:5241))
        (PORT ena (1419:1419:1419) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector29\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (409:409:409))
        (PORT datab (857:857:857) (903:903:903))
        (PORT datac (453:453:453) (513:513:513))
        (PORT datad (757:757:757) (801:801:801))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|scl_clk\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (300:300:300))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|scl_clk\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5146:5146:5146) (5444:5444:5444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|Selector27\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (656:656:656))
        (PORT datab (542:542:542) (597:597:597))
        (PORT datad (436:436:436) (444:444:444))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (905:905:905))
        (PORT datad (810:810:810) (859:859:859))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|scl_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5682:5682:5682) (5286:5286:5286))
        (PORT ena (1092:1092:1092) (1059:1059:1059))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst_i2c_user_logic_read\|inst_i2c_master\|scl\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (806:806:806) (850:850:850))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tms\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tck\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tdi\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4092:4092:4092) (3986:3986:3986))
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (403:403:403))
        (PORT datad (815:815:815) (887:887:887))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4405:4405:4405) (4393:4393:4393))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (931:931:931))
        (PORT datab (329:329:329) (423:423:423))
        (PORT datad (3829:3829:3829) (3761:3761:3761))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (774:774:774) (824:824:824))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4506:4506:4506) (4487:4487:4487))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3869:3869:3869) (3792:3792:3792))
        (PORT datad (748:748:748) (794:794:794))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3869:3869:3869) (3792:3792:3792))
        (PORT datac (270:270:270) (361:361:361))
        (PORT datad (441:441:441) (498:498:498))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (583:583:583))
        (PORT datab (481:481:481) (532:532:532))
        (PORT datad (1009:1009:1009) (1046:1046:1046))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4506:4506:4506) (4487:4487:4487))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (404:404:404))
        (PORT datab (525:525:525) (574:574:574))
        (PORT datac (4091:4091:4091) (3985:3985:3985))
        (PORT datad (1061:1061:1061) (1098:1098:1098))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4093:4093:4093) (3986:3986:3986))
        (PORT datad (271:271:271) (350:350:350))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (523:523:523))
        (PORT datab (4121:4121:4121) (4023:4023:4023))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4094:4094:4094) (3987:3987:3987))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (565:565:565))
        (PORT datad (450:450:450) (498:498:498))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4506:4506:4506) (4487:4487:4487))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT asdata (5970:5970:5970) (5926:5926:5926))
        (PORT clrn (1203:1203:1203) (1121:1121:1121))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT asdata (830:830:830) (884:884:884))
        (PORT clrn (1203:1203:1203) (1121:1121:1121))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT asdata (684:684:684) (760:760:760))
        (PORT clrn (1203:1203:1203) (1121:1121:1121))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1203:1203:1203) (1121:1121:1121))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT asdata (670:670:670) (751:751:751))
        (PORT clrn (1203:1203:1203) (1121:1121:1121))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT asdata (876:876:876) (932:932:932))
        (PORT clrn (1203:1203:1203) (1121:1121:1121))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (267:267:267) (344:344:344))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1203:1203:1203) (1121:1121:1121))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1203:1203:1203) (1121:1121:1121))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1203:1203:1203) (1121:1121:1121))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1203:1203:1203) (1121:1121:1121))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (546:546:546))
        (PORT datab (293:293:293) (379:379:379))
        (PORT datad (265:265:265) (341:341:341))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (304:304:304) (394:394:394))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (215:215:215) (241:241:241))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (PORT datab (733:733:733) (776:776:776))
        (PORT datac (4095:4095:4095) (3988:3988:3988))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (470:470:470) (514:514:514))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4506:4506:4506) (4487:4487:4487))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4081:4081:4081) (3976:3976:3976))
        (PORT datad (429:429:429) (480:480:480))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (4086:4086:4086) (3981:3981:3981))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1203:1203:1203) (1121:1121:1121))
        (PORT ena (1121:1121:1121) (1098:1098:1098))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (408:408:408))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (857:857:857))
        (PORT datab (881:881:881) (943:943:943))
        (PORT datac (1073:1073:1073) (1113:1113:1113))
        (PORT datad (1374:1374:1374) (1398:1398:1398))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (913:913:913) (987:987:987))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (987:987:987))
        (PORT datab (879:879:879) (941:941:941))
        (PORT datac (285:285:285) (371:371:371))
        (PORT datad (1376:1376:1376) (1399:1399:1399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (913:913:913) (987:987:987))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (913:913:913) (987:987:987))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (913:913:913) (987:987:987))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (913:913:913) (987:987:987))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (949:949:949))
        (PORT datab (884:884:884) (964:964:964))
        (PORT datac (844:844:844) (922:922:922))
        (PORT datad (864:864:864) (935:935:935))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (944:944:944))
        (PORT datac (1008:1008:1008) (1085:1085:1085))
        (PORT datad (417:417:417) (436:436:436))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5086:5086:5086) (5019:5019:5019))
        (PORT datad (811:811:811) (869:869:869))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (613:613:613) (641:641:641))
        (PORT clrn (1443:1443:1443) (1473:1473:1473))
        (PORT sload (1515:1515:1515) (1622:1622:1622))
        (PORT ena (1711:1711:1711) (1700:1700:1700))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (635:635:635))
        (PORT datab (841:841:841) (879:879:879))
        (PORT datac (1050:1050:1050) (1076:1076:1076))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT asdata (5487:5487:5487) (5409:5409:5409))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (634:634:634))
        (PORT datab (839:839:839) (877:877:877))
        (PORT datac (1050:1050:1050) (1077:1077:1077))
        (PORT datad (710:710:710) (740:740:740))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT asdata (1080:1080:1080) (1112:1112:1112))
        (PORT ena (1402:1402:1402) (1356:1356:1356))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1149:1149:1149))
        (PORT datab (881:881:881) (962:962:962))
        (PORT datac (843:843:843) (922:922:922))
        (PORT datad (871:871:871) (943:943:943))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (941:941:941))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (415:415:415))
        (PORT datab (703:703:703) (676:676:676))
        (PORT datad (391:391:391) (390:390:390))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (449:449:449) (469:469:469))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (447:447:447))
        (PORT datab (738:738:738) (746:746:746))
        (PORT datad (672:672:672) (703:703:703))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (453:453:453))
        (PORT datab (738:738:738) (747:747:747))
        (PORT datad (685:685:685) (712:712:712))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (417:417:417))
        (PORT datab (739:739:739) (747:747:747))
        (PORT datad (664:664:664) (693:693:693))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (306:306:306) (397:397:397))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1203:1203:1203) (1121:1121:1121))
        (PORT ena (1121:1121:1121) (1098:1098:1098))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (855:855:855) (905:905:905))
        (PORT datac (788:788:788) (850:850:850))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (893:893:893))
        (PORT datab (790:790:790) (836:836:836))
        (PORT datac (814:814:814) (871:871:871))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (5681:5681:5681) (5615:5615:5615))
        (PORT sload (916:916:916) (999:999:999))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (664:664:664) (739:739:739))
        (PORT sload (916:916:916) (999:999:999))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (660:660:660) (734:734:734))
        (PORT sload (916:916:916) (999:999:999))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT sload (916:916:916) (999:999:999))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (407:407:407))
        (PORT datab (3870:3870:3870) (3793:3793:3793))
        (PORT datac (1004:1004:1004) (1040:1040:1040))
        (PORT datad (437:437:437) (494:494:494))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (750:750:750) (806:806:806))
        (PORT datad (218:218:218) (247:247:247))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT asdata (686:686:686) (762:762:762))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1111:1111:1111) (1079:1079:1079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (416:416:416))
        (PORT datac (1401:1401:1401) (1455:1455:1455))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (419:419:419))
        (PORT datab (1320:1320:1320) (1348:1348:1348))
        (PORT datad (222:222:222) (251:251:251))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1503:1503:1503) (1546:1546:1546))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (932:932:932))
        (PORT datab (324:324:324) (417:417:417))
        (PORT datac (260:260:260) (345:345:345))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (933:933:933))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (293:293:293) (382:382:382))
        (PORT datad (1287:1287:1287) (1307:1307:1307))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (293:293:293) (382:382:382))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1503:1503:1503) (1546:1546:1546))
        (PORT ena (1128:1128:1128) (1109:1109:1109))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1111:1111:1111) (1079:1079:1079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1327:1327:1327))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (1401:1401:1401) (1455:1455:1455))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1119:1119:1119) (1096:1096:1096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (343:343:343))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1111:1111:1111) (1079:1079:1079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (1402:1402:1402) (1455:1455:1455))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1119:1119:1119) (1096:1096:1096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT asdata (669:669:669) (748:748:748))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1111:1111:1111) (1079:1079:1079))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (383:383:383))
        (PORT datac (1401:1401:1401) (1454:1454:1454))
        (PORT datad (287:287:287) (362:362:362))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1119:1119:1119) (1096:1096:1096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (417:417:417))
        (PORT datab (1444:1444:1444) (1489:1489:1489))
        (PORT datac (263:263:263) (347:347:347))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1119:1119:1119) (1096:1096:1096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (929:929:929))
        (PORT datab (247:247:247) (286:286:286))
        (PORT datac (459:459:459) (511:511:511))
        (PORT datad (479:479:479) (526:526:526))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1083:1083:1083))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1503:1503:1503) (1546:1546:1546))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (PORT datac (293:293:293) (381:381:381))
        (PORT datad (1287:1287:1287) (1307:1307:1307))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (934:934:934))
        (PORT datab (325:325:325) (418:418:418))
        (PORT datac (1002:1002:1002) (1038:1038:1038))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1485:1485:1485) (1524:1524:1524))
        (PORT ena (1119:1119:1119) (1096:1096:1096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (981:981:981) (1024:1024:1024))
        (PORT datad (758:758:758) (794:794:794))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (760:760:760) (797:797:797))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (857:857:857) (912:912:912))
        (PORT datac (804:804:804) (867:867:867))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1420:1420:1420) (1442:1442:1442))
        (PORT ena (1455:1455:1455) (1433:1433:1433))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2612:2612:2612) (2624:2624:2624))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (824:824:824) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (514:514:514))
      )
    )
  )
)
