#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 20 11:21:04 2022
# Process ID: 229661
# Current directory: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_forward_fcc_0_8_synth_1
# Command line: vivado -log design_1_forward_fcc_0_8.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_forward_fcc_0_8.tcl
# Log file: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_forward_fcc_0_8_synth_1/design_1_forward_fcc_0_8.vds
# Journal file: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_forward_fcc_0_8_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_forward_fcc_0_8.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/workspace/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_forward_fcc_0_8 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 229685
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2366.375 ; gain = 0.000 ; free physical = 1677 ; free virtual = 5196
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_forward_fcc_0_8' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_forward_fcc_0_8/synth/design_1_forward_fcc_0_8.v:59]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc.v:12]
	Parameter ap_ST_fsm_state1 bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 48'b000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 48'b000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 48'b000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 48'b000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 48'b000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 48'b000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 48'b000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 48'b000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 48'b000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 48'b000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 48'b000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 48'b000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 48'b000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 48'b000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 48'b000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 48'b000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 48'b000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 48'b000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 48'b000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 48'b000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 48'b000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 48'b000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 48'b000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 48'b000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 48'b000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 48'b000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 48'b000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 48'b000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 48'b000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 48'b000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 48'b000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 48'b000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 48'b000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 48'b000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 48'b000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 48'b000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 48'b000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 48'b000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 48'b000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 48'b000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 48'b000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 48'b000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 48'b000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 48'b001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 48'b010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 48'b100000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_CTRL_s_axi' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_CTRL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_X_DATA_0 bound to: 6'b010000 
	Parameter ADDR_X_CTRL bound to: 6'b010100 
	Parameter ADDR_W_DATA_0 bound to: 6'b011000 
	Parameter ADDR_W_CTRL bound to: 6'b011100 
	Parameter ADDR_Y_DATA_0 bound to: 6'b100000 
	Parameter ADDR_Y_CTRL bound to: 6'b100100 
	Parameter ADDR_B_DATA_0 bound to: 6'b101000 
	Parameter ADDR_B_CTRL bound to: 6'b101100 
	Parameter ADDR_XDIMENSION_DATA_0 bound to: 6'b110000 
	Parameter ADDR_XDIMENSION_CTRL bound to: 6'b110100 
	Parameter ADDR_YDIMENSION_DATA_0 bound to: 6'b111000 
	Parameter ADDR_YDIMENSION_CTRL bound to: 6'b111100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_CTRL_s_axi.v:227]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_CTRL_s_axi' (1#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_gmem_m_axi' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_gmem_m_axi_write' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_gmem_m_axi_fifo' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_gmem_m_axi_fifo' (2#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_gmem_m_axi_reg_slice' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_gmem_m_axi_reg_slice' (3#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_gmem_m_axi_fifo__parameterized0' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_gmem_m_axi_fifo__parameterized0' (3#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_gmem_m_axi_buffer' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_gmem_m_axi_buffer' (4#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_gmem_m_axi_fifo__parameterized1' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_gmem_m_axi_fifo__parameterized1' (4#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_gmem_m_axi_fifo__parameterized2' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_gmem_m_axi_fifo__parameterized2' (4#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_gmem_m_axi_write' (5#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_gmem_m_axi_read' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_gmem_m_axi_buffer__parameterized0' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_gmem_m_axi_buffer__parameterized0' (5#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_gmem_m_axi_reg_slice__parameterized0' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_gmem_m_axi_reg_slice__parameterized0' (5#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_gmem_m_axi_read' (6#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_gmem_m_axi_throttle' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_gmem_m_axi_throttle' (7#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_gmem_m_axi' (8#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_x_t' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_x_t.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_x_t_ram' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_x_t.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_x_t_ram' (9#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_x_t.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_x_t' (10#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_x_t.v:37]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_fadd_32ns_32ns_32_5_full_dsp_1' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_fadd_32ns_32ns_32_5_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_ap_fadd_3_full_dsp_32' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/ip/forward_fcc_ap_fadd_3_full_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (11#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_ap_fadd_3_full_dsp_32' (30#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/ip/forward_fcc_ap_fadd_3_full_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_fadd_32ns_32ns_32_5_full_dsp_1' (31#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_fadd_32ns_32ns_32_5_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_fmul_32ns_32ns_32_4_max_dsp_1' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_ap_fmul_2_max_dsp_32' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/ip/forward_fcc_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_ap_fmul_2_max_dsp_32' (39#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/ip/forward_fcc_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_fmul_32ns_32ns_32_4_max_dsp_1' (40#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_mul_32s_32s_32_2_1' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_mul_32s_32s_32_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_mul_32s_32s_32_2_1_Multiplier_0' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_mul_32s_32s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_mul_32s_32s_32_2_1_Multiplier_0' (41#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_mul_32s_32s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_mul_32s_32s_32_2_1' (42#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_mul_32s_32s_32_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_mul_7s_7s_7_1_1' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_mul_7s_7s_7_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_fcc_mul_7s_7s_7_1_1_Multiplier_1' [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_mul_7s_7s_7_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_mul_7s_7s_7_1_1_Multiplier_1' (43#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_mul_7s_7s_7_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc_mul_7s_7s_7_1_1' (44#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc_mul_7s_7s_7_1_1.v:16]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcc' (45#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ipshared/af00/hdl/verilog/forward_fcc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_forward_fcc_0_8' (46#1) [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_forward_fcc_0_8/synth/design_1_forward_fcc_0_8.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.375 ; gain = 0.000 ; free physical = 1622 ; free virtual = 5151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2366.375 ; gain = 0.000 ; free physical = 1663 ; free virtual = 5194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2366.375 ; gain = 0.000 ; free physical = 1663 ; free virtual = 5194
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2366.375 ; gain = 0.000 ; free physical = 1642 ; free virtual = 5174
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_forward_fcc_0_8/constraints/forward_fcc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_forward_fcc_0_8/constraints/forward_fcc_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_forward_fcc_0_8_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_forward_fcc_0_8_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.148 ; gain = 0.000 ; free physical = 1420 ; free virtual = 4965
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2466.148 ; gain = 0.000 ; free physical = 1416 ; free virtual = 4961
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2466.148 ; gain = 99.773 ; free physical = 1612 ; free virtual = 5166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2466.148 ; gain = 99.773 ; free physical = 1618 ; free virtual = 5164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_forward_fcc_0_8_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2466.148 ; gain = 99.773 ; free physical = 1618 ; free virtual = 5164
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'forward_fcc_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'forward_fcc_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'forward_fcc_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'forward_fcc_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'forward_fcc_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'forward_fcc_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'forward_fcc_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'forward_fcc_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2466.148 ; gain = 99.773 ; free physical = 1592 ; free virtual = 5146
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/forward_fcc_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/forward_fcc_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/forward_fcc_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/forward_fcc_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2466.148 ; gain = 99.773 ; free physical = 1498 ; free virtual = 5071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2466.148 ; gain = 99.773 ; free physical = 1297 ; free virtual = 4878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 2476.078 ; gain = 109.703 ; free physical = 1271 ; free virtual = 4852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2492.094 ; gain = 125.719 ; free physical = 1186 ; free virtual = 4767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2492.094 ; gain = 125.719 ; free physical = 1141 ; free virtual = 4722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2492.094 ; gain = 125.719 ; free physical = 1141 ; free virtual = 4722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2492.094 ; gain = 125.719 ; free physical = 1140 ; free virtual = 4721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2492.094 ; gain = 125.719 ; free physical = 1140 ; free virtual = 4721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2492.094 ; gain = 125.719 ; free physical = 1139 ; free virtual = 4720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2492.094 ; gain = 125.719 ; free physical = 1139 ; free virtual = 4720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   188|
|2     |DSP48E1  |     8|
|9     |LUT1     |    84|
|10    |LUT2     |   240|
|11    |LUT3     |   617|
|12    |LUT4     |   387|
|13    |LUT5     |   288|
|14    |LUT6     |   385|
|15    |MUXCY    |    74|
|16    |MUXF7    |    32|
|17    |RAMB18E1 |     6|
|19    |SRL16E   |   130|
|20    |XORCY    |    25|
|21    |FDE      |     3|
|22    |FDRE     |  2808|
|23    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2492.094 ; gain = 125.719 ; free physical = 1139 ; free virtual = 4720
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2492.094 ; gain = 25.945 ; free physical = 1211 ; free virtual = 4792
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2492.102 ; gain = 125.719 ; free physical = 1211 ; free virtual = 4792
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2492.102 ; gain = 0.000 ; free physical = 1203 ; free virtual = 4787
INFO: [Netlist 29-17] Analyzing 336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.109 ; gain = 0.000 ; free physical = 1229 ; free virtual = 4814
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2524.109 ; gain = 157.805 ; free physical = 1404 ; free virtual = 4989
INFO: [Common 17-1381] The checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_forward_fcc_0_8_synth_1/design_1_forward_fcc_0_8.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_forward_fcc_0_8, cache-ID = 0f8c70117e0f22b0
INFO: [Coretcl 2-1174] Renamed 130 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_forward_fcc_0_8_synth_1/design_1_forward_fcc_0_8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_forward_fcc_0_8_utilization_synth.rpt -pb design_1_forward_fcc_0_8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 20 11:22:03 2022...
