--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18341003549 paths analyzed, 18144 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.894ns.
--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.427ns (Levels of Logic = 15)
  Clock Path Skew:      -0.217ns (0.461 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X54Y93.CE      net (fanout=8)        0.468   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X54Y93.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(11)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_11
    -------------------------------------------------  ---------------------------
    Total                                     19.427ns (4.603ns logic, 14.824ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.427ns (Levels of Logic = 15)
  Clock Path Skew:      -0.217ns (0.461 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X54Y93.CE      net (fanout=8)        0.468   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X54Y93.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(11)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_10
    -------------------------------------------------  ---------------------------
    Total                                     19.427ns (4.603ns logic, 14.824ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.427ns (Levels of Logic = 15)
  Clock Path Skew:      -0.217ns (0.461 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X54Y93.CE      net (fanout=8)        0.468   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X54Y93.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(11)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_9
    -------------------------------------------------  ---------------------------
    Total                                     19.427ns (4.603ns logic, 14.824ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.427ns (Levels of Logic = 15)
  Clock Path Skew:      -0.217ns (0.461 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X54Y93.CE      net (fanout=8)        0.468   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X54Y93.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(11)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_8
    -------------------------------------------------  ---------------------------
    Total                                     19.427ns (4.603ns logic, 14.824ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.400ns (Levels of Logic = 15)
  Clock Path Skew:      -0.242ns (0.436 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X55Y93.CE      net (fanout=8)        0.441   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X55Y93.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(23)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_21
    -------------------------------------------------  ---------------------------
    Total                                     19.400ns (4.603ns logic, 14.797ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.400ns (Levels of Logic = 15)
  Clock Path Skew:      -0.242ns (0.436 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X55Y93.CE      net (fanout=8)        0.441   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X55Y93.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(23)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_23
    -------------------------------------------------  ---------------------------
    Total                                     19.400ns (4.603ns logic, 14.797ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.400ns (Levels of Logic = 15)
  Clock Path Skew:      -0.242ns (0.436 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X55Y93.CE      net (fanout=8)        0.441   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X55Y93.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(23)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_22
    -------------------------------------------------  ---------------------------
    Total                                     19.400ns (4.603ns logic, 14.797ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.400ns (Levels of Logic = 15)
  Clock Path Skew:      -0.242ns (0.436 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X55Y93.CE      net (fanout=8)        0.441   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X55Y93.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(23)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_20
    -------------------------------------------------  ---------------------------
    Total                                     19.400ns (4.603ns logic, 14.797ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.423ns (Levels of Logic = 15)
  Clock Path Skew:      -0.213ns (0.465 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X54Y94.CE      net (fanout=8)        0.464   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X54Y94.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(31)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_31
    -------------------------------------------------  ---------------------------
    Total                                     19.423ns (4.603ns logic, 14.820ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.423ns (Levels of Logic = 15)
  Clock Path Skew:      -0.213ns (0.465 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X54Y94.CE      net (fanout=8)        0.464   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X54Y94.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(31)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_30
    -------------------------------------------------  ---------------------------
    Total                                     19.423ns (4.603ns logic, 14.820ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.423ns (Levels of Logic = 15)
  Clock Path Skew:      -0.213ns (0.465 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X54Y94.CE      net (fanout=8)        0.464   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X54Y94.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(31)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_29
    -------------------------------------------------  ---------------------------
    Total                                     19.423ns (4.603ns logic, 14.820ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.423ns (Levels of Logic = 15)
  Clock Path Skew:      -0.213ns (0.465 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X54Y94.CE      net (fanout=8)        0.464   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X54Y94.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(31)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_28
    -------------------------------------------------  ---------------------------
    Total                                     19.423ns (4.603ns logic, 14.820ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.396ns (Levels of Logic = 15)
  Clock Path Skew:      -0.238ns (0.440 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X55Y94.CE      net (fanout=8)        0.437   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X55Y94.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(27)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_25
    -------------------------------------------------  ---------------------------
    Total                                     19.396ns (4.603ns logic, 14.793ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.396ns (Levels of Logic = 15)
  Clock Path Skew:      -0.238ns (0.440 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X55Y94.CE      net (fanout=8)        0.437   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X55Y94.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(27)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_24
    -------------------------------------------------  ---------------------------
    Total                                     19.396ns (4.603ns logic, 14.793ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.396ns (Levels of Logic = 15)
  Clock Path Skew:      -0.238ns (0.440 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X55Y94.CE      net (fanout=8)        0.437   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X55Y94.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(27)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_26
    -------------------------------------------------  ---------------------------
    Total                                     19.396ns (4.603ns logic, 14.793ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.396ns (Levels of Logic = 15)
  Clock Path Skew:      -0.238ns (0.440 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/data_from_memory_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X54Y95.B6      net (fanout=8)        1.006   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X54Y95.B       Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X55Y94.CE      net (fanout=8)        0.437   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X55Y94.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(27)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_27
    -------------------------------------------------  ---------------------------
    Total                                     19.396ns (4.603ns logic, 14.793ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.556ns (Levels of Logic = 15)
  Clock Path Skew:      -0.076ns (0.602 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X76Y98.C6      net (fanout=8)        0.348   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X76Y98.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/fetched_inst_ir_and00001
    SLICE_X82Y99.CE      net (fanout=76)       1.255   cpus[0].u0/cpu_0/exeUnit/res_and_stall_stall_inv
    SLICE_X82Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(22)
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_22
    -------------------------------------------------  ---------------------------
    Total                                     19.556ns (4.603ns logic, 14.953ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.556ns (Levels of Logic = 15)
  Clock Path Skew:      -0.076ns (0.602 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X76Y98.C6      net (fanout=8)        0.348   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X76Y98.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/fetched_inst_ir_and00001
    SLICE_X82Y99.CE      net (fanout=76)       1.255   cpus[0].u0/cpu_0/exeUnit/res_and_stall_stall_inv
    SLICE_X82Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(22)
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_21
    -------------------------------------------------  ---------------------------
    Total                                     19.556ns (4.603ns logic, 14.953ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.529ns (Levels of Logic = 15)
  Clock Path Skew:      -0.101ns (0.577 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X76Y98.C6      net (fanout=8)        0.348   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X76Y98.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/fetched_inst_ir_and00001
    SLICE_X83Y99.CE      net (fanout=76)       1.228   cpus[0].u0/cpu_0/exeUnit/res_and_stall_stall_inv
    SLICE_X83Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(20)
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_20
    -------------------------------------------------  ---------------------------
    Total                                     19.529ns (4.603ns logic, 14.926ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.529ns (Levels of Logic = 15)
  Clock Path Skew:      -0.101ns (0.577 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X76Y98.C6      net (fanout=8)        0.348   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X76Y98.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/fetched_inst_ir_and00001
    SLICE_X83Y99.CE      net (fanout=76)       1.228   cpus[0].u0/cpu_0/exeUnit/res_and_stall_stall_inv
    SLICE_X83Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(20)
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_19
    -------------------------------------------------  ---------------------------
    Total                                     19.529ns (4.603ns logic, 14.926ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.422ns (Levels of Logic = 15)
  Clock Path Skew:      -0.203ns (0.475 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X63Y96.A6      net (fanout=8)        0.776   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X63Y96.A       Tilo                  0.094   N1556
                                                       cpus[0].u0/cpu_0/memUnit/MEM_to_WB_idx_d_not00011
    SLICE_X58Y95.CE      net (fanout=10)       0.693   cpus[0].u0/cpu_0/memUnit/MEM_to_WB_idx_d_not0001
    SLICE_X58Y95.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_23
                                                       cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_21
    -------------------------------------------------  ---------------------------
    Total                                     19.422ns (4.603ns logic, 14.819ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.422ns (Levels of Logic = 15)
  Clock Path Skew:      -0.203ns (0.475 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X63Y96.A6      net (fanout=8)        0.776   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X63Y96.A       Tilo                  0.094   N1556
                                                       cpus[0].u0/cpu_0/memUnit/MEM_to_WB_idx_d_not00011
    SLICE_X58Y95.CE      net (fanout=10)       0.693   cpus[0].u0/cpu_0/memUnit/MEM_to_WB_idx_d_not0001
    SLICE_X58Y95.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_23
                                                       cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_20
    -------------------------------------------------  ---------------------------
    Total                                     19.422ns (4.603ns logic, 14.819ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.422ns (Levels of Logic = 15)
  Clock Path Skew:      -0.203ns (0.475 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X63Y96.A6      net (fanout=8)        0.776   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X63Y96.A       Tilo                  0.094   N1556
                                                       cpus[0].u0/cpu_0/memUnit/MEM_to_WB_idx_d_not00011
    SLICE_X58Y95.CE      net (fanout=10)       0.693   cpus[0].u0/cpu_0/memUnit/MEM_to_WB_idx_d_not0001
    SLICE_X58Y95.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_23
                                                       cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_22
    -------------------------------------------------  ---------------------------
    Total                                     19.422ns (4.603ns logic, 14.819ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.422ns (Levels of Logic = 15)
  Clock Path Skew:      -0.203ns (0.475 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X63Y96.A6      net (fanout=8)        0.776   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X63Y96.A       Tilo                  0.094   N1556
                                                       cpus[0].u0/cpu_0/memUnit/MEM_to_WB_idx_d_not00011
    SLICE_X58Y95.CE      net (fanout=10)       0.693   cpus[0].u0/cpu_0/memUnit/MEM_to_WB_idx_d_not0001
    SLICE_X58Y95.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_23
                                                       cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_23
    -------------------------------------------------  ---------------------------
    Total                                     19.422ns (4.603ns logic, 14.819ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.395ns (Levels of Logic = 15)
  Clock Path Skew:      -0.228ns (0.450 - 0.678)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y19.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X83Y97.B6      net (fanout=1)        0.795   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X83Y97.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X83Y97.A5      net (fanout=4)        0.239   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X83Y97.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X85Y101.D2     net (fanout=13)       0.998   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X85Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N40
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)4
    SLICE_X87Y96.D1      net (fanout=34)       1.344   cpus[0].u0/cpu_0/exeUnit/N40
    SLICE_X87Y96.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D1      net (fanout=5)        1.528   cpus[0].u0/cpu_0/exeUnit/B_internal(11)
    SLICE_X87Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A4     net (fanout=1)        0.780   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
    SLICE_X95Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X93Y104.C1     net (fanout=50)       1.151   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X93Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)251
    SLICE_X93Y104.D1     net (fanout=5)        1.048   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd50
    SLICE_X93Y104.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)182
    SLICE_X92Y102.A1     net (fanout=3)        1.091   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd36
    SLICE_X92Y102.A      Tilo                  0.094   N1316
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)131
    SLICE_X96Y102.D4     net (fanout=2)        0.705   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)_bdd21
    SLICE_X96Y102.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AX     net (fanout=1)        0.912   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
    SLICE_X87Y101.AMUX   Taxa                  0.313   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)1311
    SLICE_X78Y97.D5      net (fanout=4)        0.809   cpus[0].u0/cpu_0/exeUnit/Q_internal(16)
    SLICE_X78Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_16
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(16)1
    SLICE_X73Y97.C3      net (fanout=3)        1.950   cpus[0].u0/cpu_0/IF_to_cache_adr(16)
    SLICE_X73Y97.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X73Y98.DMUX    Tcind                 0.330   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X63Y96.A6      net (fanout=8)        0.776   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X63Y96.A       Tilo                  0.094   N1556
                                                       cpus[0].u0/cpu_0/memUnit/MEM_to_WB_idx_d_not00011
    SLICE_X59Y95.CE      net (fanout=10)       0.666   cpus[0].u0/cpu_0/memUnit/MEM_to_WB_idx_d_not0001
    SLICE_X59Y95.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_31
                                                       cpus[0].u0/cpu_0/memUnit/MEM_to_WB.d_31
    -------------------------------------------------  ---------------------------
    Total                                     19.395ns (4.603ns logic, 14.792ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X2Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X2Y14.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X2Y14.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X0Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X0Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X0Y12.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X0Y12.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[5].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[5].r/CLKAL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Location pin: RAMB36_X2Y9.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[7].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[7].r/CLKAL
  Location pin: RAMB36_X2Y13.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Location pin: RAMB36_X2Y13.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X3Y20.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X3Y20.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X3Y15.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Location pin: RAMB36_X3Y15.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X0Y13.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  8.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.332ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.120 - 0.123)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.CQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X49Y68.A1      net (fanout=2)        0.835   dvi.dvictrl0/clkval(0)
    SLICE_X49Y68.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.497ns logic, 0.835ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  9.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.CQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X48Y69.C4      net (fanout=2)        0.385   dvi.dvictrl0/clkval(0)
    SLICE_X48Y69.CLK     Tas                   0.009   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.480ns logic, 0.385ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  9.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y68.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X49Y68.A4      net (fanout=2)        0.361   clk25
    SLICE_X49Y68.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.476ns logic, 0.361ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y68.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y68.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X52Y53.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X52Y53.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X56Y37.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X56Y37.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X56Y37.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X56Y37.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X60Y38.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X60Y38.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7320 paths analyzed, 1872 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.916ns.
--------------------------------------------------------------------------------
Slack:                  0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.322ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.364 - 1.465)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.BQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y79.A6       net (fanout=65)       0.456   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y79.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y62.CX       net (fanout=8)        1.292   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y62.CLK      Tdick                 0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (0.574ns logic, 1.748ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.320ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.364 - 1.465)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.BQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y79.A6       net (fanout=65)       0.456   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y79.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y62.DX       net (fanout=8)        1.292   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y62.CLK      Tdick                 0.007   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (0.572ns logic, 1.748ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.315ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.364 - 1.465)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.BQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y79.A6       net (fanout=65)       0.456   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y79.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y62.AX       net (fanout=8)        1.297   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y62.CLK      Tdick                -0.003   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (0.562ns logic, 1.753ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.312ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.364 - 1.465)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.BQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y79.A6       net (fanout=65)       0.456   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y79.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y62.BX       net (fanout=8)        1.297   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y62.CLK      Tdick                -0.006   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (0.559ns logic, 1.753ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.cfg.renable (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.886ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (1.454 - 1.448)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.cfg.renable to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y95.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.renable
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.renable
    SLICE_X3Y101.A3      net (fanout=17)       1.283   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.renable
    SLICE_X3Y101.A       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.istate_0
                                                       ddrsp0.ddrc0/ddr64.ddrc/r_istate_mux0000(7)111
    SLICE_X3Y104.B3      net (fanout=6)        0.763   ddrsp0.ddrc0/ddr64.ddrc/N141
    SLICE_X3Y104.B       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r_initnopdly_mux0000(1)31
    SLICE_X0Y104.B1      net (fanout=5)        1.078   ddrsp0.ddrc0/ddr64.ddrc/N145
    SLICE_X0Y104.B       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_5
                                                       ddrsp0.ddrc0/ddr64.ddrc/r_initnopdly_mux0000(1)_SW2
    SLICE_X0Y104.A1      net (fanout=1)        1.023   N860
    SLICE_X0Y104.CLK     Tas                   0.007   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_5
                                                       ddrsp0.ddrc0/ddr64.ddrc/r_initnopdly_mux0000(1)
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_6
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (0.739ns logic, 4.147ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[51].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.200ns (1.479 - 1.679)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[51].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y267.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(51)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[51].qi
    SLICE_X7Y97.C6          net (fanout=1)        2.450   ddrsp0.ddrc0/sdi_data(51)
    SLICE_X7Y97.C           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.dllrst
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(51)1
    RAMB36_X0Y16.DIADIL15   net (fanout=1)        1.223   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(51)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.639ns (0.966ns logic, 3.673ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.310ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (1.495 - 1.473)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D1     net (fanout=4)        1.426   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.884ns logic, 1.426ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.310ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (1.495 - 1.473)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D2     net (fanout=4)        1.426   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.884ns logic, 1.426ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.026ns (Levels of Logic = 0)
  Clock Path Skew:      -0.225ns (1.460 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y272.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(57)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi
    SLICE_X0Y118.BX      net (fanout=1)        1.527   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(57)
    SLICE_X0Y118.CLK     Tdick                -0.018   ddrsp0.ddrc0/sdi_data(123)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.026ns (0.499ns logic, 1.527ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.177ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.114 - 0.151)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.BQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y79.A6       net (fanout=65)       0.456   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y79.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y90.DX       net (fanout=8)        1.158   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y90.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.563ns logic, 1.614ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.177ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.114 - 0.151)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.BQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y79.A6       net (fanout=65)       0.456   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y79.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y90.CX       net (fanout=8)        1.158   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y90.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.563ns logic, 1.614ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.504ns (Levels of Logic = 1)
  Clock Path Skew:      -0.202ns (1.479 - 1.681)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y269.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(56)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].qi
    SLICE_X5Y109.C6         net (fanout=1)        1.822   ddrsp0.ddrc0/sdi_data(56)
    SLICE_X5Y109.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.rasn
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(56)1
    RAMB36_X0Y16.DIBDIL4    net (fanout=1)        1.716   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(56)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.504ns (0.966ns logic, 3.538ns route)
                                                          (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.184ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.712 - 0.722)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y105.DQ      Tcko                  0.471   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X1Y104.A6      net (fanout=2)        0.658   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X1Y104.A       Tilo                  0.094   ddrsp0.ddrc0/sdi_data(111)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel_1_and00001
    OLOGIC_X0Y211.D2     net (fanout=4)        0.527   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
    OLOGIC_X0Y211.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_ckenr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (0.999ns logic, 1.185ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].ckegen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.184ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.714 - 0.722)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].ckegen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y105.DQ      Tcko                  0.471   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X1Y104.A6      net (fanout=2)        0.658   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X1Y104.A       Tilo                  0.094   ddrsp0.ddrc0/sdi_data(111)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel_1_and00001
    OLOGIC_X0Y209.D2     net (fanout=4)        0.527   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
    OLOGIC_X0Y209.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_ckenr(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].ckegen
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (0.999ns logic, 1.185ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.172ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.712 - 0.722)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y105.DQ      Tcko                  0.471   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X1Y104.A6      net (fanout=2)        0.658   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X1Y104.A       Tilo                  0.094   ddrsp0.ddrc0/sdi_data(111)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel_1_and00001
    OLOGIC_X0Y211.D1     net (fanout=4)        0.515   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
    OLOGIC_X0Y211.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_ckenr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (0.999ns logic, 1.173ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_32 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dout (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.168ns (1.571 - 1.403)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_32 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y89.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_35
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_32
    OLOGIC_X0Y278.D2     net (fanout=2)        3.959   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_32
    OLOGIC_X0Y278.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqout(63)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dout
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (0.884ns logic, 3.959ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.937ns (Levels of Logic = 0)
  Clock Path Skew:      -0.231ns (1.454 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y246.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(46)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].qi
    SLICE_X1Y104.CX      net (fanout=1)        1.416   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(46)
    SLICE_X1Y104.CLK     Tdick                 0.004   ddrsp0.ddrc0/sdi_data(111)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.521ns logic, 1.416ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.940ns (Levels of Logic = 0)
  Clock Path Skew:      -0.228ns (1.460 - 1.688)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y277.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(62)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].qi
    SLICE_X1Y118.CX      net (fanout=1)        1.419   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(62)
    SLICE_X1Y118.CLK     Tdick                 0.004   ddrsp0.ddrc0/sdi_data(127)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (0.521ns logic, 1.419ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.938ns (Levels of Logic = 0)
  Clock Path Skew:      -0.229ns (1.454 - 1.683)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y248.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(47)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].qi
    SLICE_X1Y104.DX      net (fanout=1)        1.419   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(47)
    SLICE_X1Y104.CLK     Tdick                 0.002   ddrsp0.ddrc0/sdi_data(111)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (0.519ns logic, 1.419ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.912ns (Levels of Logic = 0)
  Clock Path Skew:      -0.251ns (1.434 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y72.Q1      Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(20)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].qi
    SLICE_X0Y51.AX       net (fanout=1)        1.407   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(20)
    SLICE_X0Y51.CLK      Tdick                -0.012   ddrsp0.ddrc0/sdi_data(87)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (0.505ns logic, 1.407ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.931ns (Levels of Logic = 0)
  Clock Path Skew:      -0.232ns (1.449 - 1.681)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y268.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi
    SLICE_X0Y114.DX      net (fanout=1)        1.419   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
    SLICE_X0Y114.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(119)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.512ns logic, 1.419ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.454ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (1.479 - 1.685)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y273.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi
    SLICE_X2Y106.A6         net (fanout=1)        1.582   ddrsp0.ddrc0/sdi_data(61)
    SLICE_X2Y106.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)1
    RAMB36_X0Y16.DIBDIL9    net (fanout=1)        1.906   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.454ns (0.966ns logic, 3.488ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.930ns (Levels of Logic = 0)
  Clock Path Skew:      -0.228ns (1.460 - 1.688)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y276.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(59)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].qi
    SLICE_X0Y118.DX      net (fanout=1)        1.418   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(59)
    SLICE_X0Y118.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(123)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (0.512ns logic, 1.418ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.213ns (1.467 - 1.680)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(15)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].qi
    SLICE_X2Y62.D6          net (fanout=1)        1.535   ddrsp0.ddrc0/sdi_data(15)
    SLICE_X2Y62.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(15)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(15)1
    RAMB36_X0Y17.DIADIL15   net (fanout=1)        1.941   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(15)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.442ns (0.966ns logic, 3.476ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.675 - 0.744)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_0 to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y104.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_0
    SLICE_X3Y105.B4      net (fanout=5)        0.519   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_0
    SLICE_X3Y105.B       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N174
                                                       ddrsp0.ddrc0/ddr64.ddrc/r_initnopdly_mux0000(4)111
    SLICE_X3Y105.A5      net (fanout=6)        0.246   ddrsp0.ddrc0/ddr64.ddrc/N174
    SLICE_X3Y105.A       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N174
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_cfg_command_cmp_eq00001
    SLICE_X3Y104.B1      net (fanout=10)       0.883   ddrsp0.ddrc0/ddr64.ddrc/v2_cfg_command_cmp_eq0000
    SLICE_X3Y104.B       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r_initnopdly_mux0000(1)31
    SLICE_X0Y104.B1      net (fanout=5)        1.078   ddrsp0.ddrc0/ddr64.ddrc/N145
    SLICE_X0Y104.B       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_5
                                                       ddrsp0.ddrc0/ddr64.ddrc/r_initnopdly_mux0000(1)_SW2
    SLICE_X0Y104.A1      net (fanout=1)        1.023   N860
    SLICE_X0Y104.CLK     Tas                   0.007   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_5
                                                       ddrsp0.ddrc0/ddr64.ddrc/r_initnopdly_mux0000(1)
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_6
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (0.833ns logic, 3.749ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.501ns.
--------------------------------------------------------------------------------
Slack:                  0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.889 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        2.461   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (0.855ns logic, 2.461ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.889 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        2.461   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (0.855ns logic, 2.461ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (1.817 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        2.247   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.901ns logic, 2.247ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (1.817 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        2.247   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.901ns logic, 2.247ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.889 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.DQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        2.355   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (0.855ns logic, 2.355ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.889 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.DQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        2.355   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (0.855ns logic, 2.355ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.032ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.889 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        2.131   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (0.901ns logic, 2.131ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  0.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.032ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.889 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        2.131   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (0.901ns logic, 2.131ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.963ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (1.886 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        2.108   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.963ns (0.855ns logic, 2.108ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.963ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (1.886 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        2.108   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.963ns (0.855ns logic, 2.108ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.889 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        2.036   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (0.901ns logic, 2.036ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.889 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        2.036   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (0.901ns logic, 2.036ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.903ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.888 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y62.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        2.024   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.879ns logic, 2.024ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.903ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.888 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y62.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        2.024   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.879ns logic, 2.024ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.918ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (1.886 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        2.017   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.901ns logic, 2.017ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.918ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (1.886 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        2.017   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.901ns logic, 2.017ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.717ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (1.888 - 1.927)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        1.862   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.855ns logic, 1.862ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.717ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (1.888 - 1.927)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        1.862   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.855ns logic, 1.862ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (1.817 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        1.807   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.662ns (0.855ns logic, 1.807ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  0.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (1.817 - 1.794)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        1.807   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.662ns (0.855ns logic, 1.807ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.885 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y62.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        1.642   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.521ns (0.879ns logic, 1.642ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.885 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y62.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        1.642   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.521ns (0.879ns logic, 1.642ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.397ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.885 - 1.927)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.542   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (0.855ns logic, 1.542ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.397ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.885 - 1.927)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.542   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (0.855ns logic, 1.542ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  1.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      1.990ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (1.817 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y62.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    OLOGIC_X0Y97.D1      net (fanout=2)        1.111   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(0)
    OLOGIC_X0Y97.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    -------------------------------------------------  ---------------------------
    Total                                      1.990ns (0.879ns logic, 1.111ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1811 paths analyzed, 480 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.442ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      6.408ns (Levels of Logic = 2)
  Clock Path Skew:      0.276ns (4.311 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL3      net (fanout=32)       0.958   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         6.408ns (1.283ns logic, 5.125ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.442ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      6.408ns (Levels of Logic = 2)
  Clock Path Skew:      0.276ns (4.311 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL2      net (fanout=32)       0.958   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         6.408ns (1.283ns logic, 5.125ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.442ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      6.408ns (Levels of Logic = 2)
  Clock Path Skew:      0.276ns (4.311 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL1      net (fanout=32)       0.958   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         6.408ns (1.283ns logic, 5.125ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.442ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      6.408ns (Levels of Logic = 2)
  Clock Path Skew:      0.276ns (4.311 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL0      net (fanout=32)       0.958   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         6.408ns (1.283ns logic, 5.125ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.420ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL3      net (fanout=32)       0.924   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.374ns (1.283ns logic, 5.091ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  6.420ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL1      net (fanout=32)       0.924   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.374ns (1.283ns logic, 5.091ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  6.420ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL5      net (fanout=32)       0.924   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.374ns (1.283ns logic, 5.091ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  6.420ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL2      net (fanout=32)       0.924   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.374ns (1.283ns logic, 5.091ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  6.420ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL0      net (fanout=32)       0.924   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.374ns (1.283ns logic, 5.091ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  6.420ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL7      net (fanout=32)       0.924   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.374ns (1.283ns logic, 5.091ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  6.420ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL6      net (fanout=32)       0.924   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.374ns (1.283ns logic, 5.091ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  6.420ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL4      net (fanout=32)       0.924   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.374ns (1.283ns logic, 5.091ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  6.412ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.358ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (4.291 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL1      net (fanout=32)       0.908   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.358ns (1.283ns logic, 5.075ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay:                  6.412ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.358ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (4.291 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL0      net (fanout=32)       0.908   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.358ns (1.283ns logic, 5.075ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay:                  6.412ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.358ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (4.291 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       0.908   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.358ns (1.283ns logic, 5.075ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay:                  6.412ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.358ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (4.291 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       0.908   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.358ns (1.283ns logic, 5.075ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay:                  6.326ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9 (FF)
  Data Path Delay:      6.180ns (Levels of Logic = 3)
  Clock Path Skew:      0.164ns (4.199 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y89.A3       net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y84.C4       net (fanout=26)       0.808   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X2Y82.B6       net (fanout=4)        0.491   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X2Y82.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N93
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X3Y82.SR       net (fanout=2)        0.304   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X3Y82.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    -------------------------------------------------  ---------------------------
    Total                                      6.180ns (1.300ns logic, 4.880ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.324ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8 (FF)
  Data Path Delay:      6.178ns (Levels of Logic = 3)
  Clock Path Skew:      0.164ns (4.199 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y89.A3       net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y84.C4       net (fanout=26)       0.808   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X2Y82.B6       net (fanout=4)        0.491   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X2Y82.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N93
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X3Y82.SR       net (fanout=2)        0.304   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X3Y82.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (1.298ns logic, 4.880ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.315ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5 (FF)
  Data Path Delay:      6.181ns (Levels of Logic = 3)
  Clock Path Skew:      0.176ns (4.211 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y89.A3       net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y84.C4       net (fanout=26)       0.808   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X3Y86.B6       net (fanout=4)        0.476   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X3Y86.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X2Y86.SR       net (fanout=2)        0.320   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X2Y86.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (1.300ns logic, 4.881ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.315ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6 (FF)
  Data Path Delay:      6.181ns (Levels of Logic = 3)
  Clock Path Skew:      0.176ns (4.211 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y89.A3       net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y84.C4       net (fanout=26)       0.808   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X3Y86.B6       net (fanout=4)        0.476   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X3Y86.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X2Y86.SR       net (fanout=2)        0.320   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X2Y86.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (1.300ns logic, 4.881ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.314ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11 (FF)
  Data Path Delay:      6.195ns (Levels of Logic = 3)
  Clock Path Skew:      0.191ns (4.226 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y89.A3       net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y84.C4       net (fanout=26)       0.808   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X2Y82.B6       net (fanout=4)        0.491   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X2Y82.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N93
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X2Y81.SR       net (fanout=2)        0.319   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X2Y81.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (1.300ns logic, 4.895ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.313ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7 (FF)
  Data Path Delay:      6.154ns (Levels of Logic = 3)
  Clock Path Skew:      0.151ns (4.186 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y89.A3       net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y84.C4       net (fanout=26)       0.808   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X3Y86.B6       net (fanout=4)        0.476   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X3Y86.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X3Y86.SR       net (fanout=2)        0.293   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X3Y86.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (1.300ns logic, 4.854ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay:                  6.313ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4 (FF)
  Data Path Delay:      6.179ns (Levels of Logic = 3)
  Clock Path Skew:      0.176ns (4.211 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y89.A3       net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y84.C4       net (fanout=26)       0.808   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X3Y86.B6       net (fanout=4)        0.476   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X3Y86.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X2Y86.SR       net (fanout=2)        0.320   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X2Y86.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4
    -------------------------------------------------  ---------------------------
    Total                                      6.179ns (1.298ns logic, 4.881ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.312ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10 (FF)
  Data Path Delay:      6.193ns (Levels of Logic = 3)
  Clock Path Skew:      0.191ns (4.226 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y89.A3       net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y84.C4       net (fanout=26)       0.808   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X2Y82.B6       net (fanout=4)        0.491   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X2Y82.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N93
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X2Y81.SR       net (fanout=2)        0.319   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X2Y81.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    -------------------------------------------------  ---------------------------
    Total                                      6.193ns (1.298ns logic, 4.895ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.239ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      6.205ns (Levels of Logic = 2)
  Clock Path Skew:      0.276ns (4.311 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y84.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y89.A3          net (fanout=299)      3.277   rst0/rstoutl_1
    SLICE_X7Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A6          net (fanout=26)       0.890   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL7      net (fanout=32)       0.755   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         6.205ns (1.283ns logic, 4.922ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.447ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      3.433ns (Levels of Logic = 2)
  Clock Path Skew:      -0.704ns (3.858 - 4.562)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y105.DQ      Tcko                  0.471   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X32Y83.A1      net (fanout=2)        2.699   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X32Y83.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X32Y83.B6      net (fanout=3)        0.166   lock
    SLICE_X32Y83.CLK     Tas                   0.003   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (0.568ns logic, 2.865ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay:                  2.825ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      2.825ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3
    SLICE_X12Y92.C4      net (fanout=68)       2.375   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.825ns (0.450ns logic, 2.375ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  2.825ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      2.825ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3
    SLICE_X12Y92.C4      net (fanout=68)       2.375   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.825ns (0.450ns logic, 2.375ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  2.782ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      2.782ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y92.C2      net (fanout=68)       2.332   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (0.450ns logic, 2.332ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay:                  2.782ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      2.782ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y92.C2      net (fanout=68)       2.332   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (0.450ns logic, 2.332ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay:                  2.687ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      2.687ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3
    SLICE_X12Y91.C4      net (fanout=68)       2.237   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.687ns (0.450ns logic, 2.237ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay:                  2.687ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      2.687ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3
    SLICE_X12Y91.C4      net (fanout=68)       2.237   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.687ns (0.450ns logic, 2.237ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay:                  2.659ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      2.659ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y90.C2      net (fanout=68)       2.209   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.450ns logic, 2.209ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  2.659ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      2.659ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y90.C2      net (fanout=68)       2.209   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.450ns logic, 2.209ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  2.648ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1 (RAM)
  Data Path Delay:      2.648ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y91.A1      net (fanout=68)       2.198   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.450ns logic, 2.198ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.648ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA (RAM)
  Data Path Delay:      2.648ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y91.A1      net (fanout=68)       2.198   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.450ns logic, 2.198ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.644ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      2.644ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y91.C2      net (fanout=68)       2.194   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.644ns (0.450ns logic, 2.194ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.644ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      2.644ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y91.C2      net (fanout=68)       2.194   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.644ns (0.450ns logic, 2.194ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.643ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1 (RAM)
  Data Path Delay:      2.643ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y91.B1      net (fanout=68)       2.193   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.450ns logic, 2.193ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.643ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB (RAM)
  Data Path Delay:      2.643ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y91.B1      net (fanout=68)       2.193   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.450ns logic, 2.193ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.641ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      2.641ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y92.C1      net (fanout=68)       2.191   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (0.450ns logic, 2.191ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.641ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      2.641ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y92.C1      net (fanout=68)       2.191   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (0.450ns logic, 2.191ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.640ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      2.640ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y91.C1      net (fanout=68)       2.190   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (0.450ns logic, 2.190ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.640ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      2.640ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y91.C1      net (fanout=68)       2.190   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (0.450ns logic, 2.190ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.635ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      2.635ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y90.A2      net (fanout=68)       2.185   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.450ns logic, 2.185ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay:                  2.635ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      2.635ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y90.A2      net (fanout=68)       2.185   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.450ns logic, 2.185ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay:                  2.634ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1 (RAM)
  Data Path Delay:      2.634ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y92.A1      net (fanout=68)       2.184   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.634ns (0.450ns logic, 2.184ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay:                  2.634ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA (RAM)
  Data Path Delay:      2.634ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y92.A1      net (fanout=68)       2.184   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.634ns (0.450ns logic, 2.184ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay:                  2.629ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1 (RAM)
  Data Path Delay:      2.629ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y92.B1      net (fanout=68)       2.179   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (0.450ns logic, 2.179ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay:                  2.629ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB (RAM)
  Data Path Delay:      2.629ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y92.B1      net (fanout=68)       2.179   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (0.450ns logic, 2.179ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.300ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.300ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=82)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.300ns (0.794ns logic, 4.506ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.300ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.300ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=82)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.300ns (0.794ns logic, 4.506ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.299ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.299ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=82)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.299ns (0.794ns logic, 4.505ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.299ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.299ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=82)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.299ns (0.794ns logic, 4.505ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.297ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.297ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=82)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (0.794ns logic, 4.503ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.297ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.297ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=82)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (0.794ns logic, 4.503ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.296ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.296ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y72.CLK     net (fanout=82)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.296ns (0.794ns logic, 4.502ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.296ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.296ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=82)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.296ns (0.794ns logic, 4.502ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.293ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.293ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y70.CLK     net (fanout=82)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.293ns (0.794ns logic, 4.499ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.293ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.293ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y71.CLK     net (fanout=82)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.293ns (0.794ns logic, 4.499ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.291ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.291ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y69.CLK     net (fanout=82)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.291ns (0.794ns logic, 4.497ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.291ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.291ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y68.CLK     net (fanout=82)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.291ns (0.794ns logic, 4.497ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.289ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/hsync (FF)
  Data Path Delay:      5.289ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y67.CLK     net (fanout=82)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (0.794ns logic, 4.495ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.289ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/vsync (FF)
  Data Path Delay:      5.289ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y66.CLK     net (fanout=82)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (0.794ns logic, 4.495ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.285ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.285ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y62.CLK     net (fanout=82)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.285ns (0.794ns logic, 4.491ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.285ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.285ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y63.CLK     net (fanout=82)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.285ns (0.794ns logic, 4.491ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.282ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/de (FF)
  Data Path Delay:      5.282ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y61.CLK     net (fanout=82)       1.994   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.282ns (0.794ns logic, 4.488ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.251ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/preD2 (FF)
  Data Path Delay:      5.251ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_n/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X98Y35.CLK     net (fanout=82)       1.963   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (0.794ns logic, 4.457ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.123ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.123ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X93Y47.CLK     net (fanout=82)       1.835   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (0.794ns logic, 4.329ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.123ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.123ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X93Y47.CLK     net (fanout=82)       1.835   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (0.794ns logic, 4.329ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.123ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.123ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X93Y47.CLK     net (fanout=82)       1.835   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (0.794ns logic, 4.329ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.121ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.121ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X90Y46.CLK     net (fanout=82)       1.833   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (0.794ns logic, 4.327ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.107ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvi0/t.read_pointer_out_2 (FF)
  Data Path Delay:      5.107ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvi0/t.read_pointer_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X89Y58.CLK     net (fanout=82)       1.819   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.107ns (0.794ns logic, 4.313ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.107ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvi0/t.read_pointer_out_1 (FF)
  Data Path Delay:      5.107ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvi0/t.read_pointer_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X89Y58.CLK     net (fanout=82)       1.819   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.107ns (0.794ns logic, 4.313ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.107ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvi0/t.read_pointer_out_3 (FF)
  Data Path Delay:      5.107ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvi0/t.read_pointer_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C2      net (fanout=3)        0.796   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X89Y58.CLK     net (fanout=82)       1.819   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.107ns (0.794ns logic, 4.313ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.117ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.117ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y68.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X48Y67.C1      net (fanout=2)        0.875   clk25
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (0.544ns logic, 2.573ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.975ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.975ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y67.C3      net (fanout=1)        2.183   dvi.dvictrl0/lclk40
    SLICE_X48Y67.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.698   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.094ns logic, 3.881ns route)
                                                       (2.4% logic, 97.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  11.129ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      6.089ns (Levels of Logic = 2)
  Clock Path Skew:      -4.262ns (1.608 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X44Y41.A3      net (fanout=34)       2.368   dvi.dvi0/r.status_cst
    SLICE_X44Y41.A       Tilo                  0.094   dvi.dvi0/r_status_and0000
                                                       dvi.dvi0/r_status_and00002
    SLICE_X45Y41.SR      net (fanout=1)        0.423   dvi.dvi0/r_status_and0000
    SLICE_X45Y41.CLK     Tsrck                 0.545   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (1.204ns logic, 4.885ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay:                  11.027ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_2 (FF)
  Data Path Delay:      6.060ns (Levels of Logic = 1)
  Clock Path Skew:      -4.189ns (1.681 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X46Y27.SR      net (fanout=34)       2.854   dvi.dvi0/r.status_cst
    SLICE_X46Y27.CLK     Tsrck                 0.547   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_2
    -------------------------------------------------  ---------------------------
    Total                                      6.060ns (1.112ns logic, 4.948ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  11.027ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_1 (FF)
  Data Path Delay:      6.060ns (Levels of Logic = 1)
  Clock Path Skew:      -4.189ns (1.681 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X46Y27.SR      net (fanout=34)       2.854   dvi.dvi0/r.status_cst
    SLICE_X46Y27.CLK     Tsrck                 0.547   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_1
    -------------------------------------------------  ---------------------------
    Total                                      6.060ns (1.112ns logic, 4.948ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  11.027ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_3 (FF)
  Data Path Delay:      6.060ns (Levels of Logic = 1)
  Clock Path Skew:      -4.189ns (1.681 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X46Y27.SR      net (fanout=34)       2.854   dvi.dvi0/r.status_cst
    SLICE_X46Y27.CLK     Tsrck                 0.547   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_3
    -------------------------------------------------  ---------------------------
    Total                                      6.060ns (1.112ns logic, 4.948ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  11.025ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_0 (FF)
  Data Path Delay:      6.058ns (Levels of Logic = 1)
  Clock Path Skew:      -4.189ns (1.681 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X46Y27.SR      net (fanout=34)       2.854   dvi.dvi0/r.status_cst
    SLICE_X46Y27.CLK     Tsrck                 0.545   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_0
    -------------------------------------------------  ---------------------------
    Total                                      6.058ns (1.110ns logic, 4.948ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  10.930ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_en (FF)
  Destination:          apb0/r.prdata_3 (FF)
  Data Path Delay:      5.908ns (Levels of Logic = 4)
  Clock Path Skew:      -4.244ns (1.663 - 5.907)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/t.fifo_en to apb0/r.prdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y48.BQ      Tcko                  0.450   dvi.dvi0/t.fifo_en
                                                       dvi.dvi0/t.fifo_en
    SLICE_X54Y56.A1      net (fanout=12)       1.672   dvi.dvi0/t.fifo_en
    SLICE_X54Y56.A       Tilo                  0.094   dvi.dvi0/r.int_reg_3_7
                                                       apb0/rin_prdata(3)1009
    SLICE_X52Y56.B6      net (fanout=1)        0.311   apb0/rin_prdata(3)1009
    SLICE_X52Y56.B       Tilo                  0.094   apb0/rin_prdata(3)990
                                                       apb0/rin_prdata(3)1018
    SLICE_X47Y69.D3      net (fanout=1)        1.751   apb0/rin_prdata(3)1018
    SLICE_X47Y69.D       Tilo                  0.094   apb0/rin_prdata(3)1086
                                                       apb0/rin_prdata(3)1086
    SLICE_X34Y54.A3      net (fanout=1)        1.416   apb0/rin_prdata(3)1086
    SLICE_X34Y54.CLK     Tas                   0.026   apb0/r.prdata_3
                                                       apb0/rin_prdata(3)11151
                                                       apb0/r.prdata_3
    -------------------------------------------------  ---------------------------
    Total                                      5.908ns (0.758ns logic, 5.150ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay:                  10.888ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_1 (FF)
  Data Path Delay:      5.920ns (Levels of Logic = 2)
  Clock Path Skew:      -4.190ns (1.680 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X44Y40.A5      net (fanout=34)       2.159   dvi.dvi0/r.status_cst
    SLICE_X44Y40.A       Tilo                  0.094   dvi.dvi0/Mcount_r.status_val
                                                       dvi.dvi0/Mcount_r.status_val1
    SLICE_X44Y39.SR      net (fanout=1)        0.463   dvi.dvi0/Mcount_r.status_val
    SLICE_X44Y39.CLK     Tsrck                 0.545   dvi.dvi0/r.status_1
                                                       dvi.dvi0/r.status_1
    -------------------------------------------------  ---------------------------
    Total                                      5.920ns (1.204ns logic, 4.716ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  10.865ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_6 (FF)
  Data Path Delay:      5.906ns (Levels of Logic = 1)
  Clock Path Skew:      -4.181ns (1.689 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y27.SR      net (fanout=34)       2.700   dvi.dvi0/r.status_cst
    SLICE_X42Y27.CLK     Tsrck                 0.547   dvi.dvi0/r.level_7
                                                       dvi.dvi0/r.level_6
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (1.112ns logic, 4.794ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  10.865ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_5 (FF)
  Data Path Delay:      5.906ns (Levels of Logic = 1)
  Clock Path Skew:      -4.181ns (1.689 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y27.SR      net (fanout=34)       2.700   dvi.dvi0/r.status_cst
    SLICE_X42Y27.CLK     Tsrck                 0.547   dvi.dvi0/r.level_7
                                                       dvi.dvi0/r.level_5
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (1.112ns logic, 4.794ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  10.865ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_7 (FF)
  Data Path Delay:      5.906ns (Levels of Logic = 1)
  Clock Path Skew:      -4.181ns (1.689 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y27.SR      net (fanout=34)       2.700   dvi.dvi0/r.status_cst
    SLICE_X42Y27.CLK     Tsrck                 0.547   dvi.dvi0/r.level_7
                                                       dvi.dvi0/r.level_7
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (1.112ns logic, 4.794ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  10.863ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_4 (FF)
  Data Path Delay:      5.904ns (Levels of Logic = 1)
  Clock Path Skew:      -4.181ns (1.689 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y27.SR      net (fanout=34)       2.700   dvi.dvi0/r.status_cst
    SLICE_X42Y27.CLK     Tsrck                 0.545   dvi.dvi0/r.level_7
                                                       dvi.dvi0/r.level_4
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (1.110ns logic, 4.794ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  10.524ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      5.484ns (Levels of Logic = 1)
  Clock Path Skew:      -4.262ns (1.608 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X45Y41.DX      net (fanout=34)       2.245   dvi.dvi0/r.status_cst
    SLICE_X45Y41.CLK     Tsrck                 0.580   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      5.484ns (1.145ns logic, 4.339ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  10.288ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      5.286ns (Levels of Logic = 2)
  Clock Path Skew:      -4.224ns (1.646 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y53.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X73Y67.C6         net (fanout=70)       2.276   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y67.C          Tilo                  0.094   ua1.uart1/r.thold_4_7
                                                          dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X72Y70.A2         net (fanout=9)        1.063   dvi.dvi0/N62
    SLICE_X72Y70.A          Tilo                  0.094   ua1.uart1/r.thold_3_7
                                                          dvi.dvi0/v_ram_address_mux0002(3)1
    RAMB36_X2Y12.ADDRBL9    net (fanout=1)        0.941   dvi.dvi0/write_pointer_fifo(3)
    RAMB36_X2Y12.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         5.286ns (1.006ns logic, 4.280ns route)
                                                          (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  10.217ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.sync_w_1 (FF)
  Data Path Delay:      5.248ns (Levels of Logic = 2)
  Clock Path Skew:      -4.191ns (1.679 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.sync_w_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X44Y38.B3      net (fanout=34)       2.586   dvi.dvi0/r.status_cst
    SLICE_X44Y38.CLK     Tas                   0.003   dvi.dvi0/r.sync_w_2
                                                       dvi.dvi0/v_sync_w_1_mux00051
                                                       dvi.dvi0/r.sync_w_1
    -------------------------------------------------  ---------------------------
    Total                                      5.248ns (0.568ns logic, 4.680ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Delay:                  10.170ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      4.976ns (Levels of Logic = 2)
  Clock Path Skew:      -4.416ns (1.454 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X49Y75.D1      net (fanout=34)       2.289   dvi.dvi0/r.status_cst
    SLICE_X49Y75.CLK     Tas                   0.028   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000461
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      4.976ns (0.593ns logic, 4.383ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Delay:                  10.133ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_14 (FF)
  Data Path Delay:      4.925ns (Levels of Logic = 2)
  Clock Path Skew:      -4.430ns (1.440 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X49Y72.A1      net (fanout=34)       2.240   dvi.dvi0/r.status_cst
    SLICE_X49Y72.CLK     Tas                   0.026   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000141
                                                       dvi.dvi0/r.adress_14
    -------------------------------------------------  ---------------------------
    Total                                      4.925ns (0.591ns logic, 4.334ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Delay:                  10.119ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_25 (FF)
  Data Path Delay:      5.017ns (Levels of Logic = 2)
  Clock Path Skew:      -4.324ns (1.546 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X46Y74.D2      net (fanout=34)       2.330   dvi.dvi0/r.status_cst
    SLICE_X46Y74.CLK     Tas                   0.028   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000381
                                                       dvi.dvi0/r.adress_25
    -------------------------------------------------  ---------------------------
    Total                                      5.017ns (0.593ns logic, 4.424ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Delay:                  10.118ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      5.116ns (Levels of Logic = 2)
  Clock Path Skew:      -4.224ns (1.646 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y53.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X73Y67.C6         net (fanout=70)       2.276   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y67.C          Tilo                  0.094   ua1.uart1/r.thold_4_7
                                                          dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X69Y68.A2         net (fanout=9)        1.026   dvi.dvi0/N62
    SLICE_X69Y68.A          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(2)
                                                          dvi.dvi0/v_ram_address_mux0002(2)1
    RAMB36_X2Y12.ADDRBL8    net (fanout=1)        0.808   dvi.dvi0/write_pointer_fifo(2)
    RAMB36_X2Y12.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         5.116ns (1.006ns logic, 4.110ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  10.087ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_23 (FF)
  Data Path Delay:      4.985ns (Levels of Logic = 2)
  Clock Path Skew:      -4.324ns (1.546 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X46Y74.B2      net (fanout=34)       2.299   dvi.dvi0/r.status_cst
    SLICE_X46Y74.CLK     Tas                   0.027   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000341
                                                       dvi.dvi0/r.adress_23
    -------------------------------------------------  ---------------------------
    Total                                      4.985ns (0.592ns logic, 4.393ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Delay:                  10.071ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_28 (FF)
  Data Path Delay:      4.877ns (Levels of Logic = 2)
  Clock Path Skew:      -4.416ns (1.454 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X49Y75.C2      net (fanout=34)       2.189   dvi.dvi0/r.status_cst
    SLICE_X49Y75.CLK     Tas                   0.029   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000441
                                                       dvi.dvi0/r.adress_28
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (0.594ns logic, 4.283ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Delay:                  10.060ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.sync_w_2 (FF)
  Data Path Delay:      5.091ns (Levels of Logic = 2)
  Clock Path Skew:      -4.191ns (1.679 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.sync_w_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X44Y38.D3      net (fanout=34)       2.422   dvi.dvi0/r.status_cst
    SLICE_X44Y38.CLK     Tas                   0.010   dvi.dvi0/r.sync_w_2
                                                       dvi.dvi0/v_sync_w_2_mux00051
                                                       dvi.dvi0/r.sync_w_2
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (0.575ns logic, 4.516ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Delay:                  9.935ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.933ns (Levels of Logic = 2)
  Clock Path Skew:      -4.224ns (1.646 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y53.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X67Y67.A5         net (fanout=70)       2.002   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y67.A          Tilo                  0.094   dvi.dvi0/N49
                                                          dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X73Y67.D2         net (fanout=9)        1.213   dvi.dvi0/N49
    SLICE_X73Y67.D          Tilo                  0.094   ua1.uart1/r.thold_4_7
                                                          dvi.dvi0/v_ram_address_mux0002(8)1
    RAMB36_X2Y12.ADDRBL14   net (fanout=1)        0.712   dvi.dvi0/write_pointer_fifo(8)
    RAMB36_X2Y12.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         4.933ns (1.006ns logic, 3.927ns route)
                                                          (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay:                  9.935ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.933ns (Levels of Logic = 2)
  Clock Path Skew:      -4.224ns (1.646 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y53.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X73Y67.C6         net (fanout=70)       2.276   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y67.C          Tilo                  0.094   ua1.uart1/r.thold_4_7
                                                          dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X70Y67.B2         net (fanout=9)        0.932   dvi.dvi0/N62
    SLICE_X70Y67.B          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(0)
                                                          dvi.dvi0/v_ram_address_mux0002(1)1
    RAMB36_X2Y12.ADDRBL7    net (fanout=1)        0.719   dvi.dvi0/write_pointer_fifo(1)
    RAMB36_X2Y12.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         4.933ns (1.006ns logic, 3.927ns route)
                                                          (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay:                  9.909ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.sync_w_0 (FF)
  Data Path Delay:      4.940ns (Levels of Logic = 2)
  Clock Path Skew:      -4.191ns (1.679 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.sync_w_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B3      net (fanout=70)       2.094   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y65.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X44Y38.C6      net (fanout=34)       2.272   dvi.dvi0/r.status_cst
    SLICE_X44Y38.CLK     Tas                   0.009   dvi.dvi0/r.sync_w_2
                                                       dvi.dvi0/v_sync_w_0_mux00051
                                                       dvi.dvi0/r.sync_w_0
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (0.574ns logic, 4.366ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Delay:                  9.893ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.891ns (Levels of Logic = 2)
  Clock Path Skew:      -4.224ns (1.646 - 5.870)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y53.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X67Y67.A5         net (fanout=70)       2.002   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y67.A          Tilo                  0.094   dvi.dvi0/N49
                                                          dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X72Y70.A3         net (fanout=9)        0.942   dvi.dvi0/N49
    SLICE_X72Y70.A          Tilo                  0.094   ua1.uart1/r.thold_3_7
                                                          dvi.dvi0/v_ram_address_mux0002(3)1
    RAMB36_X2Y12.ADDRBL9    net (fanout=1)        0.941   dvi.dvi0/write_pointer_fifo(3)
    RAMB36_X2Y12.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         4.891ns (1.006ns logic, 3.885ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  9.392ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.076ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (1.309 - 1.318)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C4         net (fanout=15)       2.191   dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/inc_pointer_mux00041
    SLICE_X72Y62.A1         net (fanout=2)        0.896   dvi.dvi0/inc_pointer_mux0004
    SLICE_X72Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y12.ADDRAL13   net (fanout=1)        0.718   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.076ns (1.544ns logic, 7.532ns route)
                                                          (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  9.362ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.046ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (1.309 - 1.318)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.A5         net (fanout=3)        1.663   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C4         net (fanout=15)       2.191   dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/inc_pointer_mux00041
    SLICE_X72Y62.A1         net (fanout=2)        0.896   dvi.dvi0/inc_pointer_mux0004
    SLICE_X72Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y12.ADDRAL13   net (fanout=1)        0.718   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.046ns (1.547ns logic, 7.499ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay:                  9.118ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.946ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A4         net (fanout=15)       1.627   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y61.A2         net (fanout=48)       1.438   dvi.dvi0/N47
    SLICE_X71Y61.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y11.ADDRAL7    net (fanout=1)        0.610   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.946ns (1.544ns logic, 7.402ns route)
                                                          (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay:                  9.088ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.916ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.A5         net (fanout=3)        1.663   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A4         net (fanout=15)       1.627   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y61.A2         net (fanout=48)       1.438   dvi.dvi0/N47
    SLICE_X71Y61.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y11.ADDRAL7    net (fanout=1)        0.610   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.916ns (1.547ns logic, 7.369ns route)
                                                          (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  9.084ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.912ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A4         net (fanout=15)       1.627   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y62.A1         net (fanout=48)       1.296   dvi.dvi0/N47
    SLICE_X73Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y11.ADDRAL13   net (fanout=1)        0.718   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.912ns (1.544ns logic, 7.368ns route)
                                                          (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay:                  9.054ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.882ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.A5         net (fanout=3)        1.663   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A4         net (fanout=15)       1.627   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y62.A1         net (fanout=48)       1.296   dvi.dvi0/N47
    SLICE_X73Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y11.ADDRAL13   net (fanout=1)        0.718   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.882ns (1.547ns logic, 7.335ns route)
                                                          (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  9.020ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.848ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A4         net (fanout=15)       1.627   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y61.B3         net (fanout=48)       1.438   dvi.dvi0/N47
    SLICE_X71Y61.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y11.ADDRAL8    net (fanout=1)        0.512   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.848ns (1.544ns logic, 7.304ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  8.993ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.533ns (Levels of Logic = 5)
  Clock Path Skew:      -0.153ns (1.309 - 1.462)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y58.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_2
    SLICE_X77Y60.A2         net (fanout=2)        1.110   dvi.dvi0/t.read_pointer_out_2
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C4         net (fanout=15)       2.191   dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/inc_pointer_mux00041
    SLICE_X72Y62.A1         net (fanout=2)        0.896   dvi.dvi0/inc_pointer_mux0004
    SLICE_X72Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y12.ADDRAL13   net (fanout=1)        0.718   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.533ns (1.544ns logic, 6.989ns route)
                                                          (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  8.990ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.818ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.A5         net (fanout=3)        1.663   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A4         net (fanout=15)       1.627   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y61.B3         net (fanout=48)       1.438   dvi.dvi0/N47
    SLICE_X71Y61.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y11.ADDRAL8    net (fanout=1)        0.512   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.818ns (1.547ns logic, 7.271ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  8.963ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.503ns (Levels of Logic = 5)
  Clock Path Skew:      -0.153ns (1.309 - 1.462)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y58.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_2
    SLICE_X77Y60.A2         net (fanout=2)        1.110   dvi.dvi0/t.read_pointer_out_2
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.A5         net (fanout=3)        1.663   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C4         net (fanout=15)       2.191   dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/inc_pointer_mux00041
    SLICE_X72Y62.A1         net (fanout=2)        0.896   dvi.dvi0/inc_pointer_mux0004
    SLICE_X72Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y12.ADDRAL13   net (fanout=1)        0.718   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.503ns (1.547ns logic, 6.956ns route)
                                                          (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay:                  8.957ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.785ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A4         net (fanout=15)       1.627   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y60.A4         net (fanout=48)       1.232   dvi.dvi0/N47
    SLICE_X70Y60.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y11.ADDRAL9    net (fanout=1)        0.655   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.785ns (1.544ns logic, 7.241ns route)
                                                          (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  8.927ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.755ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.A5         net (fanout=3)        1.663   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A4         net (fanout=15)       1.627   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y60.A4         net (fanout=48)       1.232   dvi.dvi0/N47
    SLICE_X70Y60.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y11.ADDRAL9    net (fanout=1)        0.655   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.755ns (1.547ns logic, 7.208ns route)
                                                          (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay:                  8.920ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.748ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y54.A5         net (fanout=15)       1.458   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y54.A          Tilo                  0.094   misc0/ledreg_12_1
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X73Y62.A5         net (fanout=8)        1.301   dvi.dvi0/N77
    SLICE_X73Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y11.ADDRAL13   net (fanout=1)        0.718   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.748ns (1.544ns logic, 7.204ns route)
                                                          (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  8.890ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.718ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.A5         net (fanout=3)        1.663   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y54.A5         net (fanout=15)       1.458   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y54.A          Tilo                  0.094   misc0/ledreg_12_1
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X73Y62.A5         net (fanout=8)        1.301   dvi.dvi0/N77
    SLICE_X73Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y11.ADDRAL13   net (fanout=1)        0.718   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.718ns (1.547ns logic, 7.171ns route)
                                                          (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay:                  8.836ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.664ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y54.A5         net (fanout=15)       1.458   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y54.A          Tilo                  0.094   misc0/ledreg_12_1
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X73Y59.D2         net (fanout=8)        1.377   dvi.dvi0/N77
    SLICE_X73Y59.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y11.ADDRAL12   net (fanout=1)        0.558   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.664ns (1.544ns logic, 7.120ns route)
                                                          (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  8.806ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.634ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.A5         net (fanout=3)        1.663   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y54.A5         net (fanout=15)       1.458   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y54.A          Tilo                  0.094   misc0/ledreg_12_1
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X73Y59.D2         net (fanout=8)        1.377   dvi.dvi0/N77
    SLICE_X73Y59.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y11.ADDRAL12   net (fanout=1)        0.558   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.634ns (1.547ns logic, 7.087ns route)
                                                          (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay:                  8.779ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_3 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.319ns (Levels of Logic = 4)
  Clock Path Skew:      -0.153ns (1.309 - 1.462)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_3 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y58.DQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_3
    SLICE_X75Y60.A1         net (fanout=2)        1.368   dvi.dvi0/t.read_pointer_out_3
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C4         net (fanout=15)       2.191   dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/inc_pointer_mux00041
    SLICE_X72Y62.A1         net (fanout=2)        0.896   dvi.dvi0/inc_pointer_mux0004
    SLICE_X72Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y12.ADDRAL13   net (fanout=1)        0.718   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.319ns (1.450ns logic, 6.869ns route)
                                                          (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  8.759ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.587ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y54.A5         net (fanout=15)       1.458   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y54.A          Tilo                  0.094   misc0/ledreg_12_1
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X72Y61.B5         net (fanout=8)        1.134   dvi.dvi0/N77
    SLICE_X72Y61.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y11.ADDRAL10   net (fanout=1)        0.724   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.587ns (1.544ns logic, 7.043ns route)
                                                          (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay:                  8.755ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.295ns (Levels of Logic = 5)
  Clock Path Skew:      -0.153ns (1.309 - 1.462)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y58.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X77Y60.A4         net (fanout=2)        0.872   dvi.dvi0/t.read_pointer_out_0
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C4         net (fanout=15)       2.191   dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/inc_pointer_mux00041
    SLICE_X72Y62.A1         net (fanout=2)        0.896   dvi.dvi0/inc_pointer_mux0004
    SLICE_X72Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y12.ADDRAL13   net (fanout=1)        0.718   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.295ns (1.544ns logic, 6.751ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  8.749ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_3 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.289ns (Levels of Logic = 4)
  Clock Path Skew:      -0.153ns (1.309 - 1.462)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_3 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y58.DQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_3
    SLICE_X75Y60.A1         net (fanout=2)        1.368   dvi.dvi0/t.read_pointer_out_3
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.A5         net (fanout=3)        1.663   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C4         net (fanout=15)       2.191   dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/inc_pointer_mux00041
    SLICE_X72Y62.A1         net (fanout=2)        0.896   dvi.dvi0/inc_pointer_mux0004
    SLICE_X72Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y12.ADDRAL13   net (fanout=1)        0.718   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.289ns (1.453ns logic, 6.836ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  8.729ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.557ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.A5         net (fanout=3)        1.663   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y54.A5         net (fanout=15)       1.458   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y54.A          Tilo                  0.094   misc0/ledreg_12_1
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X72Y61.B5         net (fanout=8)        1.134   dvi.dvi0/N77
    SLICE_X72Y61.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y11.ADDRAL10   net (fanout=1)        0.724   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.557ns (1.547ns logic, 7.010ns route)
                                                          (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  8.725ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.265ns (Levels of Logic = 5)
  Clock Path Skew:      -0.153ns (1.309 - 1.462)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y58.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X77Y60.A4         net (fanout=2)        0.872   dvi.dvi0/t.read_pointer_out_0
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.A5         net (fanout=3)        1.663   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C4         net (fanout=15)       2.191   dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y62.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/inc_pointer_mux00041
    SLICE_X72Y62.A1         net (fanout=2)        0.896   dvi.dvi0/inc_pointer_mux0004
    SLICE_X72Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y12.ADDRAL13   net (fanout=1)        0.718   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.265ns (1.547ns logic, 6.718ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay:                  8.719ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.403ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.616 - 0.625)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y58.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_2
    SLICE_X77Y60.A2         net (fanout=2)        1.110   dvi.dvi0/t.read_pointer_out_2
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A4         net (fanout=15)       1.627   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y61.A2         net (fanout=48)       1.438   dvi.dvi0/N47
    SLICE_X71Y61.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y11.ADDRAL7    net (fanout=1)        0.610   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.403ns (1.544ns logic, 6.859ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  8.706ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.534ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.616 - 0.481)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y49.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A3         net (fanout=20)       1.653   dvi.dvi0/t.fifo_ren
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.B3         net (fanout=3)        1.696   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A4         net (fanout=15)       1.627   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y59.D3         net (fanout=48)       1.078   dvi.dvi0/N47
    SLICE_X73Y59.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y11.ADDRAL12   net (fanout=1)        0.558   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.534ns (1.544ns logic, 6.990ns route)
                                                          (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  8.689ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.373ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.616 - 0.625)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y58.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_2
    SLICE_X77Y60.A2         net (fanout=2)        1.110   dvi.dvi0/t.read_pointer_out_2
    SLICE_X77Y60.A          Tilo                  0.094   N1046
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X75Y60.A5         net (fanout=1)        0.378   N1046
    SLICE_X75Y60.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X61Y37.A5         net (fanout=3)        1.663   dvi.dvi0/v1_lock_and0000
    SLICE_X61Y37.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A4         net (fanout=15)       1.627   dvi.dvi0/v1_lock_mux0002
    SLICE_X76Y56.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y61.A2         net (fanout=48)       1.438   dvi.dvi0/N47
    SLICE_X71Y61.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y11.ADDRAL7    net (fanout=1)        0.610   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.373ns (1.547ns logic, 6.826ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      9.947ns|            0|            0|            0|  18341003552|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     19.894ns|          N/A|            0|            0|  18341003549|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.916ns|      4.501ns|            0|            0|         7320|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.501ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   19.894|         |    2.276|         |
clk_200_n      |    4.447|         |         |         |
clk_200_p      |    4.447|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.442|         |         |         |
clk_200_n      |    4.915|    3.376|    2.458|         |
clk_200_p      |    4.915|    3.376|    2.458|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.442|         |         |         |
clk_200_n      |    4.915|    3.376|    2.458|         |
clk_200_p      |    4.915|    3.376|    2.458|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18341070570 paths, 0 nets, and 38968 connections

Design statistics:
   Minimum period:  19.894ns{1}   (Maximum frequency:  50.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 27 21:03:37 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 746 MB



