{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 12:14:06 2022 " "Info: Processing started: Thu Jun 30 12:14:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP2C50F672C6 " "Info: Selected device EP2C50F672C6 for design \"CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Info: Device EP2C35F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 1067 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 1068 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ AE24 " "Info: Pin ~LVDS142p/nCEO~ is reserved at location AE24" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 1069 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "92 92 " "Critical Warning: No exact pin location assignment(s) for 92 pins of 92 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Info: Pin T1 not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { T1 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -248 1128 1304 -232 "T1" "" } { 24 736 816 40 "T1" "" } { 224 768 816 240 "T1" "" } { 48 344 411 60 "T1" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Info: Pin T2 not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { T2 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -232 1128 1304 -216 "T2" "" } { 384 760 824 400 "T2" "" } { 64 344 411 76 "T2" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T3 " "Info: Pin T3 not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { T3 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 1128 1304 -200 "T3" "" } { 328 264 304 348 "T3" "" } { 80 344 411 92 "T3" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T4 " "Info: Pin T4 not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { T4 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -200 1128 1304 -184 "T4" "" } { -136 536 560 -120 "T4" "" } { 96 344 410 108 "T4" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { A[7] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -256 248 424 -240 "A\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { A[6] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -256 248 424 -240 "A\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { A[5] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -256 248 424 -240 "A\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { A[4] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -256 248 424 -240 "A\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { A[3] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -256 248 424 -240 "A\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { A[2] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -256 248 424 -240 "A\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { A[1] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -256 248 424 -240 "A\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { A[0] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -256 248 424 -240 "A\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[15\] " "Info: Pin IR\[15\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[15] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 203 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[14\] " "Info: Pin IR\[14\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[14] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[13\] " "Info: Pin IR\[13\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[13] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 205 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[12\] " "Info: Pin IR\[12\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[12] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[11\] " "Info: Pin IR\[11\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[11] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 207 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[10\] " "Info: Pin IR\[10\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[10] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 208 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[9\] " "Info: Pin IR\[9\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[9] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 209 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[8\] " "Info: Pin IR\[8\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[8] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Info: Pin IR\[7\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[7] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Info: Pin IR\[6\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[6] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Info: Pin IR\[5\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[5] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Info: Pin IR\[4\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[4] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Info: Pin IR\[3\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[3] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[2] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[1] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { IR[0] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 376 1152 1328 392 "IR\[15..0\]" "" } { -104 240 344 -92 "IR\[15..12\]" "" } { 368 1000 1051 384 "IR\[15..0\]" "" } { 376 -40 40 388 "IR\[1..0\]" "" } { -104 -80 16 -88 "IR\[7..0\]" "" } { 360 -48 40 372 "IR\[9..8\]" "" } { 296 256 304 312 "IR\[3..0\]" "" } { -56 -80 16 -36 "IR\[11..10\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { B[7] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 248 424 -200 "B\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { B[6] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 248 424 -200 "B\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { B[5] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 248 424 -200 "B\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { B[4] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 248 424 -200 "B\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { B[3] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 248 424 -200 "B\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { B[2] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 248 424 -200 "B\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { B[1] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 248 424 -200 "B\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { B[0] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 248 424 -200 "B\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[7\] " "Info: Pin F\[7\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { F[7] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -224 840 1016 -208 "F\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[6\] " "Info: Pin F\[6\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { F[6] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -224 840 1016 -208 "F\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[5\] " "Info: Pin F\[5\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { F[5] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -224 840 1016 -208 "F\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[4\] " "Info: Pin F\[4\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { F[4] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -224 840 1016 -208 "F\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[3\] " "Info: Pin F\[3\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { F[3] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -224 840 1016 -208 "F\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[2\] " "Info: Pin F\[2\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { F[2] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -224 840 1016 -208 "F\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[1\] " "Info: Pin F\[1\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { F[1] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -224 840 1016 -208 "F\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[0\] " "Info: Pin F\[0\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { F[0] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -224 840 1016 -208 "F\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Info: Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX0[6] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -112 1016 1192 -96 "HEX0\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Info: Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX0[5] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -112 1016 1192 -96 "HEX0\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Info: Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX0[4] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -112 1016 1192 -96 "HEX0\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Info: Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX0[3] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -112 1016 1192 -96 "HEX0\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Info: Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX0[2] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -112 1016 1192 -96 "HEX0\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 259 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Info: Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX0[1] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -112 1016 1192 -96 "HEX0\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Info: Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX0[0] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -112 1016 1192 -96 "HEX0\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 261 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Info: Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX1[6] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 1016 1192 -112 "HEX1\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Info: Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX1[5] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 1016 1192 -112 "HEX1\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Info: Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX1[4] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 1016 1192 -112 "HEX1\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Info: Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX1[3] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 1016 1192 -112 "HEX1\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 265 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Info: Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX1[2] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 1016 1192 -112 "HEX1\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Info: Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX1[1] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 1016 1192 -112 "HEX1\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Info: Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX1[0] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 1016 1192 -112 "HEX1\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Info: Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX2[6] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -144 1016 1192 -128 "HEX2\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Info: Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX2[5] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -144 1016 1192 -128 "HEX2\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Info: Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX2[4] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -144 1016 1192 -128 "HEX2\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Info: Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX2[3] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -144 1016 1192 -128 "HEX2\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Info: Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX2[2] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -144 1016 1192 -128 "HEX2\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Info: Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX2[1] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -144 1016 1192 -128 "HEX2\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Info: Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { HEX2[0] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -144 1016 1192 -128 "HEX2\[6..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "None\[7\] " "Info: Pin None\[7\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { None[7] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 -328 -160 -112 "None\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { None[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "None\[6\] " "Info: Pin None\[6\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { None[6] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 -328 -160 -112 "None\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { None[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "None\[5\] " "Info: Pin None\[5\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { None[5] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 -328 -160 -112 "None\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { None[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "None\[4\] " "Info: Pin None\[4\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { None[4] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 -328 -160 -112 "None\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { None[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "None\[3\] " "Info: Pin None\[3\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { None[3] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 -328 -160 -112 "None\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { None[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "None\[2\] " "Info: Pin None\[2\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { None[2] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 -328 -160 -112 "None\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { None[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "None\[1\] " "Info: Pin None\[1\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { None[1] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 -328 -160 -112 "None\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { None[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "None\[0\] " "Info: Pin None\[0\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { None[0] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -128 -328 -160 -112 "None\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { None[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 48 -24 144 64 "clk" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 277 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { RST } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 64 -24 144 80 "RST" "" } { 176 760 816 192 "RST" "" } { 400 768 824 416 "RST" "" } { 336 -64 40 352 "RST" "" } { -104 536 560 -84 "RST" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[7\] " "Info: Pin DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { DATA[7] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 264 -248 -80 280 "DATA\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G1 " "Info: Pin G1 not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { G1 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 296 -248 -80 312 "G1" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { G1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G2 " "Info: Pin G2 not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { G2 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 312 -248 -80 328 "G2" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { G2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G0 " "Info: Pin G0 not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { G0 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 280 -248 -80 296 "G0" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { G0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 283 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G3 " "Info: Pin G3 not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { G3 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 328 -248 -80 344 "G3" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { G3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[6\] " "Info: Pin DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { DATA[6] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 264 -248 -80 280 "DATA\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[5\] " "Info: Pin DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { DATA[5] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 264 -248 -80 280 "DATA\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[4\] " "Info: Pin DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { DATA[4] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 264 -248 -80 280 "DATA\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Info: Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { DATA[3] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 264 -248 -80 280 "DATA\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Info: Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { DATA[2] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 264 -248 -80 280 "DATA\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Info: Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { DATA[1] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 264 -248 -80 280 "DATA\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Info: Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { DATA[0] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 264 -248 -80 280 "DATA\[7..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA\[0\] " "Info: Pin PC_DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { PC_DATA[0] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 216 544 712 232 "PC_DATA\[3..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SET_PC " "Info: Pin SET_PC not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { SET_PC } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 200 544 712 216 "SET_PC" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SET_PC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA\[1\] " "Info: Pin PC_DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { PC_DATA[1] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 216 544 712 232 "PC_DATA\[3..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA\[2\] " "Info: Pin PC_DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { PC_DATA[2] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 216 544 712 232 "PC_DATA\[3..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA\[3\] " "Info: Pin PC_DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { PC_DATA[3] } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 216 544 712 232 "PC_DATA\[3..0\]" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G0 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node G0 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { G0 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 280 -248 -80 296 "G0" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { G0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 283 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G1 (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node G1 (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { G1 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 296 -248 -80 312 "G1" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { G1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G2 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node G2 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { G2 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 312 -248 -80 328 "G2" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { G2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G3 (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Info: Automatically promoted node G3 (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { G3 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 328 -248 -80 344 "G3" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { G3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FourPulseGenerator:inst3\|inst  " "Info: Automatically promoted node FourPulseGenerator:inst3\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FourPulseGenerator:inst3\|inst1 " "Info: Destination node FourPulseGenerator:inst3\|inst1" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 932 996 344 "inst1" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FourPulseGenerator:inst3|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FourPulseGenerator:inst3\|21mux:inst4\|5 " "Info: Destination node FourPulseGenerator:inst3\|21mux:inst4\|5" {  } { { "21mux.bdf" "" { Schematic "d:/qurtqus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FourPulseGenerator:inst3|21mux:inst4|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T1 " "Info: Destination node T1" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { T1 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -248 1128 1304 -232 "T1" "" } { 24 736 816 40 "T1" "" } { 224 768 816 240 "T1" "" } { 48 344 411 60 "T1" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FourPulseGenerator:inst3|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FourPulseGenerator:inst3\|inst1  " "Info: Automatically promoted node FourPulseGenerator:inst3\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FourPulseGenerator:inst3\|inst2 " "Info: Destination node FourPulseGenerator:inst3\|inst2" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1060 1124 344 "inst2" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FourPulseGenerator:inst3|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FourPulseGenerator:inst3\|21mux:inst4\|5 " "Info: Destination node FourPulseGenerator:inst3\|21mux:inst4\|5" {  } { { "21mux.bdf" "" { Schematic "d:/qurtqus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FourPulseGenerator:inst3|21mux:inst4|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T2 " "Info: Destination node T2" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { T2 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -232 1128 1304 -216 "T2" "" } { 384 760 824 400 "T2" "" } { 64 344 411 76 "T2" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 932 996 344 "inst1" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FourPulseGenerator:inst3|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FourPulseGenerator:inst3\|inst2  " "Info: Automatically promoted node FourPulseGenerator:inst3\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FourPulseGenerator:inst3\|inst3 " "Info: Destination node FourPulseGenerator:inst3\|inst3" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FourPulseGenerator:inst3|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FourPulseGenerator:inst3\|21mux:inst4\|5 " "Info: Destination node FourPulseGenerator:inst3\|21mux:inst4\|5" {  } { { "21mux.bdf" "" { Schematic "d:/qurtqus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FourPulseGenerator:inst3|21mux:inst4|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T3 " "Info: Destination node T3" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { T3 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -216 1128 1304 -200 "T3" "" } { 328 264 304 348 "T3" "" } { 80 344 411 92 "T3" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1060 1124 344 "inst2" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FourPulseGenerator:inst3|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FourPulseGenerator:inst3\|inst3  " "Info: Automatically promoted node FourPulseGenerator:inst3\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FourPulseGenerator:inst3\|21mux:inst4\|5 " "Info: Destination node FourPulseGenerator:inst3\|21mux:inst4\|5" {  } { { "21mux.bdf" "" { Schematic "d:/qurtqus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FourPulseGenerator:inst3|21mux:inst4|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T4 " "Info: Destination node T4" {  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { T4 } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -200 1128 1304 -184 "T4" "" } { -136 536 560 -120 "T4" "" } { 96 344 410 108 "T4" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FourPulseGenerator:inst3|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node RST (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[0\]~0 " "Info: Destination node PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[0\]~0" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 57 19 0 } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 881 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[3\]~1 " "Info: Destination node PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[3\]~1" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 57 19 0 } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 882 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[1\]~2 " "Info: Destination node PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[1\]~2" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 57 19 0 } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 883 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[2\]~3 " "Info: Destination node PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[2\]~3" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 57 19 0 } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 884 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[3\]~4 " "Info: Destination node PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[3\]~4" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 57 19 0 } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 885 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] " "Info: Destination node GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 325 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[8\] " "Info: Destination node IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[8\]" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[7\] " "Info: Destination node GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[7\]" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 316 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[9\] " "Info: Destination node IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[9\]" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Info: Destination node GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[7\]" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 94 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/qurtqus/quartus/bin/pin_planner.ppl" { RST } } } { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 64 -24 144 80 "RST" "" } { 176 760 816 192 "RST" "" } { 400 768 824 416 "RST" "" } { 336 -64 40 352 "RST" "" } { -104 536 560 -84 "RST" "" } } } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "87 unused 3.3V 22 65 0 " "Info: Number of I/O pins in group: 87 (unused VREF, 3.3V VCCIO, 22 input, 65 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 59 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 54 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 50 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 54 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 64 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 55 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 54 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 52 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.078 ns register register " "Info: Estimated most critical path is register to register delay of 9.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LAB_X19_Y32 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y32; Fanout = 22; REG Node = 'IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.275 ns) 1.573 ns GeneralPurposeRegister:inst7\|mux41:inst1\|lpm_mux41:inst5\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~6 2 COMB LAB_X25_Y31 1 " "Info: 2: + IC(1.298 ns) + CELL(0.275 ns) = 1.573 ns; Loc. = LAB_X25_Y31; Fanout = 1; COMB Node = 'GeneralPurposeRegister:inst7\|mux41:inst1\|lpm_mux41:inst5\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~6'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0] GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.271 ns) 2.325 ns GeneralPurposeRegister:inst7\|mux41:inst1\|lpm_mux41:inst5\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~7 3 COMB LAB_X24_Y31 1 " "Info: 3: + IC(0.481 ns) + CELL(0.271 ns) = 2.325 ns; Loc. = LAB_X24_Y31; Fanout = 1; COMB Node = 'GeneralPurposeRegister:inst7\|mux41:inst1\|lpm_mux41:inst5\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~7'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6 GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~7 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.150 ns) 3.606 ns OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~6 4 COMB LAB_X18_Y31 1 " "Info: 4: + IC(1.131 ns) + CELL(0.150 ns) = 3.606 ns; Loc. = LAB_X18_Y31; Fanout = 1; COMB Node = 'OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~6'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~7 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.271 ns) 4.617 ns OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~7 5 COMB LAB_X16_Y31 4 " "Info: 5: + IC(0.740 ns) + CELL(0.271 ns) = 4.617 ns; Loc. = LAB_X16_Y31; Fanout = 4; COMB Node = 'OC:inst16\|lpm_mux_B41:inst2\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~7'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~7 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.182 ns ALU:inst10\|Add0~4 6 COMB LAB_X16_Y31 2 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 5.182 ns; Loc. = LAB_X16_Y31; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~4'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~7 ALU:inst10|Add0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.393 ns) 6.441 ns ALU:inst10\|Add0~20 7 COMB LAB_X19_Y31 2 " "Info: 7: + IC(0.866 ns) + CELL(0.393 ns) = 6.441 ns; Loc. = LAB_X19_Y31; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~20'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { ALU:inst10|Add0~4 ALU:inst10|Add0~20 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.512 ns ALU:inst10\|Add0~22 8 COMB LAB_X19_Y31 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.512 ns; Loc. = LAB_X19_Y31; Fanout = 2; COMB Node = 'ALU:inst10\|Add0~22'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst10|Add0~20 ALU:inst10|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.922 ns ALU:inst10\|Add0~23 9 COMB LAB_X19_Y31 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 6.922 ns; Loc. = LAB_X19_Y31; Fanout = 1; COMB Node = 'ALU:inst10\|Add0~23'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:inst10|Add0~22 ALU:inst10|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.150 ns) 7.948 ns ALU:inst10\|Mux11~1 10 COMB LAB_X23_Y31 1 " "Info: 10: + IC(0.876 ns) + CELL(0.150 ns) = 7.948 ns; Loc. = LAB_X23_Y31; Fanout = 1; COMB Node = 'ALU:inst10\|Mux11~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { ALU:inst10|Add0~23 ALU:inst10|Mux11~1 } "NODE_NAME" } } { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 8.513 ns ALU:inst10\|Mux11~2 11 COMB LAB_X23_Y31 1 " "Info: 11: + IC(0.145 ns) + CELL(0.420 ns) = 8.513 ns; Loc. = LAB_X23_Y31; Fanout = 1; COMB Node = 'ALU:inst10\|Mux11~2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU:inst10|Mux11~1 ALU:inst10|Mux11~2 } "NODE_NAME" } } { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 9.078 ns DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\] 12 REG LAB_X23_Y31 12 " "Info: 12: + IC(0.127 ns) + CELL(0.438 ns) = 9.078 ns; Loc. = LAB_X23_Y31; Fanout = 12; REG Node = 'DR:inst18\|lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU:inst10|Mux11~2 DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.999 ns ( 33.04 % ) " "Info: Total cell delay = 2.999 ns ( 33.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.079 ns ( 66.96 % ) " "Info: Total interconnect delay = 6.079 ns ( 66.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "9.078 ns" { IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0] GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6 GeneralPurposeRegister:inst7|mux41:inst1|lpm_mux41:inst5|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~7 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6 OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~7 ALU:inst10|Add0~4 ALU:inst10|Add0~20 ALU:inst10|Add0~22 ALU:inst10|Add0~23 ALU:inst10|Mux11~1 ALU:inst10|Mux11~2 DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y22 X22_Y32 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y22 to location X22_Y32" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "65 " "Warning: Found 65 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T1 0 " "Info: Pin \"T1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T2 0 " "Info: Pin \"T2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T3 0 " "Info: Pin \"T3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T4 0 " "Info: Pin \"T4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[7\] 0 " "Info: Pin \"A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[6\] 0 " "Info: Pin \"A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[5\] 0 " "Info: Pin \"A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[4\] 0 " "Info: Pin \"A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[3\] 0 " "Info: Pin \"A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[2\] 0 " "Info: Pin \"A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[1\] 0 " "Info: Pin \"A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[0\] 0 " "Info: Pin \"A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[15\] 0 " "Info: Pin \"IR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[14\] 0 " "Info: Pin \"IR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[13\] 0 " "Info: Pin \"IR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[12\] 0 " "Info: Pin \"IR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[11\] 0 " "Info: Pin \"IR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[10\] 0 " "Info: Pin \"IR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[9\] 0 " "Info: Pin \"IR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[8\] 0 " "Info: Pin \"IR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[7\] 0 " "Info: Pin \"IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[6\] 0 " "Info: Pin \"IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[5\] 0 " "Info: Pin \"IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[4\] 0 " "Info: Pin \"IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[3\] 0 " "Info: Pin \"IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[2\] 0 " "Info: Pin \"IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[1\] 0 " "Info: Pin \"IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[0\] 0 " "Info: Pin \"IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[7\] 0 " "Info: Pin \"B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[6\] 0 " "Info: Pin \"B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[5\] 0 " "Info: Pin \"B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[4\] 0 " "Info: Pin \"B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[3\] 0 " "Info: Pin \"B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[2\] 0 " "Info: Pin \"B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[1\] 0 " "Info: Pin \"B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[0\] 0 " "Info: Pin \"B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[7\] 0 " "Info: Pin \"F\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[6\] 0 " "Info: Pin \"F\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[5\] 0 " "Info: Pin \"F\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[4\] 0 " "Info: Pin \"F\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[3\] 0 " "Info: Pin \"F\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[2\] 0 " "Info: Pin \"F\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[1\] 0 " "Info: Pin \"F\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[0\] 0 " "Info: Pin \"F\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Info: Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 12:14:11 2022 " "Info: Processing ended: Thu Jun 30 12:14:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
