==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 4ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'array_io.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 0.830011 seconds; current memory usage: 52.7 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'array_io' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'array_io' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.023352 seconds; current memory usage: 52.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'array_io' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.011287 seconds; current memory usage: 53 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'array_io' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'array_io'.
@I [HLS-111] Elapsed time: 0.013176 seconds; current memory usage: 53.2 MB.
@I [RTMG-278] Implementing memory 'array_io_acc_ram' using distributed RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'array_io'.
@I [WVHDL-304] Generating RTL VHDL for 'array_io'.
@I [WVLOG-307] Generating RTL Verilog for 'array_io'.
@I [HLS-112] Total elapsed time: 2.547 seconds; peak memory usage: 53.2 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
