#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Wed Mar 16 11:40:38 2022
# Process ID: 2327082
# Current directory: /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/composable_pr_0_fast_fifo_synth_1
# Command line: vivado -log composable_pr_0_fast_fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source composable_pr_0_fast_fifo.tcl
# Log file: /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/composable_pr_0_fast_fifo_synth_1/composable_pr_0_fast_fifo.vds
# Journal file: /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/composable_pr_0_fast_fifo_synth_1/vivado.jou
#-----------------------------------------------------------
source composable_pr_0_fast_fifo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/ip/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-2576] File '/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/composable_pr_0_fast_fifo_sim_netlist.vhdl' referenced by design 'composable_pr_0_fast_fifo' could not be found.
WARNING: [BD 41-2576] File '/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/composable_pr_0_fast_fifo_sim_netlist.v' referenced by design 'composable_pr_0_fast_fifo' could not be found.
WARNING: [BD 41-2576] File '/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/composable_pr_0_fast_fifo_stub.vhdl' referenced by design 'composable_pr_0_fast_fifo' could not be found.
WARNING: [BD 41-2576] File '/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/composable_pr_0_fast_fifo_stub.v' referenced by design 'composable_pr_0_fast_fifo' could not be found.
WARNING: [BD 41-2576] File '/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/composable_pr_0_fast_fifo.dcp' referenced by design 'composable_pr_0_fast_fifo' could not be found.
Command: synth_design -top composable_pr_0_fast_fifo -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.srcs/sources_1/bd/composable_pr_0_fast_fifo/composable_pr_0_fast_fifo.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.srcs/sources_1/bd/composable_pr_0_fast_fifo/composable_pr_0_fast_fifo.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2327088
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2396.098 ; gain = 0.000 ; free physical = 9961 ; free virtual = 55999
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'composable_pr_0_fast_fifo' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/synth/composable_pr_0_fast_fifo.v:13]
INFO: [Synth 8-6157] synthesizing module 'composable_pr_0_fast_fifo_axis_data_fifo_0_0' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/composable_pr_0_fast_fifo_synth_1/.Xil/Vivado-2327082-ubuntu3/realtime/composable_pr_0_fast_fifo_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'composable_pr_0_fast_fifo_axis_data_fifo_0_0' (1#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/composable_pr_0_fast_fifo_synth_1/.Xil/Vivado-2327082-ubuntu3/realtime/composable_pr_0_fast_fifo_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'composable_pr_0_fast_fifo_fast_accel_0' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/composable_pr_0_fast_fifo_synth_1/.Xil/Vivado-2327082-ubuntu3/realtime/composable_pr_0_fast_fifo_fast_accel_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'composable_pr_0_fast_fifo_fast_accel_0' (2#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/composable_pr_0_fast_fifo_synth_1/.Xil/Vivado-2327082-ubuntu3/realtime/composable_pr_0_fast_fifo_fast_accel_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'composable_pr_0_fast_fifo_fast_accel_0' is unconnected for instance 'fast_accel' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/synth/composable_pr_0_fast_fifo.v:291]
WARNING: [Synth 8-7023] instance 'fast_accel' of module 'composable_pr_0_fast_fifo_fast_accel_0' has 38 connections declared, but only 37 given [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/synth/composable_pr_0_fast_fifo.v:291]
INFO: [Synth 8-6155] done synthesizing module 'composable_pr_0_fast_fifo' (3#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/synth/composable_pr_0_fast_fifo.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2396.098 ; gain = 0.000 ; free physical = 10023 ; free virtual = 56062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2396.098 ; gain = 0.000 ; free physical = 10736 ; free virtual = 56774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2396.098 ; gain = 0.000 ; free physical = 10734 ; free virtual = 56773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.098 ; gain = 0.000 ; free physical = 10692 ; free virtual = 56731
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/ip/composable_pr_0_fast_fifo_fast_accel_0/composable_pr_0_fast_fifo_fast_accel_0/composable_pr_0_fast_fifo_fast_accel_0_in_context.xdc] for cell 'fast_accel'
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/ip/composable_pr_0_fast_fifo_fast_accel_0/composable_pr_0_fast_fifo_fast_accel_0/composable_pr_0_fast_fifo_fast_accel_0_in_context.xdc] for cell 'fast_accel'
Parsing XDC File [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/ip/composable_pr_0_fast_fifo_axis_data_fifo_0_0/composable_pr_0_fast_fifo_axis_data_fifo_0_0/composable_pr_0_fast_fifo_axis_data_fifo_0_0_in_context.xdc] for cell 'axis_data_fifo_0'
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/ip/composable_pr_0_fast_fifo_axis_data_fifo_0_0/composable_pr_0_fast_fifo_axis_data_fifo_0_0/composable_pr_0_fast_fifo_axis_data_fifo_0_0_in_context.xdc] for cell 'axis_data_fifo_0'
Parsing XDC File [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/composable_pr_0_fast_fifo_ooc.xdc]
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_fast_fifo/composable_pr_0_fast_fifo_ooc.xdc]
Parsing XDC File [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/composable_pr_0_fast_fifo_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/composable_pr_0_fast_fifo_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.008 ; gain = 0.000 ; free physical = 10950 ; free virtual = 56991
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2460.008 ; gain = 0.000 ; free physical = 10947 ; free virtual = 56989
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2460.008 ; gain = 63.910 ; free physical = 11138 ; free virtual = 57180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2460.008 ; gain = 63.910 ; free physical = 11138 ; free virtual = 57180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for fast_accel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2460.008 ; gain = 63.910 ; free physical = 11138 ; free virtual = 57179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2460.008 ; gain = 63.910 ; free physical = 11147 ; free virtual = 57190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2460.008 ; gain = 63.910 ; free physical = 12084 ; free virtual = 58149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2460.008 ; gain = 63.910 ; free physical = 11942 ; free virtual = 57989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2460.008 ; gain = 63.910 ; free physical = 11942 ; free virtual = 57989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.023 ; gain = 75.926 ; free physical = 11941 ; free virtual = 57988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2477.961 ; gain = 81.863 ; free physical = 11983 ; free virtual = 58030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2477.961 ; gain = 81.863 ; free physical = 11983 ; free virtual = 58030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2477.961 ; gain = 81.863 ; free physical = 11984 ; free virtual = 58031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2477.961 ; gain = 81.863 ; free physical = 11984 ; free virtual = 58031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2477.961 ; gain = 81.863 ; free physical = 11984 ; free virtual = 58031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2477.961 ; gain = 81.863 ; free physical = 11984 ; free virtual = 58031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------------+----------+
|      |BlackBox name                                |Instances |
+------+---------------------------------------------+----------+
|1     |composable_pr_0_fast_fifo_axis_data_fifo_0_0 |         1|
|2     |composable_pr_0_fast_fifo_fast_accel_0       |         1|
+------+---------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |composable_pr_0_fast_fifo_axis_data_fifo_0 |     1|
|2     |composable_pr_0_fast_fifo_fast_accel       |     1|
+------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2477.961 ; gain = 81.863 ; free physical = 11984 ; free virtual = 58030
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2477.961 ; gain = 17.953 ; free physical = 12066 ; free virtual = 58112
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2477.969 ; gain = 81.863 ; free physical = 12066 ; free virtual = 58112
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.969 ; gain = 0.000 ; free physical = 12059 ; free virtual = 58106
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2485.898 ; gain = 0.000 ; free physical = 12790 ; free virtual = 58837
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2492.836 ; gain = 96.859 ; free physical = 12886 ; free virtual = 58933
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/composable_pr_0_fast_fifo_synth_1/composable_pr_0_fast_fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file composable_pr_0_fast_fifo_utilization_synth.rpt -pb composable_pr_0_fast_fifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 11:41:14 2022...
