$date
	Wed Jun 11 03:59:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module simple_wire_tb $end
$var wire 1 ! expected $end
$var wire 1 " out $end
$var reg 1 # in $end
$scope module dut $end
$var wire 1 # in $end
$var wire 1 " out $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 $ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
0"
0!
$end
#5000
b1 $
1"
1!
1#
#10000
b10 $
0"
0!
0#
#15000
b11 $
1"
1!
1#
#20000
b100 $
0"
0!
0#
#25000
b101 $
1"
1!
1#
#30000
b110 $
0"
0!
0#
#35000
b111 $
1"
1!
1#
#40000
b1000 $
0"
0!
0#
#45000
b1001 $
1"
1!
1#
#50000
b1010 $
0"
0!
0#
#55000
b1011 $
1"
1!
1#
#60000
b1100 $
0"
0!
0#
#65000
b1101 $
1"
1!
1#
#70000
b1110 $
0"
0!
0#
#75000
b1111 $
1"
1!
1#
#80000
b10000 $
0"
0!
0#
#85000
b10001 $
1"
1!
1#
#90000
b10010 $
0"
0!
0#
#95000
b10011 $
1"
1!
1#
#100000
b10100 $
0"
0!
0#
