
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M150_W10/run.tcl
# read_verilog -sv runs/M150_W10/sum_signed.sv
# read_xdc runs/M150_W10/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2571140
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.297 ; gain = 239.832 ; free physical = 138350 ; free virtual = 209650
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.970; parent = 2372.798; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.344; parent = 3040.270; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W10/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W10/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3110.234 ; gain = 312.770 ; free physical = 138263 ; free virtual = 209564
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.970; parent = 2372.798; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4083.312; parent = 3110.238; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3128.047 ; gain = 330.582 ; free physical = 138255 ; free virtual = 209556
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.970; parent = 2372.798; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4101.125; parent = 3128.051; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3128.047 ; gain = 330.582 ; free physical = 138259 ; free virtual = 209560
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.970; parent = 2372.798; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4101.125; parent = 3128.051; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3128.047 ; gain = 0.000 ; free physical = 138259 ; free virtual = 209560
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W10/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W10/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.766 ; gain = 0.000 ; free physical = 138318 ; free virtual = 209619
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.766 ; gain = 0.000 ; free physical = 138318 ; free virtual = 209619
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3295.766 ; gain = 498.301 ; free physical = 138381 ; free virtual = 209682
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.970; parent = 2372.798; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4236.828; parent = 3263.754; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3295.766 ; gain = 498.301 ; free physical = 138353 ; free virtual = 209654
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.970; parent = 2372.798; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4236.828; parent = 3263.754; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3295.766 ; gain = 498.301 ; free physical = 138288 ; free virtual = 209589
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.970; parent = 2372.798; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4236.828; parent = 3263.754; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3295.766 ; gain = 498.301 ; free physical = 138278 ; free virtual = 209580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.970; parent = 2372.798; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4236.828; parent = 3263.754; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 5     
	   2 Input   14 Bit       Adders := 9     
	   2 Input   13 Bit       Adders := 19    
	   2 Input   12 Bit       Adders := 37    
	   2 Input   11 Bit       Adders := 75    
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 7     
	               14 Bit    Registers := 9     
	               13 Bit    Registers := 20    
	               12 Bit    Registers := 37    
	               11 Bit    Registers := 76    
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3295.766 ; gain = 498.301 ; free physical = 138313 ; free virtual = 209620
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.970; parent = 2372.798; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4236.828; parent = 3263.754; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3671.141 ; gain = 873.676 ; free physical = 137512 ; free virtual = 208827
Synthesis current peak Physical Memory [PSS] (MB): peak = 3207.407; parent = 2953.267; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4644.219; parent = 3671.145; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3678.141 ; gain = 880.676 ; free physical = 137503 ; free virtual = 208818
Synthesis current peak Physical Memory [PSS] (MB): peak = 3214.450; parent = 2960.310; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4651.219; parent = 3678.145; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3697.172 ; gain = 899.707 ; free physical = 137513 ; free virtual = 208828
Synthesis current peak Physical Memory [PSS] (MB): peak = 3216.048; parent = 2961.907; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4670.250; parent = 3697.176; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3706.078 ; gain = 908.613 ; free physical = 137614 ; free virtual = 208929
Synthesis current peak Physical Memory [PSS] (MB): peak = 3216.810; parent = 2962.669; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.156; parent = 3706.082; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3706.078 ; gain = 908.613 ; free physical = 137614 ; free virtual = 208929
Synthesis current peak Physical Memory [PSS] (MB): peak = 3216.825; parent = 2962.685; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.156; parent = 3706.082; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3706.078 ; gain = 908.613 ; free physical = 137615 ; free virtual = 208930
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.333; parent = 2963.192; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.156; parent = 3706.082; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3706.078 ; gain = 908.613 ; free physical = 137619 ; free virtual = 208934
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.392; parent = 2963.255; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.156; parent = 3706.082; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3706.078 ; gain = 908.613 ; free physical = 137626 ; free virtual = 208941
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.407; parent = 2963.271; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.156; parent = 3706.082; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3706.078 ; gain = 908.613 ; free physical = 137626 ; free virtual = 208941
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.438; parent = 2963.302; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.156; parent = 3706.082; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   300|
|3     |LUT1   |   149|
|4     |LUT2   |  1635|
|5     |FDRE   |  1846|
|6     |IBUF   |  1503|
|7     |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3706.078 ; gain = 908.613 ; free physical = 137626 ; free virtual = 208941
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.454; parent = 2963.317; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.156; parent = 3706.082; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3706.078 ; gain = 740.895 ; free physical = 137626 ; free virtual = 208941
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3706.086 ; gain = 908.613 ; free physical = 137626 ; free virtual = 208941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3720.016 ; gain = 0.000 ; free physical = 137743 ; free virtual = 209058
INFO: [Netlist 29-17] Analyzing 1804 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W10/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W10/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3772.547 ; gain = 0.000 ; free physical = 137769 ; free virtual = 209084
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1504 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1503 instances

Synth Design complete, checksum: 9dc166b
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 3772.547 ; gain = 2067.902 ; free physical = 137878 ; free virtual = 209193
# report_utilization -file runs/M150_W10/util.rpt
# report_timing_summary -file runs/M150_W10/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4522.535 ; gain = 749.988 ; free physical = 137677 ; free virtual = 208993
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:41:21 2025...
