Warning (10268): Verilog HDL information at seven_seg.v(10): always construct contains both blocking and non-blocking assignments File: C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/seven_seg.v Line: 10
