// Seed: 2168986303
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = -1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always assign id_6 = 1;
  reg id_8;
  wire id_9, id_10;
  initial id_8 <= 1;
  wire id_11, id_12;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_9
  );
endmodule
