{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 00:08:39 2017 " "Info: Processing started: Fri Jun 09 00:08:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file digital_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Info: Found entity 1: digital_clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-timer_architecture " "Info: Found design unit 1: timer-timer_architecture" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 61 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_shower.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_shower.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_shower-led_shower_architecture " "Info: Found design unit 1: led_shower-led_shower_architecture" {  } { { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_shower " "Info: Found entity 1: led_shower" {  } { { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Info: Found entity 1: clk_divider" {  } { { "clk_divider.bdf" "" { Schematic "F:/quartus/digital_clock/clk_divider.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_architecture " "Info: Found design unit 1: debounce-debounce_architecture" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Info: Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst\"" {  } { { "digital_clock.bdf" "inst" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 736 1816 2008 1080 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_state timer.vhd(317) " "Warning (10492): VHDL Process Statement warning at timer.vhd(317): signal \"cur_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALARM timer.vhd(315) " "Warning (10631): VHDL Process Statement warning at timer.vhd(315): inferring latch(es) for signal or variable \"ALARM\", which holds its previous value in one or more paths through the process" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 315 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALARM timer.vhd(315) " "Info (10041): Inferred latch for \"ALARM\" at timer.vhd(315)" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:inst5 " "Info: Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:inst5\"" {  } { { "digital_clock.bdf" "inst5" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 712 1624 1760 816 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst2 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:inst2\"" {  } { { "digital_clock.bdf" "inst2" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 960 1600 1688 1056 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_shower led_shower:inst1 " "Info: Elaborating entity \"led_shower\" for hierarchy \"led_shower:inst1\"" {  } { { "digital_clock.bdf" "inst1" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 736 2336 2528 1040 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Info: Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod6\"" {  } { { "timer.vhd" "Mod6" { Text "F:/quartus/digital_clock/timer.vhd" 256 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod2\"" {  } { { "timer.vhd" "Mod2" { Text "F:/quartus/digital_clock/timer.vhd" 204 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Div0\"" {  } { { "timer.vhd" "Div0" { Text "F:/quartus/digital_clock/timer.vhd" 203 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod1\"" {  } { { "timer.vhd" "Mod1" { Text "F:/quartus/digital_clock/timer.vhd" 203 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod0\"" {  } { { "timer.vhd" "Mod0" { Text "F:/quartus/digital_clock/timer.vhd" 202 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Div3\"" {  } { { "timer.vhd" "Div3" { Text "F:/quartus/digital_clock/timer.vhd" 257 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod7\"" {  } { { "timer.vhd" "Mod7" { Text "F:/quartus/digital_clock/timer.vhd" 257 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Div1\"" {  } { { "timer.vhd" "Div1" { Text "F:/quartus/digital_clock/timer.vhd" 205 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod3\"" {  } { { "timer.vhd" "Mod3" { Text "F:/quartus/digital_clock/timer.vhd" 205 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod8\"" {  } { { "timer.vhd" "Mod8" { Text "F:/quartus/digital_clock/timer.vhd" 258 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod4\"" {  } { { "timer.vhd" "Mod4" { Text "F:/quartus/digital_clock/timer.vhd" 206 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Div4\"" {  } { { "timer.vhd" "Div4" { Text "F:/quartus/digital_clock/timer.vhd" 259 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod9 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod9\"" {  } { { "timer.vhd" "Mod9" { Text "F:/quartus/digital_clock/timer.vhd" 259 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Div2\"" {  } { { "timer.vhd" "Div2" { Text "F:/quartus/digital_clock/timer.vhd" 207 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod5\"" {  } { { "timer.vhd" "Mod5" { Text "F:/quartus/digital_clock/timer.vhd" 207 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst\|lpm_divide:Mod6 " "Info: Elaborated megafunction instantiation \"timer:inst\|lpm_divide:Mod6\"" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 256 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst\|lpm_divide:Mod6 " "Info: Instantiated megafunction \"timer:inst\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Info: Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 256 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1ol.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1ol " "Info: Found entity 1: lpm_divide_1ol" {  } { { "db/lpm_divide_1ol.tdf" "" { Text "F:/quartus/digital_clock/db/lpm_divide_1ol.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "F:/quartus/digital_clock/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_lie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lie " "Info: Found entity 1: alt_u_div_lie" {  } { { "db/alt_u_div_lie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_lie.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_j7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"timer:inst\|lpm_divide:Div0\"" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 203 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst\|lpm_divide:Div0 " "Info: Instantiated megafunction \"timer:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 203 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_svl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_svl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_svl " "Info: Found entity 1: lpm_divide_svl" {  } { { "db/lpm_divide_svl.tdf" "" { Text "F:/quartus/digital_clock/db/lpm_divide_svl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Info: Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "F:/quartus/digital_clock/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_hie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_hie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_hie " "Info: Found entity 1: alt_u_div_hie" {  } { { "db/alt_u_div_hie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_hie.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst\|lpm_divide:Mod8 " "Info: Elaborated megafunction instantiation \"timer:inst\|lpm_divide:Mod8\"" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 258 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst\|lpm_divide:Mod8 " "Info: Instantiated megafunction \"timer:inst\|lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 258 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vnl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vnl " "Info: Found entity 1: lpm_divide_vnl" {  } { { "db/lpm_divide_vnl.tdf" "" { Text "F:/quartus/digital_clock/db/lpm_divide_vnl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Info: Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "F:/quartus/digital_clock/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_iie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iie " "Info: Found entity 1: alt_u_div_iie" {  } { { "db/alt_u_div_iie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_iie.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst\|lpm_divide:Div4 " "Info: Elaborated megafunction instantiation \"timer:inst\|lpm_divide:Div4\"" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 259 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst\|lpm_divide:Div4 " "Info: Instantiated megafunction \"timer:inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 259 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rvl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rvl " "Info: Found entity 1: lpm_divide_rvl" {  } { { "db/lpm_divide_rvl.tdf" "" { Text "F:/quartus/digital_clock/db/lpm_divide_rvl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Info: Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "F:/quartus/digital_clock/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_fie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_fie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_fie " "Info: Found entity 1: alt_u_div_fie" {  } { { "db/alt_u_div_fie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_fie.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "505 " "Info: Implemented 505 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "483 " "Info: Implemented 483 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 00:08:42 2017 " "Info: Processing ended: Fri Jun 09 00:08:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 00:08:42 2017 " "Info: Processing started: Fri Jun 09 00:08:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_clock EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"digital_clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 64 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 64" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "scan_clk Global clock in PIN 62 " "Info: Automatically promoted signal \"scan_clk\" to use Global clock in PIN 62" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "debounce:inst2\|key_output Global clock " "Info: Automatically promoted signal \"debounce:inst2\|key_output\" to use Global clock" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "24.627 ns register register " "Info: Estimated most critical path is register to register delay of 24.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst\|TIME_MIN\[3\] 1 REG LAB_X8_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y5; Fanout = 1; REG Node = 'timer:inst\|TIME_MIN\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst|TIME_MIN[3] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.740 ns) 1.864 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB LAB_X8_Y5 16 " "Info: 2: + IC(1.124 ns) + CELL(0.740 ns) = 1.864 ns; Loc. = LAB_X8_Y5; Fanout = 16; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { timer:inst|TIME_MIN[3] timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 3.616 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB LAB_X8_Y5 1 " "Info: 3: + IC(0.774 ns) + CELL(0.978 ns) = 3.616 ns; Loc. = LAB_X8_Y5; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.431 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~21 4 COMB LAB_X8_Y5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.431 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~21'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~21 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 6.183 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 5 COMB LAB_X8_Y5 2 " "Info: 5: + IC(0.774 ns) + CELL(0.978 ns) = 6.183 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~21 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.306 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 6 COMB LAB_X8_Y5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.306 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.429 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 7 COMB LAB_X8_Y5 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.429 ns; Loc. = LAB_X8_Y5; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.244 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 8 COMB LAB_X8_Y5 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 7.244 ns; Loc. = LAB_X8_Y5; Fanout = 9; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.914 ns) 9.530 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|StageOut\[19\]~23 9 COMB LAB_X7_Y6 3 " "Info: 9: + IC(1.372 ns) + CELL(0.914 ns) = 9.530 ns; Loc. = LAB_X7_Y6; Fanout = 3; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|StageOut\[19\]~23'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|StageOut[19]~23 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_lie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.747 ns) 12.327 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7 10 COMB LAB_X7_Y5 2 " "Info: 10: + IC(2.050 ns) + CELL(0.747 ns) = 12.327 ns; Loc. = LAB_X7_Y5; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|StageOut[19]~23 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.450 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 11 COMB LAB_X7_Y5 2 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 12.450 ns; Loc. = LAB_X7_Y5; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.573 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12 12 COMB LAB_X7_Y5 1 " "Info: 12: + IC(0.000 ns) + CELL(0.123 ns) = 12.573 ns; Loc. = LAB_X7_Y5; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.388 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 13 COMB LAB_X7_Y5 9 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 13.388 ns; Loc. = LAB_X7_Y5; Fanout = 9; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.914 ns) 16.257 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|StageOut\[25\]~21 14 COMB LAB_X5_Y4 3 " "Info: 14: + IC(1.955 ns) + CELL(0.914 ns) = 16.257 ns; Loc. = LAB_X5_Y4; Fanout = 3; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|StageOut\[25\]~21'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|StageOut[25]~21 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_lie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.997 ns) + CELL(0.747 ns) 19.001 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~7 15 COMB LAB_X7_Y4 2 " "Info: 15: + IC(1.997 ns) + CELL(0.747 ns) = 19.001 ns; Loc. = LAB_X7_Y4; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|StageOut[25]~21 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 19.124 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12 16 COMB LAB_X7_Y4 1 " "Info: 16: + IC(0.000 ns) + CELL(0.123 ns) = 19.124 ns; Loc. = LAB_X7_Y4; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~7 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 19.523 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 17 COMB LAB_X7_Y4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.399 ns) = 19.523 ns; Loc. = LAB_X7_Y4; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 20.757 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0 18 COMB LAB_X7_Y4 3 " "Info: 18: + IC(0.000 ns) + CELL(1.234 ns) = 20.757 ns; Loc. = LAB_X7_Y4; Fanout = 3; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 21.940 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|StageOut\[33\]~19 19 COMB LAB_X7_Y4 1 " "Info: 19: + IC(0.983 ns) + CELL(0.200 ns) = 21.940 ns; Loc. = LAB_X7_Y4; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|StageOut\[33\]~19'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|StageOut[33]~19 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_lie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 23.123 ns timer:inst\|Selector8~3 20 COMB LAB_X7_Y4 1 " "Info: 20: + IC(0.983 ns) + CELL(0.200 ns) = 23.123 ns; Loc. = LAB_X7_Y4; Fanout = 1; COMB Node = 'timer:inst\|Selector8~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|StageOut[33]~19 timer:inst|Selector8~3 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(1.061 ns) 24.627 ns timer:inst\|MIN0\[3\] 21 REG LAB_X7_Y4 1 " "Info: 21: + IC(0.443 ns) + CELL(1.061 ns) = 24.627 ns; Loc. = LAB_X7_Y4; Fanout = 1; REG Node = 'timer:inst\|MIN0\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { timer:inst|Selector8~3 timer:inst|MIN0[3] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.172 ns ( 49.43 % ) " "Info: Total cell delay = 12.172 ns ( 49.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.455 ns ( 50.57 % ) " "Info: Total interconnect delay = 12.455 ns ( 50.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "24.627 ns" { timer:inst|TIME_MIN[3] timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~21 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|StageOut[19]~23 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|StageOut[25]~21 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~7 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|StageOut[33]~19 timer:inst|Selector8~3 timer:inst|MIN0[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 " "Info: Average interconnect usage is 25% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/quartus/digital_clock/digital_clock.fit.smsg " "Info: Generated suppressed messages file F:/quartus/digital_clock/digital_clock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 00:08:44 2017 " "Info: Processing ended: Fri Jun 09 00:08:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 00:08:46 2017 " "Info: Processing started: Fri Jun 09 00:08:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 00:08:46 2017 " "Info: Processing ended: Fri Jun 09 00:08:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 00:08:47 2017 " "Info: Processing started: Fri Jun 09 00:08:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "timer:inst\|ALARM " "Warning: Node \"timer:inst\|ALARM\" is a latch" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "scan_clk " "Info: Assuming node \"scan_clk\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "scan_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debounce:inst2\|d3 " "Info: Detected ripple clock \"debounce:inst2\|d3\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 47 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|d3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst2\|d1 " "Info: Detected ripple clock \"debounce:inst2\|d1\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 45 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|d1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst2\|d2 " "Info: Detected ripple clock \"debounce:inst2\|d2\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 46 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|d2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timer:inst\|process_3~7 " "Info: Detected gated clock \"timer:inst\|process_3~7\" as buffer" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:inst\|process_3~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "debounce:inst2\|key_output " "Info: Detected gated clock \"debounce:inst2\|key_output\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|key_output" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:inst\|cur_state.sethour " "Info: Detected ripple clock \"timer:inst\|cur_state.sethour\" as buffer" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 63 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:inst\|cur_state.sethour" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:inst\|cur_state.setminute " "Info: Detected ripple clock \"timer:inst\|cur_state.setminute\" as buffer" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 63 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:inst\|cur_state.setminute" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scan_clk register led_shower:inst1\|CNT6\[0\] register led_shower:inst1\|SHUJU\[3\] 193.5 MHz 5.168 ns Internal " "Info: Clock \"scan_clk\" has Internal fmax of 193.5 MHz between source register \"led_shower:inst1\|CNT6\[0\]\" and destination register \"led_shower:inst1\|SHUJU\[3\]\" (period= 5.168 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.459 ns + Longest register register " "Info: + Longest register to register delay is 4.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_shower:inst1\|CNT6\[0\] 1 REG LC_X8_Y6_N2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N2; Fanout = 18; REG Node = 'led_shower:inst1\|CNT6\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_shower:inst1|CNT6[0] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.740 ns) 2.895 ns led_shower:inst1\|Mux6~2 2 COMB LC_X7_Y7_N7 1 " "Info: 2: + IC(2.155 ns) + CELL(0.740 ns) = 2.895 ns; Loc. = LC_X7_Y7_N7; Fanout = 1; COMB Node = 'led_shower:inst1\|Mux6~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { led_shower:inst1|CNT6[0] led_shower:inst1|Mux6~2 } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.804 ns) 4.459 ns led_shower:inst1\|SHUJU\[3\] 3 REG LC_X7_Y7_N3 7 " "Info: 3: + IC(0.760 ns) + CELL(0.804 ns) = 4.459 ns; Loc. = LC_X7_Y7_N3; Fanout = 7; REG Node = 'led_shower:inst1\|SHUJU\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { led_shower:inst1|Mux6~2 led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.544 ns ( 34.63 % ) " "Info: Total cell delay = 1.544 ns ( 34.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.915 ns ( 65.37 % ) " "Info: Total interconnect delay = 2.915 ns ( 65.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.459 ns" { led_shower:inst1|CNT6[0] led_shower:inst1|Mux6~2 led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.459 ns" { led_shower:inst1|CNT6[0] {} led_shower:inst1|Mux6~2 {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 2.155ns 0.760ns } { 0.000ns 0.740ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 3.547 ns + Shortest register " "Info: + Shortest clock path from clock \"scan_clk\" to destination register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns led_shower:inst1\|SHUJU\[3\] 2 REG LC_X7_Y7_N3 7 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X7_Y7_N3; Fanout = 7; REG Node = 'led_shower:inst1\|SHUJU\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { scan_clk led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 3.547 ns - Longest register " "Info: - Longest clock path from clock \"scan_clk\" to source register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns led_shower:inst1\|CNT6\[0\] 2 REG LC_X8_Y6_N2 18 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X8_Y6_N2; Fanout = 18; REG Node = 'led_shower:inst1\|CNT6\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { scan_clk led_shower:inst1|CNT6[0] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|CNT6[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|CNT6[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|CNT6[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|CNT6[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.459 ns" { led_shower:inst1|CNT6[0] led_shower:inst1|Mux6~2 led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.459 ns" { led_shower:inst1|CNT6[0] {} led_shower:inst1|Mux6~2 {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 2.155ns 0.760ns } { 0.000ns 0.740ns 0.804ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|CNT6[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|CNT6[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timer:inst\|TIME_MIN\[3\] register timer:inst\|MIN1\[0\] 42.37 MHz 23.599 ns Internal " "Info: Clock \"clk\" has Internal fmax of 42.37 MHz between source register \"timer:inst\|TIME_MIN\[3\]\" and destination register \"timer:inst\|MIN1\[0\]\" (period= 23.599 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.890 ns + Longest register register " "Info: + Longest register to register delay is 22.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst\|TIME_MIN\[3\] 1 REG LC_X8_Y5_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y5_N1; Fanout = 1; REG Node = 'timer:inst\|TIME_MIN\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst|TIME_MIN[3] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.740 ns) 1.643 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB LC_X8_Y5_N3 16 " "Info: 2: + IC(0.903 ns) + CELL(0.740 ns) = 1.643 ns; Loc. = LC_X8_Y5_N3; Fanout = 16; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { timer:inst|TIME_MIN[3] timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.048 ns) + CELL(0.747 ns) 5.438 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB LC_X1_Y7_N3 1 " "Info: 3: + IC(3.048 ns) + CELL(0.747 ns) = 5.438 ns; Loc. = LC_X1_Y7_N3; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 6.253 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 4 COMB LC_X1_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 6.253 ns; Loc. = LC_X1_Y7_N4; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.978 ns) 7.925 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 5 COMB LC_X1_Y7_N5 2 " "Info: 5: + IC(0.694 ns) + CELL(0.978 ns) = 7.925 ns; Loc. = LC_X1_Y7_N5; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.048 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 6 COMB LC_X1_Y7_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 8.048 ns; Loc. = LC_X1_Y7_N6; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.171 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 7 COMB LC_X1_Y7_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 8.171 ns; Loc. = LC_X1_Y7_N7; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 8.986 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 8 COMB LC_X1_Y7_N8 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 8.986 ns; Loc. = LC_X1_Y7_N8; Fanout = 9; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.013 ns) + CELL(0.511 ns) 11.510 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|StageOut\[17\]~17 9 COMB LC_X1_Y6_N6 3 " "Info: 9: + IC(2.013 ns) + CELL(0.511 ns) = 11.510 ns; Loc. = LC_X1_Y6_N6; Fanout = 3; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|StageOut\[17\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[17]~17 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_hie.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.978 ns) 13.203 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12 10 COMB LC_X1_Y6_N2 1 " "Info: 10: + IC(0.715 ns) + CELL(0.978 ns) = 13.203 ns; Loc. = LC_X1_Y6_N2; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[17]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.326 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7 11 COMB LC_X1_Y6_N3 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 13.326 ns; Loc. = LC_X1_Y6_N3; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 14.141 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 12 COMB LC_X1_Y6_N4 9 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 14.141 ns; Loc. = LC_X1_Y6_N4; Fanout = 9; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.312 ns) + CELL(0.200 ns) 16.653 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|StageOut\[21\]~24 13 COMB LC_X2_Y7_N1 2 " "Info: 13: + IC(2.312 ns) + CELL(0.200 ns) = 16.653 ns; Loc. = LC_X2_Y7_N1; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|StageOut\[21\]~24'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[21]~24 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_hie.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.978 ns) 19.653 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17 14 COMB LC_X3_Y4_N1 1 " "Info: 14: + IC(2.022 ns) + CELL(0.978 ns) = 19.653 ns; Loc. = LC_X3_Y4_N1; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[21]~24 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 19.776 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12 15 COMB LC_X3_Y4_N2 1 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 19.776 ns; Loc. = LC_X3_Y4_N2; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 19.899 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7 16 COMB LC_X3_Y4_N3 1 " "Info: 16: + IC(0.000 ns) + CELL(0.123 ns) = 19.899 ns; Loc. = LC_X3_Y4_N3; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 20.714 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0 17 COMB LC_X3_Y4_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.815 ns) = 20.714 ns; Loc. = LC_X3_Y4_N4; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.511 ns) 21.994 ns timer:inst\|Selector15~3 18 COMB LC_X3_Y4_N6 1 " "Info: 18: + IC(0.769 ns) + CELL(0.511 ns) = 21.994 ns; Loc. = LC_X3_Y4_N6; Fanout = 1; COMB Node = 'timer:inst\|Selector15~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 timer:inst|Selector15~3 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 22.890 ns timer:inst\|MIN1\[0\] 19 REG LC_X3_Y4_N7 1 " "Info: 19: + IC(0.305 ns) + CELL(0.591 ns) = 22.890 ns; Loc. = LC_X3_Y4_N7; Fanout = 1; REG Node = 'timer:inst\|MIN1\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { timer:inst|Selector15~3 timer:inst|MIN1[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.109 ns ( 44.16 % ) " "Info: Total cell delay = 10.109 ns ( 44.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.781 ns ( 55.84 % ) " "Info: Total interconnect delay = 12.781 ns ( 55.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.890 ns" { timer:inst|TIME_MIN[3] timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[17]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[21]~24 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 timer:inst|Selector15~3 timer:inst|MIN1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.890 ns" { timer:inst|TIME_MIN[3] {} timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[17]~17 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[21]~24 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 {} timer:inst|Selector15~3 {} timer:inst|MIN1[0] {} } { 0.000ns 0.903ns 3.048ns 0.000ns 0.694ns 0.000ns 0.000ns 0.000ns 2.013ns 0.715ns 0.000ns 0.000ns 2.312ns 2.022ns 0.000ns 0.000ns 0.000ns 0.769ns 0.305ns } { 0.000ns 0.740ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.547 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_64 58 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 58; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns timer:inst\|MIN1\[0\] 2 REG LC_X3_Y4_N7 1 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X3_Y4_N7; Fanout = 1; REG Node = 'timer:inst\|MIN1\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk timer:inst|MIN1[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|MIN1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|MIN1[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.547 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_64 58 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 58; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns timer:inst\|TIME_MIN\[3\] 2 REG LC_X8_Y5_N1 1 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X8_Y5_N1; Fanout = 1; REG Node = 'timer:inst\|TIME_MIN\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk timer:inst|TIME_MIN[3] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|TIME_MIN[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|TIME_MIN[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|MIN1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|MIN1[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|TIME_MIN[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|TIME_MIN[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.890 ns" { timer:inst|TIME_MIN[3] timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[17]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[21]~24 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 timer:inst|Selector15~3 timer:inst|MIN1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.890 ns" { timer:inst|TIME_MIN[3] {} timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[17]~17 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[21]~24 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 {} timer:inst|Selector15~3 {} timer:inst|MIN1[0] {} } { 0.000ns 0.903ns 3.048ns 0.000ns 0.694ns 0.000ns 0.000ns 0.000ns 2.013ns 0.715ns 0.000ns 0.000ns 2.312ns 2.022ns 0.000ns 0.000ns 0.000ns 0.769ns 0.305ns } { 0.000ns 0.740ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|MIN1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|MIN1[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|TIME_MIN[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|TIME_MIN[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "timer:inst\|SEC1\[0\] EN_ALM clk 2.273 ns register " "Info: tsu for register \"timer:inst\|SEC1\[0\]\" (data pin = \"EN_ALM\", clock pin = \"clk\") is 2.273 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.487 ns + Longest pin register " "Info: + Longest pin to register delay is 5.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EN_ALM 1 PIN PIN_27 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 5; PIN Node = 'EN_ALM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_ALM } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 904 1320 1488 920 "EN_ALM" "" } { 896 1488 1816 912 "EN_ALM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.075 ns) + CELL(0.280 ns) 5.487 ns timer:inst\|SEC1\[0\] 2 REG LC_X2_Y6_N4 1 " "Info: 2: + IC(4.075 ns) + CELL(0.280 ns) = 5.487 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'timer:inst\|SEC1\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.355 ns" { EN_ALM timer:inst|SEC1[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 25.73 % ) " "Info: Total cell delay = 1.412 ns ( 25.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.075 ns ( 74.27 % ) " "Info: Total interconnect delay = 4.075 ns ( 74.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.487 ns" { EN_ALM timer:inst|SEC1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.487 ns" { EN_ALM {} EN_ALM~combout {} timer:inst|SEC1[0] {} } { 0.000ns 0.000ns 4.075ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.547 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_64 58 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 58; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns timer:inst\|SEC1\[0\] 2 REG LC_X2_Y6_N4 1 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'timer:inst\|SEC1\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk timer:inst|SEC1[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|SEC1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|SEC1[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.487 ns" { EN_ALM timer:inst|SEC1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.487 ns" { EN_ALM {} EN_ALM~combout {} timer:inst|SEC1[0] {} } { 0.000ns 0.000ns 4.075ns } { 0.000ns 1.132ns 0.280ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|SEC1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|SEC1[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "scan_clk ALARM timer:inst\|ALARM 18.335 ns register " "Info: tco from clock \"scan_clk\" to destination pin \"ALARM\" through register \"timer:inst\|ALARM\" is 18.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 14.244 ns + Longest register " "Info: + Longest clock path from clock \"scan_clk\" to source register is 14.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(1.294 ns) 3.923 ns debounce:inst2\|d2 2 REG LC_X10_Y1_N1 2 " "Info: 2: + IC(1.466 ns) + CELL(1.294 ns) = 3.923 ns; Loc. = LC_X10_Y1_N1; Fanout = 2; REG Node = 'debounce:inst2\|d2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { scan_clk debounce:inst2|d2 } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.740 ns) 5.591 ns debounce:inst2\|key_output 3 COMB LC_X10_Y1_N8 6 " "Info: 3: + IC(0.928 ns) + CELL(0.740 ns) = 5.591 ns; Loc. = LC_X10_Y1_N8; Fanout = 6; COMB Node = 'debounce:inst2\|key_output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { debounce:inst2|d2 debounce:inst2|key_output } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.536 ns) + CELL(1.294 ns) 10.421 ns timer:inst\|cur_state.sethour 4 REG LC_X5_Y5_N1 18 " "Info: 4: + IC(3.536 ns) + CELL(1.294 ns) = 10.421 ns; Loc. = LC_X5_Y5_N1; Fanout = 18; REG Node = 'timer:inst\|cur_state.sethour'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.830 ns" { debounce:inst2|key_output timer:inst|cur_state.sethour } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.200 ns) 11.542 ns timer:inst\|process_3~7 5 COMB LC_X5_Y5_N0 2 " "Info: 5: + IC(0.921 ns) + CELL(0.200 ns) = 11.542 ns; Loc. = LC_X5_Y5_N0; Fanout = 2; COMB Node = 'timer:inst\|process_3~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { timer:inst|cur_state.sethour timer:inst|process_3~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.502 ns) + CELL(0.200 ns) 14.244 ns timer:inst\|ALARM 6 REG LC_X10_Y6_N6 1 " "Info: 6: + IC(2.502 ns) + CELL(0.200 ns) = 14.244 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { timer:inst|process_3~7 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.891 ns ( 34.34 % ) " "Info: Total cell delay = 4.891 ns ( 34.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.353 ns ( 65.66 % ) " "Info: Total interconnect delay = 9.353 ns ( 65.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.244 ns" { scan_clk debounce:inst2|d2 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~7 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.244 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d2 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~7 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.928ns 3.536ns 0.921ns 2.502ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.091 ns + Longest register pin " "Info: + Longest register to pin delay is 4.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst\|ALARM 1 REG LC_X10_Y6_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.769 ns) + CELL(2.322 ns) 4.091 ns ALARM 2 PIN PIN_72 0 " "Info: 2: + IC(1.769 ns) + CELL(2.322 ns) = 4.091 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1080 2608 2784 1096 "ALARM" "" } { 1072 2272 2608 1088 "alarm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 56.76 % ) " "Info: Total cell delay = 2.322 ns ( 56.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.769 ns ( 43.24 % ) " "Info: Total interconnect delay = 1.769 ns ( 43.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.091 ns" { timer:inst|ALARM {} ALARM {} } { 0.000ns 1.769ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.244 ns" { scan_clk debounce:inst2|d2 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~7 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.244 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d2 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~7 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.928ns 3.536ns 0.921ns 2.502ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.200ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.091 ns" { timer:inst|ALARM {} ALARM {} } { 0.000ns 1.769ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "timer:inst\|ALARM CLK_HIGH scan_clk 6.556 ns register " "Info: th for register \"timer:inst\|ALARM\" (data pin = \"CLK_HIGH\", clock pin = \"scan_clk\") is 6.556 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 14.244 ns + Longest register " "Info: + Longest clock path from clock \"scan_clk\" to destination register is 14.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(1.294 ns) 3.923 ns debounce:inst2\|d2 2 REG LC_X10_Y1_N1 2 " "Info: 2: + IC(1.466 ns) + CELL(1.294 ns) = 3.923 ns; Loc. = LC_X10_Y1_N1; Fanout = 2; REG Node = 'debounce:inst2\|d2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { scan_clk debounce:inst2|d2 } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.740 ns) 5.591 ns debounce:inst2\|key_output 3 COMB LC_X10_Y1_N8 6 " "Info: 3: + IC(0.928 ns) + CELL(0.740 ns) = 5.591 ns; Loc. = LC_X10_Y1_N8; Fanout = 6; COMB Node = 'debounce:inst2\|key_output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { debounce:inst2|d2 debounce:inst2|key_output } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.536 ns) + CELL(1.294 ns) 10.421 ns timer:inst\|cur_state.sethour 4 REG LC_X5_Y5_N1 18 " "Info: 4: + IC(3.536 ns) + CELL(1.294 ns) = 10.421 ns; Loc. = LC_X5_Y5_N1; Fanout = 18; REG Node = 'timer:inst\|cur_state.sethour'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.830 ns" { debounce:inst2|key_output timer:inst|cur_state.sethour } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.200 ns) 11.542 ns timer:inst\|process_3~7 5 COMB LC_X5_Y5_N0 2 " "Info: 5: + IC(0.921 ns) + CELL(0.200 ns) = 11.542 ns; Loc. = LC_X5_Y5_N0; Fanout = 2; COMB Node = 'timer:inst\|process_3~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { timer:inst|cur_state.sethour timer:inst|process_3~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.502 ns) + CELL(0.200 ns) 14.244 ns timer:inst\|ALARM 6 REG LC_X10_Y6_N6 1 " "Info: 6: + IC(2.502 ns) + CELL(0.200 ns) = 14.244 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { timer:inst|process_3~7 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.891 ns ( 34.34 % ) " "Info: Total cell delay = 4.891 ns ( 34.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.353 ns ( 65.66 % ) " "Info: Total interconnect delay = 9.353 ns ( 65.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.244 ns" { scan_clk debounce:inst2|d2 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~7 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.244 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d2 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~7 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.928ns 3.536ns 0.921ns 2.502ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.688 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_HIGH 1 PIN PIN_57 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 1; PIN Node = 'CLK_HIGH'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_HIGH } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 824 1320 1488 840 "CLK_HIGH" "" } { 816 1488 1816 832 "CLK_HIGH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.890 ns) + CELL(0.200 ns) 6.222 ns timer:inst\|ALARM~7 2 COMB LC_X10_Y6_N7 1 " "Info: 2: + IC(4.890 ns) + CELL(0.200 ns) = 6.222 ns; Loc. = LC_X10_Y6_N7; Fanout = 1; COMB Node = 'timer:inst\|ALARM~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { CLK_HIGH timer:inst|ALARM~7 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.740 ns) 7.688 ns timer:inst\|ALARM 3 REG LC_X10_Y6_N6 1 " "Info: 3: + IC(0.726 ns) + CELL(0.740 ns) = 7.688 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { timer:inst|ALARM~7 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 26.95 % ) " "Info: Total cell delay = 2.072 ns ( 26.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.616 ns ( 73.05 % ) " "Info: Total interconnect delay = 5.616 ns ( 73.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.688 ns" { CLK_HIGH timer:inst|ALARM~7 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.688 ns" { CLK_HIGH {} CLK_HIGH~combout {} timer:inst|ALARM~7 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 4.890ns 0.726ns } { 0.000ns 1.132ns 0.200ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.244 ns" { scan_clk debounce:inst2|d2 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~7 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.244 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d2 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~7 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.928ns 3.536ns 0.921ns 2.502ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.200ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.688 ns" { CLK_HIGH timer:inst|ALARM~7 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.688 ns" { CLK_HIGH {} CLK_HIGH~combout {} timer:inst|ALARM~7 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 4.890ns 0.726ns } { 0.000ns 1.132ns 0.200ns 0.740ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 00:08:48 2017 " "Info: Processing ended: Fri Jun 09 00:08:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
