** Name: SimpleTwoStageOpAmp_SimpleOpAmp4_5

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp4_5 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 outVoltageBiasXXnXX0 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=10e-6 W=10e-6
mDiodeTransistorNmos2 FirstStageYinnerOutputLoad1 FirstStageYinnerOutputLoad1 FirstStageYinnerSourceLoad1 FirstStageYinnerSourceLoad1 nmos4 L=2e-6 W=14e-6
mDiodeTransistorNmos3 FirstStageYinnerSourceLoad1 FirstStageYinnerSourceLoad1 sourceNmos sourceNmos nmos4 L=2e-6 W=12e-6
mDiodeTransistorPmos4 ibias ibias sourcePmos sourcePmos pmos4 L=5e-6 W=52e-6
mDiodeTransistorPmos5 outInputVoltageBiasXXpXX1 outInputVoltageBiasXXpXX1 VoltageBiasXXpXX1Yinner VoltageBiasXXpXX1Yinner pmos4 L=1e-6 W=10e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=328e-6
mNormalTransistorNmos7 out outFirstStage sourceNmos sourceNmos nmos4 L=5e-6 W=571e-6
mNormalTransistorNmos8 outFirstStage FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=2e-6 W=14e-6
mNormalTransistorNmos9 outInputVoltageBiasXXpXX1 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=10e-6 W=442e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourceNmos sourceNmos nmos4 L=2e-6 W=12e-6
mNormalTransistorPmos11 out outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=1e-6 W=328e-6
mNormalTransistorPmos12 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=95e-6
mNormalTransistorPmos13 outVoltageBiasXXnXX0 ibias sourcePmos sourcePmos pmos4 L=5e-6 W=10e-6
mNormalTransistorPmos14 FirstStageYinnerOutputLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=95e-6
mNormalTransistorPmos15 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=5e-6 W=409e-6
mNormalTransistorPmos16 VoltageBiasXXpXX1Yinner outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=10e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp4_5

** Expected Performance Values: 
** Gain: 97 dB
** Power consumption: 14.9991 mW
** Area: 10700 (mu_m)^2
** Transit frequency: 35.7111 MHz
** Transit frequency with error factor: 35.6901 MHz
** Slew rate: 34.4765 V/mu_s
** Phase margin: 68.182Â°
** CMRR: 101 dB
** negPSRR: 97 dB
** posPSRR: 101 dB
** VoutMax: 3.05001 V
** VoutMin: 0.540001 V
** VcmMax: 4.05001 V
** VcmMin: 0.780001 V


** Expected Currents: 
** NormalTransistorNmos: 84.2351 muA
** NormalTransistorPmos: -1.92199 muA
** DiodeTransistorNmos: 40.0791 muA
** DiodeTransistorNmos: 40.0781 muA
** NormalTransistorNmos: 40.0791 muA
** NormalTransistorNmos: 40.0781 muA
** NormalTransistorPmos: -80.1589 muA
** NormalTransistorPmos: -40.0799 muA
** NormalTransistorPmos: -40.0799 muA
** NormalTransistorNmos: 2813.59 muA
** NormalTransistorPmos: -2813.58 muA
** DiodeTransistorPmos: -2813.58 muA
** DiodeTransistorNmos: 1.92101 muA
** DiodeTransistorPmos: -84.2359 muA
** NormalTransistorPmos: -84.2369 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.20301  V
** in1: 2.5  V
** in2: 2.5  V
** out: 2.5  V
** outFirstStage: 0.944001  V
** outInputVoltageBiasXXpXX1: 2.48601  V
** outSourceVoltageBiasXXpXX1: 3.74601  V
** outVoltageBiasXXnXX0: 0.555001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad1: 1.34901  V
** innerSourceLoad1: 0.685001  V
** innerTransistorStack2Load1: 0.683001  V
** sourceTransconductance: 3.21701  V
** inner: 3.73401  V


.END