// Seed: 740615485
module module_0 (
    inout  tri   id_0,
    output uwire id_1
);
  wire id_3, id_4, id_5, id_6;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    input supply0 id_5,
    id_8,
    output tri1 id_6
);
  reg id_9, id_10;
  tri0 id_11, id_12;
  wire id_13;
  uwire id_14, id_15;
  tri id_16 = -1;
  supply1 id_17 = id_15 - -1'h0;
  assign id_12 = id_1;
  reg id_18, id_19;
  module_0 modCall_1 (
      id_12,
      id_6
  );
  wire id_20;
  assign id_6  = -1;
  assign id_16 = id_15;
  wire id_21, id_22;
  if ({-1}) wire id_23;
  else wire id_24, id_25;
  wire id_26;
  initial id_9 <= id_19;
endmodule
