
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/counter_16b/src/counter_16b.v
Parsing SystemVerilog input from `/openlane/designs/counter_16b/src/counter_16b.v' to AST representation.
Generating RTLIL representation for module `\counter_16b'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/hierarchy.dot'.
Dumping module counter_16b to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \counter_16b

3.2. Analyzing design hierarchy..
Top module:  \counter_16b
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \counter_16b

5.1.2. Analyzing design hierarchy..
Top module:  \counter_16b
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openlane/designs/counter_16b/src/counter_16b.v:8$4 in module counter_16b.
Removed a total of 0 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).

5.2.5. Executing PROC_ARST pass (detect async resets in processes).

5.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\counter_16b.$proc$/openlane/designs/counter_16b/src/counter_16b.v:8$4'.
     1/1: $0\count[15:0]

5.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

5.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\counter_16b.\count' using process `\counter_16b.$proc$/openlane/designs/counter_16b/src/counter_16b.v:8$4'.
  created $dff cell `$procdff$11' with positive edge clock.

5.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\counter_16b.$proc$/openlane/designs/counter_16b/src/counter_16b.v:8$4'.
Removing empty process `counter_16b.$proc$/openlane/designs/counter_16b/src/counter_16b.v:8$4'.
Cleaned up 2 empty switches.

5.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

5.3. Executing FLATTEN pass (flatten design).

5.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

5.6. Executing CHECK pass (checking for obvious problems).
Checking module counter_16b...
Found and reported 0 problems.

5.7. Executing OPT pass (performing simple optimizations).

5.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter_16b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter_16b.
Performed a total of 0 changes.

5.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

5.7.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..

5.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

5.7.9. Finished OPT passes. (There is nothing left to do.)

5.8. Executing FSM pass (extract and optimize FSM).

5.8.1. Executing FSM_DETECT pass (finding FSMs in design).

5.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..

5.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.9. Executing OPT pass (performing simple optimizations).

5.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

5.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

5.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter_16b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

5.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter_16b.
Performed a total of 0 changes.

5.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

5.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$11 ($dff) from module counter_16b (D = $procmux$6_Y, Q = \count, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$12 ($sdff) from module counter_16b (D = $add$/openlane/designs/counter_16b/src/counter_16b.v:13$5_Y, Q = \count).

5.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

5.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

5.9.9. Rerunning OPT passes. (Maybe there is more to do..)

5.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter_16b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

5.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter_16b.
Performed a total of 0 changes.

5.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

5.9.13. Executing OPT_DFF pass (perform DFF optimizations).

5.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..

5.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

5.9.16. Finished OPT passes. (There is nothing left to do.)

5.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 15 bits (of 16) from port B of cell counter_16b.$add$/openlane/designs/counter_16b/src/counter_16b.v:13$5 ($add).

5.11. Executing PEEPOPT pass (run peephole optimizers).

5.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..

5.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module counter_16b:
  creating $macc model for $add$/openlane/designs/counter_16b/src/counter_16b.v:13$5 ($add).
  creating $alu model for $macc $add$/openlane/designs/counter_16b/src/counter_16b.v:13$5.
  creating $alu cell for $add$/openlane/designs/counter_16b/src/counter_16b.v:13$5: $auto$alumacc.cc:485:replace_alu$14
  created 1 $alu and 0 $macc cells.

5.14. Executing SHARE pass (SAT-based resource sharing).

5.15. Executing OPT pass (performing simple optimizations).

5.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

5.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

5.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter_16b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

5.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter_16b.
Performed a total of 0 changes.

5.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

5.15.6. Executing OPT_DFF pass (perform DFF optimizations).

5.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..

5.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

5.15.9. Finished OPT passes. (There is nothing left to do.)

5.16. Executing MEMORY pass.

5.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.16.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..

5.16.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.16.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..

5.16.9. Executing MEMORY_COLLECT pass (generating $mem cells).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..

5.18. Executing OPT pass (performing simple optimizations).

5.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.
<suppressed ~1 debug messages>

5.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

5.18.3. Executing OPT_DFF pass (perform DFF optimizations).

5.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.18.5. Finished fast OPT passes.

5.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

5.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter_16b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter_16b.
Performed a total of 0 changes.

5.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

5.20.6. Executing OPT_SHARE pass.

5.20.7. Executing OPT_DFF pass (perform DFF optimizations).

5.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..

5.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

5.20.10. Finished OPT passes. (There is nothing left to do.)

5.21. Executing TECHMAP pass (map to technology primitives).

5.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~281 debug messages>

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.
<suppressed ~105 debug messages>

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

5.22.3. Executing OPT_DFF pass (perform DFF optimizations).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 4 unused cells and 70 unused wires.
<suppressed ~5 debug messages>

5.22.5. Finished fast OPT passes.

5.23. Executing ABC pass (technology mapping using ABC).

5.23.1. Extracting gate netlist of module `\counter_16b' to `<abc-temp-dir>/input.blif'..
Extracted 70 gates and 87 wires to a netlist network with 17 inputs and 17 outputs.

5.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.23.1.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       11
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:        8
ABC RESULTS:        internal signals:       53
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       17
Removing temp directory.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

5.24.3. Executing OPT_DFF pass (perform DFF optimizations).

5.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 0 unused cells and 63 unused wires.
<suppressed ~1 debug messages>

5.24.5. Finished fast OPT passes.

5.25. Executing HIERARCHY pass (managing design hierarchy).

5.25.1. Analyzing design hierarchy..
Top module:  \counter_16b

5.25.2. Analyzing design hierarchy..
Top module:  \counter_16b
Removed 0 unused modules.

5.26. Printing statistics.

=== counter_16b ===

   Number of wires:                 33
   Number of wire bits:             78
   Number of public wires:           5
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $_ANDNOT_                       8
     $_NAND_                         8
     $_NOT_                          1
     $_OR_                          11
     $_SDFFE_PP0P_                  16
     $_XNOR_                         7
     $_XOR_                          8

5.27. Executing CHECK pass (checking for obvious problems).
Checking module counter_16b...
Found and reported 0 problems.

6. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/post_techmap.dot'.
Dumping module counter_16b to page 1.

7. Executing SHARE pass (SAT-based resource sharing).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter_16b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter_16b.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_16b'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_16b.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..

10. Printing statistics.

=== counter_16b ===

   Number of wires:                 33
   Number of wire bits:             78
   Number of public wires:           5
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $_ANDNOT_                       8
     $_NAND_                         8
     $_NOT_                          1
     $_OR_                          11
     $_SDFFE_PP0P_                  16
     $_XNOR_                         7
     $_XOR_                          8

mapping tbuf

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /home/adithi/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/adithi/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

12. Executing SIMPLEMAP pass (map simple cells to gate primitives).

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/adithi/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/adithi/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\counter_16b':
  mapped 16 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

16. Printing statistics.

=== counter_16b ===

   Number of wires:                 65
   Number of wire bits:            110
   Number of public wires:           5
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 91
     $_ANDNOT_                       8
     $_MUX_                         32
     $_NAND_                         8
     $_NOT_                          1
     $_OR_                          11
     $_XNOR_                         7
     $_XOR_                          8
     sky130_fd_sc_hd__dfxtp_2       16

[INFO]: USING STRATEGY DELAY0

17. Executing ABC pass (technology mapping using ABC).

17.1. Extracting gate netlist of module `\counter_16b' to `/tmp/yosys-abc-GkFIRu/input.blif'..
Extracted 75 gates and 94 wires to a netlist network with 18 inputs and 17 outputs.

17.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-GkFIRu/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-GkFIRu/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-GkFIRu/input.blif 
ABC: + read_lib -w /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (1251.95 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     76 ( 30.3 %)   Cap = 13.4 ff (  6.7 %)   Area =      644.37 ( 69.7 %)   Delay =  1405.67 ps  (  6.6 %)               
ABC: Path  0 --      14 : 0    2 pi                        A =   0.00  Df =  23.2  -13.3 ps  S =  37.8 ps  Cin =  0.0 ff  Cout =   6.7 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      58 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 213.1  -70.6 ps  S = 206.7 ps  Cin =  2.1 ff  Cout =  16.9 ff  Cmax = 130.0 ff  G =  776  
ABC: Path  2 --      65 : 4    3 sky130_fd_sc_hd__and4_2   A =  10.01  Df = 470.3  -80.3 ps  S =  64.5 ps  Cin =  1.5 ff  Cout =   5.3 ff  Cmax = 300.3 ff  G =  336  
ABC: Path  3 --      66 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 714.6 -156.1 ps  S = 272.8 ps  Cin =  2.1 ff  Cout =  22.6 ff  Cmax = 130.0 ff  G = 1041  
ABC: Path  4 --      72 : 5    1 sky130_fd_sc_hd__a311oi_2 A =  15.01  Df =1405.7 -410.4 ps  S = 673.5 ps  Cin =  4.3 ff  Cout =  33.4 ff  Cmax =  84.2 ff  G =  769  
ABC: Start-point = pi13 (\count [3]).  End-point = po7 ($auto$rtlil.cc:2515:MuxGate$486).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   18/   17  lat =    0  nd =    76  edge =    216  area =260.89  delay =669.32  lev = 5
ABC: + write_blif /tmp/yosys-abc-GkFIRu/output.blif 

17.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       17
Removing temp directory.

18. Executing SETUNDEF pass (replace undef values with defined constants).

19. Executing HILOMAP pass (mapping to constant drivers).

20. Executing SPLITNETS pass (splitting up multi-bit signals).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 0 unused cells and 109 unused wires.
<suppressed ~1 debug messages>

22. Executing INSBUF pass (insert buffer cells for connected wires).

23. Executing CHECK pass (checking for obvious problems).
Checking module counter_16b...
Warning: Wire counter_16b.\count_tc is used but has no driver.
Warning: Wire counter_16b.\count [15] is used but has no driver.
Warning: Wire counter_16b.\count [14] is used but has no driver.
Warning: Wire counter_16b.\count [13] is used but has no driver.
Warning: Wire counter_16b.\count [12] is used but has no driver.
Warning: Wire counter_16b.\count [11] is used but has no driver.
Warning: Wire counter_16b.\count [10] is used but has no driver.
Warning: Wire counter_16b.\count [9] is used but has no driver.
Warning: Wire counter_16b.\count [8] is used but has no driver.
Warning: Wire counter_16b.\count [7] is used but has no driver.
Warning: Wire counter_16b.\count [6] is used but has no driver.
Warning: Wire counter_16b.\count [5] is used but has no driver.
Warning: Wire counter_16b.\count [4] is used but has no driver.
Warning: Wire counter_16b.\count [3] is used but has no driver.
Warning: Wire counter_16b.\count [2] is used but has no driver.
Warning: Wire counter_16b.\count [1] is used but has no driver.
Warning: Wire counter_16b.\count [0] is used but has no driver.
Found and reported 17 problems.

24. Printing statistics.

=== counter_16b ===

   Number of wires:                 80
   Number of wire bits:             95
   Number of public wires:           5
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 92
     sky130_fd_sc_hd__a21oi_2        7
     sky130_fd_sc_hd__a311oi_2       2
     sky130_fd_sc_hd__a31o_2         3
     sky130_fd_sc_hd__a31oi_2        2
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__a41oi_2        3
     sky130_fd_sc_hd__and2_2         1
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and4_2         6
     sky130_fd_sc_hd__buf_1         18
     sky130_fd_sc_hd__dfxtp_2       16
     sky130_fd_sc_hd__inv_2          5
     sky130_fd_sc_hd__nand4_2        6
     sky130_fd_sc_hd__nor2_2         2
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__nor4b_2        2
     sky130_fd_sc_hd__o211a_2        2
     sky130_fd_sc_hd__o21a_2         6
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o41a_2         1

   Chip area for module '\counter_16b': 984.694400

25. Executing Verilog backend.
Dumping module `\counter_16b'.
[INFO]: USING STRATEGY DELAY1

26. Executing ABC pass (technology mapping using ABC).

26.1. Extracting gate netlist of module `\counter_16b' to `/tmp/yosys-abc-N5NvT8/input.blif'..
Extracted 75 gates and 94 wires to a netlist network with 18 inputs and 17 outputs.

26.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-N5NvT8/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-N5NvT8/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-N5NvT8/input.blif 
ABC: + read_lib -w /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map 
ABC: + 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (1304.71 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     83 ( 25.3 %)   Cap = 12.8 ff (  5.9 %)   Area =      639.36 ( 74.7 %)   Delay =  1270.58 ps  ( 18.1 %)               
ABC: Path  0 --      16 : 0    5 pi                       A =   0.00  Df =  45.3  -25.2 ps  S =  68.5 ps  Cin =  0.0 ff  Cout =  13.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      36 : 3    4 sky130_fd_sc_hd__nand3_2 A =  10.01  Df = 150.8  -37.8 ps  S =  93.9 ps  Cin =  4.4 ff  Cout =  13.3 ff  Cmax = 260.0 ff  G =  286  
ABC: Path  2 --      38 : 2    2 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 273.3 -111.2 ps  S =  79.1 ps  Cin =  4.4 ff  Cout =   4.4 ff  Cmax = 141.9 ff  G =   95  
ABC: Path  3 --      39 : 1    5 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 481.7 -176.8 ps  S = 215.2 ps  Cin =  2.1 ff  Cout =  17.6 ff  Cmax = 130.0 ff  G =  816  
ABC: Path  4 --      69 : 1    5 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 704.5 -232.2 ps  S = 200.1 ps  Cin =  2.1 ff  Cout =  16.3 ff  Cmax = 130.0 ff  G =  748  
ABC: Path  5 --      80 : 4    1 sky130_fd_sc_hd__a31oi_2 A =  12.51  Df = 819.4 -162.2 ps  S = 140.0 ps  Cin =  4.4 ff  Cout =   4.7 ff  Cmax = 118.1 ff  G =   98  
ABC: Path  6 --      81 : 3    1 sky130_fd_sc_hd__nor3_2  A =  10.01  Df =1270.6 -378.4 ps  S = 577.1 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax =  92.5 ff  G =  765  
ABC: Start-point = pi15 (\count [1]).  End-point = po8 ($auto$rtlil.cc:2515:MuxGate$490).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   18/   17  lat =    0  nd =    83  edge =    212  area =284.80  delay =779.22  lev = 7
ABC: + write_blif /tmp/yosys-abc-N5NvT8/output.blif 

26.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       17
Removing temp directory.

27. Executing SETUNDEF pass (replace undef values with defined constants).

28. Executing HILOMAP pass (mapping to constant drivers).

29. Executing SPLITNETS pass (splitting up multi-bit signals).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 0 unused cells and 109 unused wires.
<suppressed ~1 debug messages>

31. Executing INSBUF pass (insert buffer cells for connected wires).

32. Executing CHECK pass (checking for obvious problems).
Checking module counter_16b...
Warning: Wire counter_16b.\count_tc is used but has no driver.
Warning: Wire counter_16b.\count [15] is used but has no driver.
Warning: Wire counter_16b.\count [14] is used but has no driver.
Warning: Wire counter_16b.\count [13] is used but has no driver.
Warning: Wire counter_16b.\count [12] is used but has no driver.
Warning: Wire counter_16b.\count [11] is used but has no driver.
Warning: Wire counter_16b.\count [10] is used but has no driver.
Warning: Wire counter_16b.\count [9] is used but has no driver.
Warning: Wire counter_16b.\count [8] is used but has no driver.
Warning: Wire counter_16b.\count [7] is used but has no driver.
Warning: Wire counter_16b.\count [6] is used but has no driver.
Warning: Wire counter_16b.\count [5] is used but has no driver.
Warning: Wire counter_16b.\count [4] is used but has no driver.
Warning: Wire counter_16b.\count [3] is used but has no driver.
Warning: Wire counter_16b.\count [2] is used but has no driver.
Warning: Wire counter_16b.\count [1] is used but has no driver.
Warning: Wire counter_16b.\count [0] is used but has no driver.
Found and reported 17 problems.

33. Printing statistics.

=== counter_16b ===

   Number of wires:                 87
   Number of wire bits:            102
   Number of public wires:           5
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     sky130_fd_sc_hd__a21o_2         1
     sky130_fd_sc_hd__a21oi_2        6
     sky130_fd_sc_hd__a221oi_2       1
     sky130_fd_sc_hd__a31o_2         4
     sky130_fd_sc_hd__a31oi_2        4
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__a41oi_2        2
     sky130_fd_sc_hd__and2_2         3
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and4_2         2
     sky130_fd_sc_hd__buf_1         18
     sky130_fd_sc_hd__dfxtp_2       16
     sky130_fd_sc_hd__inv_2          3
     sky130_fd_sc_hd__nand2_2        7
     sky130_fd_sc_hd__nand3_2        3
     sky130_fd_sc_hd__nand4_2        5
     sky130_fd_sc_hd__nor2_2        11
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o21a_2         3
     sky130_fd_sc_hd__o21ba_2        1

   Chip area for module '\counter_16b': 979.689600

34. Executing Verilog backend.
Dumping module `\counter_16b'.
[INFO]: USING STRATEGY DELAY2

35. Executing ABC pass (technology mapping using ABC).

35.1. Extracting gate netlist of module `\counter_16b' to `/tmp/yosys-abc-yPXNAO/input.blif'..
Extracted 75 gates and 94 wires to a netlist network with 18 inputs and 17 outputs.

35.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-yPXNAO/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-yPXNAO/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-yPXNAO/input.blif 
ABC: + read_lib -w /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map 
ABC: + 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (1181.26 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     80 ( 22.5 %)   Cap = 13.2 ff (  5.2 %)   Area =      635.61 ( 77.5 %)   Delay =  1200.50 ps  ( 17.5 %)               
ABC: Path  0 --      12 : 0    2 pi                       A =   0.00  Df =  13.6   -8.0 ps  S =  24.7 ps  Cin =  0.0 ff  Cout =   3.7 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      38 : 1    5 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 205.3  -67.3 ps  S = 216.6 ps  Cin =  2.1 ff  Cout =  17.8 ff  Cmax = 130.0 ff  G =  809  
ABC: Path  2 --      39 : 4    1 sky130_fd_sc_hd__nand4_2 A =  12.51  Df = 327.2  -76.7 ps  S =  80.8 ps  Cin =  4.4 ff  Cout =   4.7 ff  Cmax = 200.5 ff  G =   99  
ABC: Path  3 --      40 : 3    5 sky130_fd_sc_hd__nor3_2  A =  10.01  Df = 604.1 -286.5 ps  S = 344.6 ps  Cin =  4.4 ff  Cout =  18.0 ff  Cmax =  92.5 ff  G =  393  
ABC: Path  4 --      46 : 4    1 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 875.2 -343.0 ps  S =  49.3 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 300.3 ff  G =  138  
ABC: Path  5 --      47 : 1    1 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1200.5 -452.8 ps  S = 397.1 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi11 (\count [5]).  End-point = po0 (\count_tc).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   18/   17  lat =    0  nd =    80  edge =    210  area =275.00  delay =708.39  lev = 6
ABC: + write_blif /tmp/yosys-abc-yPXNAO/output.blif 

35.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       17
Removing temp directory.

36. Executing SETUNDEF pass (replace undef values with defined constants).

37. Executing HILOMAP pass (mapping to constant drivers).

38. Executing SPLITNETS pass (splitting up multi-bit signals).

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 0 unused cells and 109 unused wires.
<suppressed ~1 debug messages>

40. Executing INSBUF pass (insert buffer cells for connected wires).

41. Executing CHECK pass (checking for obvious problems).
Checking module counter_16b...
Warning: Wire counter_16b.\count_tc is used but has no driver.
Warning: Wire counter_16b.\count [15] is used but has no driver.
Warning: Wire counter_16b.\count [14] is used but has no driver.
Warning: Wire counter_16b.\count [13] is used but has no driver.
Warning: Wire counter_16b.\count [12] is used but has no driver.
Warning: Wire counter_16b.\count [11] is used but has no driver.
Warning: Wire counter_16b.\count [10] is used but has no driver.
Warning: Wire counter_16b.\count [9] is used but has no driver.
Warning: Wire counter_16b.\count [8] is used but has no driver.
Warning: Wire counter_16b.\count [7] is used but has no driver.
Warning: Wire counter_16b.\count [6] is used but has no driver.
Warning: Wire counter_16b.\count [5] is used but has no driver.
Warning: Wire counter_16b.\count [4] is used but has no driver.
Warning: Wire counter_16b.\count [3] is used but has no driver.
Warning: Wire counter_16b.\count [2] is used but has no driver.
Warning: Wire counter_16b.\count [1] is used but has no driver.
Warning: Wire counter_16b.\count [0] is used but has no driver.
Found and reported 17 problems.

42. Printing statistics.

=== counter_16b ===

   Number of wires:                 84
   Number of wire bits:             99
   Number of public wires:           5
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 96
     sky130_fd_sc_hd__a21o_2         1
     sky130_fd_sc_hd__a21oi_2        7
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2         4
     sky130_fd_sc_hd__a31oi_2        4
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__a41oi_2        3
     sky130_fd_sc_hd__and2_2         3
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and4_2         2
     sky130_fd_sc_hd__buf_1         15
     sky130_fd_sc_hd__dfxtp_2       16
     sky130_fd_sc_hd__inv_2          3
     sky130_fd_sc_hd__nand2_2        7
     sky130_fd_sc_hd__nand3_2        3
     sky130_fd_sc_hd__nand4_2        4
     sky130_fd_sc_hd__nor2_2        10
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__o21a_2         3
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o21bai_2       1

   Chip area for module '\counter_16b': 975.936000

43. Executing Verilog backend.
Dumping module `\counter_16b'.
[INFO]: USING STRATEGY DELAY3

44. Executing ABC pass (technology mapping using ABC).

44.1. Extracting gate netlist of module `\counter_16b' to `/tmp/yosys-abc-YVaZVv/input.blif'..
Extracted 75 gates and 94 wires to a netlist network with 18 inputs and 17 outputs.

44.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-YVaZVv/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-YVaZVv/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-YVaZVv/input.blif 
ABC: + read_lib -w /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (1286.43 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     75 ( 26.7 %)   Cap = 13.5 ff (  6.0 %)   Area =      620.60 ( 73.3 %)   Delay =  1317.23 ps  ( 14.7 %)               
ABC: Path  0 --      17 : 0    2 pi                        A =   0.00  Df =  24.0  -13.8 ps  S =  38.9 ps  Cin =  0.0 ff  Cout =   6.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      48 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 192.5  -62.4 ps  S = 175.0 ps  Cin =  2.1 ff  Cout =  14.1 ff  Cmax = 130.0 ff  G =  638  
ABC: Path  2 --      58 : 3    3 sky130_fd_sc_hd__and3_2   A =   7.51  Df = 428.4  -52.9 ps  S =  81.9 ps  Cin =  1.5 ff  Cout =  11.1 ff  Cmax = 309.5 ff  G =  728  
ABC: Path  3 --      59 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 633.9 -109.3 ps  S = 209.8 ps  Cin =  2.1 ff  Cout =  17.1 ff  Cmax = 130.0 ff  G =  775  
ABC: Path  4 --      64 : 5    1 sky130_fd_sc_hd__a311oi_2 A =  15.01  Df =1317.2 -423.2 ps  S = 673.5 ps  Cin =  4.3 ff  Cout =  33.4 ff  Cmax =  84.2 ff  G =  769  
ABC: Start-point = pi16 (\count [0]).  End-point = po4 ($auto$rtlil.cc:2515:MuxGate$474).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   18/   17  lat =    0  nd =    75  edge =    203  area =261.18  delay =698.32  lev = 5
ABC: + write_blif /tmp/yosys-abc-YVaZVv/output.blif 

44.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       17
Removing temp directory.

45. Executing SETUNDEF pass (replace undef values with defined constants).

46. Executing HILOMAP pass (mapping to constant drivers).

47. Executing SPLITNETS pass (splitting up multi-bit signals).

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 0 unused cells and 109 unused wires.
<suppressed ~1 debug messages>

49. Executing INSBUF pass (insert buffer cells for connected wires).

50. Executing CHECK pass (checking for obvious problems).
Checking module counter_16b...
Warning: Wire counter_16b.\count_tc is used but has no driver.
Warning: Wire counter_16b.\count [15] is used but has no driver.
Warning: Wire counter_16b.\count [14] is used but has no driver.
Warning: Wire counter_16b.\count [13] is used but has no driver.
Warning: Wire counter_16b.\count [12] is used but has no driver.
Warning: Wire counter_16b.\count [11] is used but has no driver.
Warning: Wire counter_16b.\count [10] is used but has no driver.
Warning: Wire counter_16b.\count [9] is used but has no driver.
Warning: Wire counter_16b.\count [8] is used but has no driver.
Warning: Wire counter_16b.\count [7] is used but has no driver.
Warning: Wire counter_16b.\count [6] is used but has no driver.
Warning: Wire counter_16b.\count [5] is used but has no driver.
Warning: Wire counter_16b.\count [4] is used but has no driver.
Warning: Wire counter_16b.\count [3] is used but has no driver.
Warning: Wire counter_16b.\count [2] is used but has no driver.
Warning: Wire counter_16b.\count [1] is used but has no driver.
Warning: Wire counter_16b.\count [0] is used but has no driver.
Found and reported 17 problems.

51. Printing statistics.

=== counter_16b ===

   Number of wires:                 79
   Number of wire bits:             94
   Number of public wires:           5
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 91
     sky130_fd_sc_hd__a21o_2         1
     sky130_fd_sc_hd__a21oi_2        8
     sky130_fd_sc_hd__a311oi_2       2
     sky130_fd_sc_hd__a31o_2         4
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__a41oi_2        4
     sky130_fd_sc_hd__and2_2         2
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and4_2         2
     sky130_fd_sc_hd__buf_1         16
     sky130_fd_sc_hd__dfxtp_2       16
     sky130_fd_sc_hd__inv_2          4
     sky130_fd_sc_hd__nand2_2        2
     sky130_fd_sc_hd__nand3_2        5
     sky130_fd_sc_hd__nand4_2        4
     sky130_fd_sc_hd__nor2_2         4
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor3b_2        2
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o21a_2         4
     sky130_fd_sc_hd__o21ba_2        2
     sky130_fd_sc_hd__o31ai_2        1

   Chip area for module '\counter_16b': 960.921600

52. Executing Verilog backend.
Dumping module `\counter_16b'.
[INFO]: USING STRATEGY DELAY4

53. Executing ABC pass (technology mapping using ABC).

53.1. Extracting gate netlist of module `\counter_16b' to `/tmp/yosys-abc-NypEZe/input.blif'..
Extracted 75 gates and 94 wires to a netlist network with 18 inputs and 17 outputs.

53.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-NypEZe/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-NypEZe/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-NypEZe/input.blif 
ABC: + read_lib -w /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -c -N 5 
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =     69 ( 20.3 %)   Cap = 14.3 ff ( 12.7 %)   Area =      766.99 ( 76.8 %)   Delay =  1134.91 ps  ( 24.6 %)               
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     69 ( 20.3 %)   Cap = 14.2 ff ( 14.6 %)   Area =      671.89 ( 62.3 %)   Delay =  1005.63 ps  ( 46.4 %)               
ABC: Path  0 --      11 : 0    5 pi                      A =   0.00  Df =  57.3  -31.5 ps  S =  85.7 ps  Cin =  0.0 ff  Cout =  17.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      82 : 4    2 sky130_fd_sc_hd__and4_4 A =  11.26  Df = 283.8  -76.4 ps  S =  53.8 ps  Cin =  2.4 ff  Cout =   5.0 ff  Cmax = 531.9 ff  G =  201  
ABC: Path  2 --      83 : 3    4 sky130_fd_sc_hd__and3_4 A =  11.26  Df = 497.3  -97.0 ps  S =  81.4 ps  Cin =  2.4 ff  Cout =  18.0 ff  Cmax = 532.8 ff  G =  719  
ABC: Path  3 --      92 : 3    1 sky130_fd_sc_hd__and3_4 A =  11.26  Df = 681.7 -105.0 ps  S =  47.6 ps  Cin =  2.4 ff  Cout =   5.4 ff  Cmax = 532.8 ff  G =  212  
ABC: Path  4 --      93 : 3    1 sky130_fd_sc_hd__mux2_4 A =  15.01  Df = 876.8  -10.3 ps  S =  51.6 ps  Cin =  3.2 ff  Cout =   4.9 ff  Cmax = 536.5 ff  G =  142  
ABC: Path  5 --      94 : 1    1 sky130_fd_sc_hd__buf_6  A =  11.26  Df =1005.6   -5.9 ps  S =  77.4 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 785.5 ff  G =  723  
ABC: Start-point = pi10 (\count [6]).  End-point = po13 ($auto$rtlil.cc:2515:MuxGate$510).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   18/   17  lat =    0  nd =    69  edge =    163  area =671.96  delay = 6.00  lev = 6
ABC: + write_blif /tmp/yosys-abc-NypEZe/output.blif 

53.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__mux2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        3
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       17
Removing temp directory.

54. Executing SETUNDEF pass (replace undef values with defined constants).

55. Executing HILOMAP pass (mapping to constant drivers).

56. Executing SPLITNETS pass (splitting up multi-bit signals).

57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 0 unused cells and 109 unused wires.
<suppressed ~1 debug messages>

58. Executing INSBUF pass (insert buffer cells for connected wires).

59. Executing CHECK pass (checking for obvious problems).
Checking module counter_16b...
Warning: Wire counter_16b.\count_tc is used but has no driver.
Warning: Wire counter_16b.\count [15] is used but has no driver.
Warning: Wire counter_16b.\count [14] is used but has no driver.
Warning: Wire counter_16b.\count [13] is used but has no driver.
Warning: Wire counter_16b.\count [12] is used but has no driver.
Warning: Wire counter_16b.\count [11] is used but has no driver.
Warning: Wire counter_16b.\count [10] is used but has no driver.
Warning: Wire counter_16b.\count [9] is used but has no driver.
Warning: Wire counter_16b.\count [8] is used but has no driver.
Warning: Wire counter_16b.\count [7] is used but has no driver.
Warning: Wire counter_16b.\count [6] is used but has no driver.
Warning: Wire counter_16b.\count [5] is used but has no driver.
Warning: Wire counter_16b.\count [4] is used but has no driver.
Warning: Wire counter_16b.\count [3] is used but has no driver.
Warning: Wire counter_16b.\count [2] is used but has no driver.
Warning: Wire counter_16b.\count [1] is used but has no driver.
Warning: Wire counter_16b.\count [0] is used but has no driver.
Found and reported 17 problems.

60. Printing statistics.

=== counter_16b ===

   Number of wires:                 73
   Number of wire bits:             88
   Number of public wires:           5
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__a31o_2         2
     sky130_fd_sc_hd__a31o_4         1
     sky130_fd_sc_hd__and2_2         1
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3_2         3
     sky130_fd_sc_hd__and3_4         3
     sky130_fd_sc_hd__and4_2         5
     sky130_fd_sc_hd__and4_4         4
     sky130_fd_sc_hd__buf_1          4
     sky130_fd_sc_hd__buf_2          2
     sky130_fd_sc_hd__buf_4          1
     sky130_fd_sc_hd__buf_6          3
     sky130_fd_sc_hd__dfxtp_2       16
     sky130_fd_sc_hd__inv_2          4
     sky130_fd_sc_hd__mux2_4         1
     sky130_fd_sc_hd__nand2_2        3
     sky130_fd_sc_hd__nor2_2        10
     sky130_fd_sc_hd__nor2_4         5
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__xnor2_2        8
     sky130_fd_sc_hd__xor2_2         3

   Chip area for module '\counter_16b': 1012.220800

61. Executing Verilog backend.
Dumping module `\counter_16b'.
[INFO]: USING STRATEGY AREA0

62. Executing ABC pass (technology mapping using ABC).

62.1. Extracting gate netlist of module `\counter_16b' to `/tmp/yosys-abc-o9abyZ/input.blif'..
Extracted 75 gates and 94 wires to a netlist network with 18 inputs and 17 outputs.

62.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-o9abyZ/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-o9abyZ/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-o9abyZ/input.blif 
ABC: + read_lib -w /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (1376.96 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     64 ( 26.6 %)   Cap = 12.3 ff (  6.4 %)   Area =      475.46 ( 73.4 %)   Delay =  1549.34 ps  ( 12.5 %)               
ABC: Path  0 --      13 : 0    3 pi                       A =   0.00  Df =  19.4  -11.1 ps  S =  32.5 ps  Cin =  0.0 ff  Cout =   5.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      38 : 4    2 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 241.0  -22.0 ps  S =  53.1 ps  Cin =  1.5 ff  Cout =   3.2 ff  Cmax = 300.3 ff  G =  201  
ABC: Path  2 --      39 : 4    2 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 463.0  -16.1 ps  S =  60.1 ps  Cin =  1.5 ff  Cout =   4.4 ff  Cmax = 300.3 ff  G =  276  
ABC: Path  3 --      40 : 1    5 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 614.5  -46.6 ps  S = 140.3 ps  Cin =  2.1 ff  Cout =  11.1 ff  Cmax = 130.0 ff  G =  506  
ABC: Path  4 --      43 : 4    1 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 833.7  -61.9 ps  S =  47.3 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 300.3 ff  G =  138  
ABC: Path  5 --      44 : 1    2 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1196.0 -191.2 ps  S = 451.9 ps  Cin =  2.1 ff  Cout =  38.2 ff  Cmax = 130.0 ff  G = 1803  
ABC: Path  6 --      99 : 3    1 sky130_fd_sc_hd__nor3b_2 A =  12.51  Df =1549.3 -152.5 ps  S = 576.0 ps  Cin =  3.4 ff  Cout =  33.4 ff  Cmax =  93.4 ff  G =  988  
ABC: Start-point = pi12 (\count [4]).  End-point = po16 ($auto$rtlil.cc:2515:MuxGate$522).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   18/   17  lat =    0  nd =    64  edge =    164  area =475.47  delay = 6.00  lev = 6
ABC: + write_blif /tmp/yosys-abc-o9abyZ/output.blif 

62.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       17
Removing temp directory.

63. Executing SETUNDEF pass (replace undef values with defined constants).

64. Executing HILOMAP pass (mapping to constant drivers).

65. Executing SPLITNETS pass (splitting up multi-bit signals).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 0 unused cells and 109 unused wires.
<suppressed ~1 debug messages>

67. Executing INSBUF pass (insert buffer cells for connected wires).

68. Executing CHECK pass (checking for obvious problems).
Checking module counter_16b...
Warning: Wire counter_16b.\count_tc is used but has no driver.
Warning: Wire counter_16b.\count [15] is used but has no driver.
Warning: Wire counter_16b.\count [14] is used but has no driver.
Warning: Wire counter_16b.\count [13] is used but has no driver.
Warning: Wire counter_16b.\count [12] is used but has no driver.
Warning: Wire counter_16b.\count [11] is used but has no driver.
Warning: Wire counter_16b.\count [10] is used but has no driver.
Warning: Wire counter_16b.\count [9] is used but has no driver.
Warning: Wire counter_16b.\count [8] is used but has no driver.
Warning: Wire counter_16b.\count [7] is used but has no driver.
Warning: Wire counter_16b.\count [6] is used but has no driver.
Warning: Wire counter_16b.\count [5] is used but has no driver.
Warning: Wire counter_16b.\count [4] is used but has no driver.
Warning: Wire counter_16b.\count [3] is used but has no driver.
Warning: Wire counter_16b.\count [2] is used but has no driver.
Warning: Wire counter_16b.\count [1] is used but has no driver.
Warning: Wire counter_16b.\count [0] is used but has no driver.
Found and reported 17 problems.

69. Printing statistics.

=== counter_16b ===

   Number of wires:                 68
   Number of wire bits:             83
   Number of public wires:           5
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 80
     sky130_fd_sc_hd__a21o_2         1
     sky130_fd_sc_hd__a21oi_2        8
     sky130_fd_sc_hd__a31o_2         8
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__and2_2         2
     sky130_fd_sc_hd__and2b_2        2
     sky130_fd_sc_hd__and3_2         5
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         3
     sky130_fd_sc_hd__buf_1         16
     sky130_fd_sc_hd__dfxtp_2       16
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__nand2_2        1
     sky130_fd_sc_hd__nor2_2         4
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor3b_2        2
     sky130_fd_sc_hd__o21a_2         5
     sky130_fd_sc_hd__o21ba_2        1

   Chip area for module '\counter_16b': 815.782400

70. Executing Verilog backend.
Dumping module `\counter_16b'.
[INFO]: USING STRATEGY AREA1

71. Executing ABC pass (technology mapping using ABC).

71.1. Extracting gate netlist of module `\counter_16b' to `/tmp/yosys-abc-35UCGL/input.blif'..
Extracted 75 gates and 94 wires to a netlist network with 18 inputs and 17 outputs.

71.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-35UCGL/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-35UCGL/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-35UCGL/input.blif 
ABC: + read_lib -w /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (1509.79 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     57 ( 15.8 %)   Cap = 13.7 ff (  3.9 %)   Area =      451.68 ( 84.2 %)   Delay =  1422.86 ps  ( 26.3 %)               
ABC: Path  0 --      17 : 0    5 pi                      A =   0.00  Df =  52.5  -29.3 ps  S =  78.9 ps  Cin =  0.0 ff  Cout =  15.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      48 : 3    3 sky130_fd_sc_hd__and3_2 A =   7.51  Df = 240.6  -11.3 ps  S =  55.7 ps  Cin =  1.5 ff  Cout =   5.4 ff  Cmax = 309.5 ff  G =  347  
ABC: Path  2 --      60 : 4    3 sky130_fd_sc_hd__and4_2 A =  10.01  Df = 468.4   -6.2 ps  S =  64.9 ps  Cin =  1.5 ff  Cout =   5.4 ff  Cmax = 300.3 ff  G =  340  
ABC: Path  3 --      70 : 4    2 sky130_fd_sc_hd__and4_2 A =  10.01  Df = 706.0   -5.4 ps  S =  71.9 ps  Cin =  1.5 ff  Cout =   6.8 ff  Cmax = 300.3 ff  G =  428  
ABC: Path  4 --      71 : 1    5 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 930.9  -74.8 ps  S = 241.8 ps  Cin =  2.1 ff  Cout =  19.9 ff  Cmax = 130.0 ff  G =  897  
ABC: Path  5 --      78 : 4    1 sky130_fd_sc_hd__a31o_2 A =   8.76  Df =1127.0   -1.8 ps  S =  50.1 ps  Cin =  2.4 ff  Cout =   4.7 ff  Cmax = 271.9 ff  G =  188  
ABC: Path  6 --      79 : 2    1 sky130_fd_sc_hd__nor2_2 A =   6.26  Df =1422.9 -212.5 ps  S = 373.5 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 141.9 ff  G =  756  
ABC: Start-point = pi16 (\count [0]).  End-point = po11 ($auto$rtlil.cc:2515:MuxGate$502).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   18/   17  lat =    0  nd =    57  edge =    155  area =451.73  delay = 6.00  lev = 6
ABC: + write_blif /tmp/yosys-abc-35UCGL/output.blif 

71.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        9
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       17
Removing temp directory.

72. Executing SETUNDEF pass (replace undef values with defined constants).

73. Executing HILOMAP pass (mapping to constant drivers).

74. Executing SPLITNETS pass (splitting up multi-bit signals).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 0 unused cells and 109 unused wires.
<suppressed ~1 debug messages>

76. Executing INSBUF pass (insert buffer cells for connected wires).

77. Executing CHECK pass (checking for obvious problems).
Checking module counter_16b...
Warning: Wire counter_16b.\count_tc is used but has no driver.
Warning: Wire counter_16b.\count [15] is used but has no driver.
Warning: Wire counter_16b.\count [14] is used but has no driver.
Warning: Wire counter_16b.\count [13] is used but has no driver.
Warning: Wire counter_16b.\count [12] is used but has no driver.
Warning: Wire counter_16b.\count [11] is used but has no driver.
Warning: Wire counter_16b.\count [10] is used but has no driver.
Warning: Wire counter_16b.\count [9] is used but has no driver.
Warning: Wire counter_16b.\count [8] is used but has no driver.
Warning: Wire counter_16b.\count [7] is used but has no driver.
Warning: Wire counter_16b.\count [6] is used but has no driver.
Warning: Wire counter_16b.\count [5] is used but has no driver.
Warning: Wire counter_16b.\count [4] is used but has no driver.
Warning: Wire counter_16b.\count [3] is used but has no driver.
Warning: Wire counter_16b.\count [2] is used but has no driver.
Warning: Wire counter_16b.\count [1] is used but has no driver.
Warning: Wire counter_16b.\count [0] is used but has no driver.
Found and reported 17 problems.

78. Printing statistics.

=== counter_16b ===

   Number of wires:                 61
   Number of wire bits:             76
   Number of public wires:           5
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     sky130_fd_sc_hd__a21oi_2       10
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__and2_2         2
     sky130_fd_sc_hd__and3_2         5
     sky130_fd_sc_hd__and4_2         8
     sky130_fd_sc_hd__buf_1          9
     sky130_fd_sc_hd__dfxtp_2       16
     sky130_fd_sc_hd__nor2_2         6
     sky130_fd_sc_hd__nor3_2         6
     sky130_fd_sc_hd__o21a_2         9

   Chip area for module '\counter_16b': 792.009600

79. Executing Verilog backend.
Dumping module `\counter_16b'.
[INFO]: USING STRATEGY AREA2

80. Executing ABC pass (technology mapping using ABC).

80.1. Extracting gate netlist of module `\counter_16b' to `/tmp/yosys-abc-MKkOyz/input.blif'..
Extracted 75 gates and 94 wires to a netlist network with 18 inputs and 17 outputs.

80.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-MKkOyz/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-MKkOyz/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-MKkOyz/input.blif 
ABC: + read_lib -w /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: Warning: The choice nodes in the original AIG are removed by strashing.
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (1969.63 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     50 ( 12.0 %)   Cap = 14.2 ff (  3.0 %)   Area =      391.63 ( 88.0 %)   Delay =  2212.30 ps  ( 18.0 %)               
ABC: Path  0 --      17 : 0    4 pi                      A =   0.00  Df =  47.6  -26.7 ps  S =  71.8 ps  Cin =  0.0 ff  Cout =  14.3 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      36 : 3    3 sky130_fd_sc_hd__and3_2 A =   7.51  Df = 233.5   -7.8 ps  S =  55.3 ps  Cin =  1.5 ff  Cout =   5.3 ff  Cmax = 309.5 ff  G =  345  
ABC: Path  2 --      38 : 4    5 sky130_fd_sc_hd__and4_2 A =  10.01  Df = 490.8  -21.7 ps  S =  96.7 ps  Cin =  1.5 ff  Cout =  12.0 ff  Cmax = 300.3 ff  G =  748  
ABC: Path  3 --      39 : 4    2 sky130_fd_sc_hd__and4_2 A =  10.01  Df = 718.4  -15.7 ps  S =  56.7 ps  Cin =  1.5 ff  Cout =   3.8 ff  Cmax = 300.3 ff  G =  239  
ABC: Path  4 --      40 : 4    5 sky130_fd_sc_hd__and4_2 A =  10.01  Df =1009.7  -37.9 ps  S = 128.5 ps  Cin =  1.5 ff  Cout =  19.0 ff  Cmax = 300.3 ff  G = 1186  
ABC: Path  5 --      41 : 3    5 sky130_fd_sc_hd__and3_2 A =   7.51  Df =1265.3  -34.6 ps  S = 116.7 ps  Cin =  1.5 ff  Cout =  18.9 ff  Cmax = 309.5 ff  G = 1210  
ABC: Path  6 --      42 : 3    1 sky130_fd_sc_hd__and3_2 A =   7.51  Df =1444.4   -4.6 ps  S =  40.1 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 309.5 ff  G =  141  
ABC: Path  7 --      43 : 1    2 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1802.7 -131.5 ps  S = 450.1 ps  Cin =  2.1 ff  Cout =  38.1 ff  Cmax = 130.0 ff  G = 1798  
ABC: Path  8 --      85 : 3    1 sky130_fd_sc_hd__nor3_2 A =  10.01  Df =2212.3 -209.5 ps  S = 575.8 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax =  92.5 ff  G =  765  
ABC: Start-point = pi16 (\count [0]).  End-point = po16 ($auto$rtlil.cc:2515:MuxGate$522).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   18/   17  lat =    0  nd =    50  edge =    132  area =391.69  delay = 8.00  lev = 8
ABC: + write_blif /tmp/yosys-abc-MKkOyz/output.blif 

80.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       11
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       17
Removing temp directory.

81. Executing SETUNDEF pass (replace undef values with defined constants).

82. Executing HILOMAP pass (mapping to constant drivers).

83. Executing SPLITNETS pass (splitting up multi-bit signals).

84. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 0 unused cells and 109 unused wires.
<suppressed ~1 debug messages>

85. Executing INSBUF pass (insert buffer cells for connected wires).

86. Executing CHECK pass (checking for obvious problems).
Checking module counter_16b...
Warning: Wire counter_16b.\count_tc is used but has no driver.
Warning: Wire counter_16b.\count [15] is used but has no driver.
Warning: Wire counter_16b.\count [14] is used but has no driver.
Warning: Wire counter_16b.\count [13] is used but has no driver.
Warning: Wire counter_16b.\count [12] is used but has no driver.
Warning: Wire counter_16b.\count [11] is used but has no driver.
Warning: Wire counter_16b.\count [10] is used but has no driver.
Warning: Wire counter_16b.\count [9] is used but has no driver.
Warning: Wire counter_16b.\count [8] is used but has no driver.
Warning: Wire counter_16b.\count [7] is used but has no driver.
Warning: Wire counter_16b.\count [6] is used but has no driver.
Warning: Wire counter_16b.\count [5] is used but has no driver.
Warning: Wire counter_16b.\count [4] is used but has no driver.
Warning: Wire counter_16b.\count [3] is used but has no driver.
Warning: Wire counter_16b.\count [2] is used but has no driver.
Warning: Wire counter_16b.\count [1] is used but has no driver.
Warning: Wire counter_16b.\count [0] is used but has no driver.
Found and reported 17 problems.

87. Printing statistics.

=== counter_16b ===

   Number of wires:                 54
   Number of wire bits:             69
   Number of public wires:           5
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 66
     sky130_fd_sc_hd__a21oi_2       10
     sky130_fd_sc_hd__and2_2         3
     sky130_fd_sc_hd__and3_2         6
     sky130_fd_sc_hd__and4_2         3
     sky130_fd_sc_hd__buf_1          6
     sky130_fd_sc_hd__dfxtp_2       16
     sky130_fd_sc_hd__nor2_2         6
     sky130_fd_sc_hd__nor3_2         5
     sky130_fd_sc_hd__o21a_2        11

   Chip area for module '\counter_16b': 731.952000

88. Executing Verilog backend.
Dumping module `\counter_16b'.
[INFO]: USING STRATEGY AREA3

89. Executing ABC pass (technology mapping using ABC).

89.1. Extracting gate netlist of module `\counter_16b' to `/tmp/yosys-abc-F7pOep/input.blif'..
Extracted 75 gates and 94 wires to a netlist network with 18 inputs and 17 outputs.

89.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-F7pOep/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-F7pOep/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-F7pOep/input.blif 
ABC: + read_lib -w /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.21.57/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =     84 ( 19.0 %)   Cap = 12.8 ff (  2.4 %)   Area =      561.79 ( 81.0 %)   Delay =  1101.96 ps  ( 31.0 %)               
ABC: + buffer -c -N 5 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     91 ( 25.3 %)   Cap = 13.3 ff ( 13.7 %)   Area =      711.93 ( 57.1 %)   Delay =   865.79 ps  ( 40.7 %)               
ABC: Path  0 --       2 : 0    2 pi                       A =   0.00  Df =  32.1  -18.0 ps  S =  50.1 ps  Cin =  0.0 ff  Cout =   9.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      52 : 1    5 sky130_fd_sc_hd__buf_6   A =  11.26  Df = 139.8  -11.1 ps  S =  52.3 ps  Cin =  4.6 ff  Cout =  19.9 ff  Cmax = 785.5 ff  G =  416  
ABC: Path  2 --     102 : 3    1 sky130_fd_sc_hd__nand3_2 A =  10.01  Df = 195.4  -15.3 ps  S =  53.9 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 260.0 ff  G =   99  
ABC: Path  3 --     104 : 2    1 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 302.2  -81.9 ps  S =  78.7 ps  Cin =  4.4 ff  Cout =   4.4 ff  Cmax = 141.9 ff  G =   98  
ABC: Path  4 --     105 : 3    3 sky130_fd_sc_hd__nand3_2 A =  10.01  Df = 401.7  -54.8 ps  S =  97.8 ps  Cin =  4.4 ff  Cout =  14.2 ff  Cmax = 260.0 ff  G =  303  
ABC: Path  5 --     106 : 1    5 sky130_fd_sc_hd__buf_6   A =  11.26  Df = 557.9  -70.0 ps  S =  76.0 ps  Cin =  4.6 ff  Cout =  32.6 ff  Cmax = 785.5 ff  G =  663  
ABC: Path  6 --     120 : 2    1 sky130_fd_sc_hd__nor2_4  A =  11.26  Df = 628.5 -108.0 ps  S =  64.8 ps  Cin =  8.7 ff  Cout =   4.7 ff  Cmax = 251.8 ff  G =   50  
ABC: Path  7 --     121 : 2    1 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 674.1  -40.5 ps  S = 128.0 ps  Cin =  4.4 ff  Cout =   9.3 ff  Cmax = 141.9 ff  G =  196  
ABC: Path  8 --     122 : 2    1 sky130_fd_sc_hd__nor2_4  A =  11.26  Df = 865.8  -68.0 ps  S = 229.2 ps  Cin =  8.7 ff  Cout =  33.4 ff  Cmax = 251.8 ff  G =  383  
ABC: Start-point = pi1 (\count_en).  End-point = po15 ($auto$rtlil.cc:2515:MuxGate$518).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   18/   17  lat =    0  nd =    91  edge =    183  area =712.03  delay =559.63  lev = 8
ABC: + write_blif /tmp/yosys-abc-F7pOep/output.blif 

89.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor2_8 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        2
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       17
Removing temp directory.

90. Executing SETUNDEF pass (replace undef values with defined constants).

91. Executing HILOMAP pass (mapping to constant drivers).

92. Executing SPLITNETS pass (splitting up multi-bit signals).

93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_16b..
Removed 0 unused cells and 109 unused wires.
<suppressed ~1 debug messages>

94. Executing INSBUF pass (insert buffer cells for connected wires).

95. Executing CHECK pass (checking for obvious problems).
Checking module counter_16b...
Warning: Wire counter_16b.\count_tc is used but has no driver.
Warning: Wire counter_16b.\count [15] is used but has no driver.
Warning: Wire counter_16b.\count [14] is used but has no driver.
Warning: Wire counter_16b.\count [13] is used but has no driver.
Warning: Wire counter_16b.\count [12] is used but has no driver.
Warning: Wire counter_16b.\count [11] is used but has no driver.
Warning: Wire counter_16b.\count [10] is used but has no driver.
Warning: Wire counter_16b.\count [9] is used but has no driver.
Warning: Wire counter_16b.\count [8] is used but has no driver.
Warning: Wire counter_16b.\count [7] is used but has no driver.
Warning: Wire counter_16b.\count [6] is used but has no driver.
Warning: Wire counter_16b.\count [5] is used but has no driver.
Warning: Wire counter_16b.\count [4] is used but has no driver.
Warning: Wire counter_16b.\count [3] is used but has no driver.
Warning: Wire counter_16b.\count [2] is used but has no driver.
Warning: Wire counter_16b.\count [1] is used but has no driver.
Warning: Wire counter_16b.\count [0] is used but has no driver.
Found and reported 17 problems.

96. Printing statistics.

=== counter_16b ===

   Number of wires:                 95
   Number of wire bits:            110
   Number of public wires:           5
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                107
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__a21oi_4        2
     sky130_fd_sc_hd__and2_2         2
     sky130_fd_sc_hd__and3_2         3
     sky130_fd_sc_hd__and3_4         1
     sky130_fd_sc_hd__buf_1          3
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__buf_6          3
     sky130_fd_sc_hd__dfxtp_2       16
     sky130_fd_sc_hd__inv_2         16
     sky130_fd_sc_hd__nand2_2       18
     sky130_fd_sc_hd__nand2_4        1
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2        6
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nor2_2        13
     sky130_fd_sc_hd__nor2_4         5
     sky130_fd_sc_hd__nor2_8         2
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor3_4         2
     sky130_fd_sc_hd__nor3b_4        1
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o21a_2         2
     sky130_fd_sc_hd__o21ai_2        2
     sky130_fd_sc_hd__or2_2          1
     sky130_fd_sc_hd__or2_4          2

   Chip area for module '\counter_16b': 1052.259200

97. Executing Verilog backend.
Dumping module `\counter_16b'.

Warnings: 17 unique messages, 153 total
End of script. Logfile hash: 9b091e3d08, CPU: user 2.73s system 0.14s, MEM: 44.98 MB peak
Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)
Time spent: 47% 10x abc (2 sec), 43% 12x stat (2 sec), ...
