WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 1666736 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 3333403 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 5000070 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 01 min 44 sec)
Warmup finished CPU 0 instructions: 30000001 cycles: 5000071 cumulative IPC: 6 (Simulation time: 00 hr 01 min 44 sec)
Warmup complete CPU 0 instructions: 30000001 cycles: 5000071 cumulative IPC: 6 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 6666857 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 8333616 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 10000392 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 11667094 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 04 min 16 sec)
Heartbeat CPU 0 instructions: 80000005 cycles: 13333872 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 15000539 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 05 min 26 sec)
Heartbeat CPU 0 instructions: 100000007 cycles: 16667298 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 06 min 02 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_fp/compute_fp_123.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 18334063 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 120000009 cycles: 20000745 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 07 min 18 sec)
Heartbeat CPU 0 instructions: 130000000 cycles: 21667429 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 07 min 56 sec)
Simulation finished CPU 0 instructions: 100000005 cycles: 16667360 cumulative IPC: 6 (Simulation time: 00 hr 07 min 56 sec)
Simulation complete CPU 0 instructions: 100000005 cycles: 16667360 cumulative IPC: 6 (Simulation time: 00 hr 07 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_fp/compute_fp_123.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 6 instructions: 100000005 cycles: 16667360
CPU 0 Branch Prediction Accuracy: 100% MPKI: 0.00034 Average ROB Occupancy at Mispredict: 62.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0.00021
BRANCH_CONDITIONAL: 0.00012
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:          1 HIT:          0 MISS:          1
LLC LOAD         ACCESS:          0 HIT:          0 MISS:          0
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          1 HIT:          0 MISS:          1
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 158 cycles
cpu0_DTLB TOTAL        ACCESS:    9777536 HIT:    9777495 MISS:         41
cpu0_DTLB LOAD         ACCESS:    9777536 HIT:    9777495 MISS:         41
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.78 cycles
cpu0_ITLB TOTAL        ACCESS:       5756 HIT:       5756 MISS:          0
cpu0_ITLB LOAD         ACCESS:       5756 HIT:       5756 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   11565538 HIT:   11565537 MISS:          1
cpu0_L1D LOAD         ACCESS:    7328986 HIT:    7328985 MISS:          1
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    4236552 HIT:    4236552 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L1I TOTAL        ACCESS:       8476 HIT:       8362 MISS:        114
cpu0_L1I LOAD         ACCESS:       4788 HIT:       4694 MISS:         94
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:       3688 HIT:       3668 MISS:         20
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:       6560 ISSUED:       3688 USEFUL:          9 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 3.921 cycles
cpu0_L2C TOTAL        ACCESS:        114 HIT:        113 MISS:          1
cpu0_L2C LOAD         ACCESS:         50 HIT:         50 MISS:          0
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:         64 HIT:         63 MISS:          1
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:         57 ISSUED:         57 USEFUL:          1 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 179 cycles
cpu0_STLB TOTAL        ACCESS:         36 HIT:         36 MISS:          0
cpu0_STLB LOAD         ACCESS:         36 HIT:         36 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
 AVG DBUS CONGESTED CYCLE: -
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0

Channel 1 RQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          1
 AVG DBUS CONGESTED CYCLE: -
WQ ROW_BUFFER_HIT: Channel 1 
  ROW_BUFFER_MISS:          0
  FULL:          0
BERTI TO_L1: 0 TO_L2: 0 TO_L2_BC_MSHR: 0
BERTI AVG_LAT: 3.42749 NUM_TRACK_LATENCY: 132 NUM_CANT_TRACK_LATENCY: 0
BERTI CROSS_PAGE 0 NO_CROSS_PAGE: 0
BERTI FOUND_BERTI: 207 NO_FOUND_BERTI: 9527676
BERTI AVERAGE_ISSUED: -nan
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 3b34 ecd00 62 / 4788
IP misses: 3b34 ecd00 31 / 94
IP hits: 0 0 0 / 0
IP late: 3b34 ecd00 9 / 29
IP wrong: 0 0 0 / 0
miss rate: 0.0196325
coverage: 0
coverage_late: 0.308511
accuracy: 0
accuracy_late: 1
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 0
max bb size: 15
formats: 0 0 1 2 0 1 0 
hist_lookups: 0 3 0 9 16 0 0 2 2 0 0 0 0 0 0 0 0 76 
hist_lookups_evict: 0 %
hist_lookups_shortlat: 70.3704 %
bb_found_hist: 0 862 464 189 36 0 18 0 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 2744 1578 1.73892
entangled_found_hist: 0 468 186 223 63 0 0 0 
entangled_found_summary: 1761 940 1.87341
bb_ent_found_hist: 0 569 396 141 27 0 18 0 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 2135 1160 1.84052
