// Seed: 635983521
module module_0 #(
    parameter id_5 = 32'd19,
    parameter id_7 = 32'd96
) (
    id_1,
    id_2
);
  output wire id_2;
  input logic [7:0] id_1;
  wire id_3;
  bit  id_4;
  wire _id_5;
  always @(id_3 or negedge 1) begin : LABEL_0
    id_4 <= id_4;
  end
  parameter id_6 = 1;
  parameter id_7 = -1;
  assign id_4 = id_6;
  assign id_2 = id_1[id_5 : id_7];
endmodule
module module_1 #(
    parameter id_10 = 32'd33,
    parameter id_3  = 32'd28
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13
);
  inout logic [7:0] id_13;
  input wire id_12;
  output wire id_11;
  output wire _id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_1
  );
  logic [-1  ==  id_3 : id_10] id_15;
  localparam id_16 = 1 & 1;
endmodule
