# VHDL-Programs

Program 1:

->  Basic gates using Data Flow Modelling.

Program 2:

->  Half Adder using Behavioural (BM).

->  Half Adder using Data Flow (DFM).

->  Half Adder Structural Modelling (SM).

Program 3:

->  Full Adder using Data Flow Modelling.

->  4 bit parallel adder using structural modelling. 

Program 4:

->  Parity Checker

->  Parity Generator

Program 5:

->  D - Latch simulation

->  SR - Latch using NOR gate

->  SR - Latch using NAND gate

Program 7:

->  D flip flop with synchronous reset

->  D flip flop with asynchronous reset

Program 8:

->  Design a SR flip flop

->  Design a JK flip flop

->  Design a T flip flop

Program 10:

->  2X4 or 3X8 decoder(DFM)

->  BCD to Decimal Decoder

->  BCD to Seven Segment Display
