Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\James Jiang\Documents\Cadence\clock_768k\clock_768k.qsys" --block-symbol-file --output-directory="C:\Users\James Jiang\Documents\Cadence\clock_768k" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading clock_768k/clock_768k.qsys
Progress: Reading input file
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\James Jiang\Documents\Cadence\clock_768k\clock_768k.qsys" --synthesis=VERILOG --output-directory="C:\Users\James Jiang\Documents\Cadence\clock_768k\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading clock_768k/clock_768k.qsys
Progress: Reading input file
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: clock_768k: Generating clock_768k "clock_768k" for QUARTUS_SYNTH
Info: audio_pll_0: "clock_768k" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: clock_768k: Done "clock_768k" with 4 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
