
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.42

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency y[10]$_SDFFE_PP0P_/CK ^
  -0.06 target latency y[10]$_SDFFE_PP0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: y[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.25    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     5    5.86    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
     2    3.08    0.01    0.09    0.14 v y[6]$_SDFFE_PP0P_/Q (DFF_X1)
                                         net13 (net)
                  0.01    0.00    0.14 v _227_/A (INV_X1)
     1    1.97    0.01    0.01    0.15 ^ _227_/ZN (INV_X1)
                                         _035_ (net)
                  0.01    0.00    0.15 ^ _238_/A2 (OAI33_X1)
     1    1.25    0.01    0.01    0.17 v _238_/ZN (OAI33_X1)
                                         _005_ (net)
                  0.01    0.00    0.17 v y[6]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.17   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.25    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     5    5.86    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.00    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: x[15] (input port clocked by core_clock)
Endpoint: y[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.91    0.00    0.00    0.20 v x[15] (in)
                                         x[15] (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X2)
     4   11.07    0.01    0.03    0.23 v input2/Z (CLKBUF_X2)
                                         net2 (net)
                  0.01    0.00    0.24 v _142_/A4 (NOR4_X4)
     5    9.66    0.05    0.09    0.33 ^ _142_/ZN (NOR4_X4)
                                         _073_ (net)
                  0.05    0.00    0.33 ^ _162_/A3 (AND3_X2)
     4   12.00    0.02    0.06    0.39 ^ _162_/ZN (AND3_X2)
                                         _092_ (net)
                  0.02    0.00    0.39 ^ _184_/A3 (NAND3_X2)
     4   11.43    0.02    0.03    0.42 v _184_/ZN (NAND3_X2)
                                         _112_ (net)
                  0.02    0.00    0.42 v _185_/A3 (NOR3_X4)
     4   10.15    0.03    0.06    0.49 ^ _185_/ZN (NOR3_X4)
                                         _113_ (net)
                  0.03    0.00    0.49 ^ _236_/C2 (AOI211_X2)
     3    8.46    0.01    0.03    0.52 v _236_/ZN (AOI211_X2)
                                         _044_ (net)
                  0.01    0.00    0.52 v _262_/B1 (AOI221_X2)
     1    2.71    0.04    0.07    0.58 ^ _262_/ZN (AOI221_X2)
                                         _067_ (net)
                  0.04    0.00    0.58 ^ _263_/B1 (OAI21_X1)
     1    1.18    0.01    0.02    0.60 v _263_/ZN (OAI21_X1)
                                         _008_ (net)
                  0.01    0.00    0.60 v y[9]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.60   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    3.21    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.25    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     5    5.86    0.01    0.03    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    1.06 ^ y[9]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    1.06   clock reconvergence pessimism
                         -0.04    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: x[15] (input port clocked by core_clock)
Endpoint: y[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.91    0.00    0.00    0.20 v x[15] (in)
                                         x[15] (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X2)
     4   11.07    0.01    0.03    0.23 v input2/Z (CLKBUF_X2)
                                         net2 (net)
                  0.01    0.00    0.24 v _142_/A4 (NOR4_X4)
     5    9.66    0.05    0.09    0.33 ^ _142_/ZN (NOR4_X4)
                                         _073_ (net)
                  0.05    0.00    0.33 ^ _162_/A3 (AND3_X2)
     4   12.00    0.02    0.06    0.39 ^ _162_/ZN (AND3_X2)
                                         _092_ (net)
                  0.02    0.00    0.39 ^ _184_/A3 (NAND3_X2)
     4   11.43    0.02    0.03    0.42 v _184_/ZN (NAND3_X2)
                                         _112_ (net)
                  0.02    0.00    0.42 v _185_/A3 (NOR3_X4)
     4   10.15    0.03    0.06    0.49 ^ _185_/ZN (NOR3_X4)
                                         _113_ (net)
                  0.03    0.00    0.49 ^ _236_/C2 (AOI211_X2)
     3    8.46    0.01    0.03    0.52 v _236_/ZN (AOI211_X2)
                                         _044_ (net)
                  0.01    0.00    0.52 v _262_/B1 (AOI221_X2)
     1    2.71    0.04    0.07    0.58 ^ _262_/ZN (AOI221_X2)
                                         _067_ (net)
                  0.04    0.00    0.58 ^ _263_/B1 (OAI21_X1)
     1    1.18    0.01    0.02    0.60 v _263_/ZN (OAI21_X1)
                                         _008_ (net)
                  0.01    0.00    0.60 v y[9]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.60   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    3.21    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.25    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     5    5.86    0.01    0.03    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    1.06 ^ y[9]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    1.06   clock reconvergence pessimism
                         -0.04    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.12933491170406342

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6514

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
8.575754165649414

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8190

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: y[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
   0.09    0.15 ^ y[6]$_SDFFE_PP0P_/Q (DFF_X1)
   0.01    0.16 v _227_/ZN (INV_X1)
   0.05    0.21 ^ _238_/ZN (OAI33_X1)
   0.00    0.21 ^ y[6]$_SDFFE_PP0P_/D (DFF_X1)
           0.21   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.21   data arrival time
---------------------------------------------------------
           0.81   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: y[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
   0.09    0.14 v y[6]$_SDFFE_PP0P_/Q (DFF_X1)
   0.01    0.15 ^ _227_/ZN (INV_X1)
   0.01    0.17 v _238_/ZN (OAI33_X1)
   0.00    0.17 v y[6]$_SDFFE_PP0P_/D (DFF_X1)
           0.17   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0571

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0577

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.6023

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.4159

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
69.051967

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.88e-05   9.08e-07   6.93e-07   6.04e-05  33.6%
Combinational          2.59e-05   3.57e-05   4.80e-06   6.64e-05  36.9%
Clock                  3.32e-05   1.99e-05   1.03e-07   5.32e-05  29.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.18e-04   5.65e-05   5.59e-06   1.80e-04 100.0%
                          65.5%      31.4%       3.1%
