// Seed: 2849803909
`celldefine
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output tri0 id_3,
    output id_4,
    output id_5,
    output supply0 id_6,
    output id_7,
    output id_8,
    output reg id_9,
    input logic id_10,
    input logic id_11
);
  assign id_5 = id_0;
  assign id_3[1] = 1;
  logic id_12;
  logic id_13;
  always @(posedge id_11 or posedge 1 - id_2) begin
    if (id_11) id_9 <= 1;
  end
  assign id_8 = 1 ? (id_2 - id_10) : 1;
  type_24(
      id_3, id_3, id_6
  );
  logic id_14;
endmodule
