<stg><name>dut</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="2" to="3">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="3" to="4">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="4" to="5">
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="5" to="4">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="64">
<![CDATA[
:5  %result = alloca [576 x i32], align 4

]]></node>
<StgValue><ssdm name="result"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_V_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="17" op_0_bw="32">
<![CDATA[
:8  %tmp_44 = trunc i32 %tmp_V_3 to i17

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="49" op_0_bw="49" op_1_bw="17" op_2_bw="32">
<![CDATA[
:9  %p_Result_s = call i49 @_ssdm_op_BitConcatenate.i49.i17.i32(i17 %tmp_44, i32 %tmp_V_2)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="32">
<![CDATA[
:10  call fastcc void @dut_cnn_xcel(i49 %p_Result_s, [576 x i32]* %result)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str44, [1 x i8]* @p_str45, [1 x i8]* @p_str46, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str47)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty_31 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str40, [1 x i8]* @p_str41, [1 x i8]* @p_str42, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str43)

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !197

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !203

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="32">
<![CDATA[
:10  call fastcc void @dut_cnn_xcel(i49 %p_Result_s, [576 x i32]* %result)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i = phi i10 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond = icmp eq i10 %i, -448

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

]]></node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_1 = add i10 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp = zext i10 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %result_addr = getelementptr [576 x i32]* %result, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="result_addr"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="10">
<![CDATA[
:2  %tmp_V = load i32* %result_addr, align 4

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="10">
<![CDATA[
:2  %tmp_V = load i32* %result_addr, align 4

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="38" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="39" name="w_conv1_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="b_conv1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="w_conv2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="b_conv2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="stg_43" to="result" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_2" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="strm_in_V_V" to="tmp_V_2" fromId="37" toId="7">
</dataflow>
<dataflow id="48" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_3" fromId="45" toId="8">
</dataflow>
<dataflow id="49" from="strm_in_V_V" to="tmp_V_3" fromId="37" toId="8">
</dataflow>
<dataflow id="50" from="tmp_V_3" to="tmp_44" fromId="8" toId="9">
</dataflow>
<dataflow id="52" from="_ssdm_op_BitConcatenate.i49.i17.i32" to="p_Result_s" fromId="51" toId="10">
</dataflow>
<dataflow id="53" from="tmp_44" to="p_Result_s" fromId="9" toId="10">
</dataflow>
<dataflow id="54" from="tmp_V_2" to="p_Result_s" fromId="7" toId="10">
</dataflow>
<dataflow id="56" from="dut_cnn_xcel" to="stg_11" fromId="55" toId="11">
</dataflow>
<dataflow id="57" from="p_Result_s" to="stg_11" fromId="10" toId="11">
</dataflow>
<dataflow id="58" from="result" to="stg_11" fromId="6" toId="11">
</dataflow>
<dataflow id="59" from="w_conv1_0" to="stg_11" fromId="39" toId="11">
</dataflow>
<dataflow id="60" from="b_conv1" to="stg_11" fromId="40" toId="11">
</dataflow>
<dataflow id="61" from="w_conv2" to="stg_11" fromId="41" toId="11">
</dataflow>
<dataflow id="62" from="b_conv2" to="stg_11" fromId="42" toId="11">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecInterface" to="empty" fromId="63" toId="12">
</dataflow>
<dataflow id="65" from="strm_out_V_V" to="empty" fromId="38" toId="12">
</dataflow>
<dataflow id="67" from="ap_fifo_str" to="empty" fromId="66" toId="12">
</dataflow>
<dataflow id="69" from="stg_68" to="empty" fromId="68" toId="12">
</dataflow>
<dataflow id="70" from="stg_68" to="empty" fromId="68" toId="12">
</dataflow>
<dataflow id="71" from="stg_68" to="empty" fromId="68" toId="12">
</dataflow>
<dataflow id="72" from="stg_68" to="empty" fromId="68" toId="12">
</dataflow>
<dataflow id="74" from="p_str44" to="empty" fromId="73" toId="12">
</dataflow>
<dataflow id="76" from="p_str45" to="empty" fromId="75" toId="12">
</dataflow>
<dataflow id="78" from="p_str46" to="empty" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="stg_79" to="empty" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="stg_79" to="empty" fromId="79" toId="12">
</dataflow>
<dataflow id="83" from="stg_82" to="empty" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="stg_82" to="empty" fromId="82" toId="12">
</dataflow>
<dataflow id="86" from="p_str47" to="empty" fromId="85" toId="12">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecInterface" to="empty_31" fromId="63" toId="13">
</dataflow>
<dataflow id="88" from="strm_in_V_V" to="empty_31" fromId="37" toId="13">
</dataflow>
<dataflow id="89" from="ap_fifo_str" to="empty_31" fromId="66" toId="13">
</dataflow>
<dataflow id="90" from="stg_68" to="empty_31" fromId="68" toId="13">
</dataflow>
<dataflow id="91" from="stg_68" to="empty_31" fromId="68" toId="13">
</dataflow>
<dataflow id="92" from="stg_68" to="empty_31" fromId="68" toId="13">
</dataflow>
<dataflow id="93" from="stg_68" to="empty_31" fromId="68" toId="13">
</dataflow>
<dataflow id="95" from="p_str40" to="empty_31" fromId="94" toId="13">
</dataflow>
<dataflow id="97" from="p_str41" to="empty_31" fromId="96" toId="13">
</dataflow>
<dataflow id="99" from="p_str42" to="empty_31" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="stg_79" to="empty_31" fromId="79" toId="13">
</dataflow>
<dataflow id="101" from="stg_79" to="empty_31" fromId="79" toId="13">
</dataflow>
<dataflow id="102" from="stg_82" to="empty_31" fromId="82" toId="13">
</dataflow>
<dataflow id="103" from="stg_82" to="empty_31" fromId="82" toId="13">
</dataflow>
<dataflow id="105" from="p_str43" to="empty_31" fromId="104" toId="13">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="stg_14" fromId="106" toId="14">
</dataflow>
<dataflow id="108" from="strm_in_V_V" to="stg_14" fromId="37" toId="14">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="stg_15" fromId="106" toId="15">
</dataflow>
<dataflow id="110" from="strm_out_V_V" to="stg_15" fromId="38" toId="15">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecTopModule" to="stg_16" fromId="111" toId="16">
</dataflow>
<dataflow id="114" from="dut_str" to="stg_16" fromId="113" toId="16">
</dataflow>
<dataflow id="115" from="dut_cnn_xcel" to="stg_17" fromId="55" toId="17">
</dataflow>
<dataflow id="116" from="p_Result_s" to="stg_17" fromId="10" toId="17">
</dataflow>
<dataflow id="117" from="result" to="stg_17" fromId="6" toId="17">
</dataflow>
<dataflow id="118" from="w_conv1_0" to="stg_17" fromId="39" toId="17">
</dataflow>
<dataflow id="119" from="b_conv1" to="stg_17" fromId="40" toId="17">
</dataflow>
<dataflow id="120" from="w_conv2" to="stg_17" fromId="41" toId="17">
</dataflow>
<dataflow id="121" from="b_conv2" to="stg_17" fromId="42" toId="17">
</dataflow>
<dataflow id="123" from="stg_122" to="i" fromId="122" toId="19">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="stg_18" to="i" fromId="18" toId="19">
</dataflow>
<dataflow id="125" from="i_1" to="i" fromId="22" toId="19">
<BackEdge/>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="stg_30" to="i" fromId="30" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="127" from="i" to="exitcond" fromId="19" toId="20">
</dataflow>
<dataflow id="129" from="stg_128" to="exitcond" fromId="128" toId="20">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopTripCount" to="empty_32" fromId="130" toId="21">
</dataflow>
<dataflow id="133" from="stg_132" to="empty_32" fromId="132" toId="21">
</dataflow>
<dataflow id="134" from="stg_132" to="empty_32" fromId="132" toId="21">
</dataflow>
<dataflow id="135" from="stg_132" to="empty_32" fromId="132" toId="21">
</dataflow>
<dataflow id="136" from="i" to="i_1" fromId="19" toId="22">
</dataflow>
<dataflow id="138" from="stg_137" to="i_1" fromId="137" toId="22">
</dataflow>
<dataflow id="139" from="exitcond" to="stg_23" fromId="20" toId="23">
</dataflow>
<dataflow id="140" from="i" to="tmp" fromId="19" toId="24">
</dataflow>
<dataflow id="141" from="result" to="result_addr" fromId="6" toId="25">
</dataflow>
<dataflow id="143" from="stg_142" to="result_addr" fromId="142" toId="25">
</dataflow>
<dataflow id="144" from="tmp" to="result_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="145" from="result_addr" to="tmp_V" fromId="25" toId="26">
</dataflow>
<dataflow id="146" from="result_addr" to="tmp_V" fromId="25" toId="28">
</dataflow>
<dataflow id="148" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="stg_29" fromId="147" toId="29">
</dataflow>
<dataflow id="149" from="strm_out_V_V" to="stg_29" fromId="38" toId="29">
</dataflow>
<dataflow id="150" from="tmp_V" to="stg_29" fromId="28" toId="29">
</dataflow>
<dataflow id="151" from="exitcond" to="stg_4" fromId="20" toId="4">
</dataflow>
</dataflows>


</stg>
