{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 24 21:51:28 2021 " "Info: Processing started: Wed Nov 24 21:51:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_io0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ram_io0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_io0-SYN " "Info: Found design unit 1: lpm_ram_io0-SYN" {  } { { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_io0 " "Info: Found entity 1: lpm_ram_io0" {  } { { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structural " "Info: Found design unit 1: datapath-Structural" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-rtl " "Info: Found design unit 1: display-rtl" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_r_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exp_r_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_r_alu-rtl " "Info: Found design unit 1: exp_r_alu-rtl" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exp_r_alu " "Info: Found entity 1: exp_r_alu" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-RTL " "Info: Found design unit 1: fsm-RTL" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_pc_ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sw_pc_ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_pc_ar-rtl " "Info: Found design unit 1: sw_pc_ar-rtl" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sw_pc_ar " "Info: Found entity 1: sw_pc_ar" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath1.vhd " "Warning: Can't analyze file -- file C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Info: Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset datapath.vhd(109) " "Warning (10492): VHDL Process Statement warning at datapath.vhd(109): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:U0 " "Info: Elaborating entity \"fsm\" for hierarchy \"fsm:U0\"" {  } { { "datapath.vhd" "U0" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset fsm.vhd(46) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(46): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_pc_ar sw_pc_ar:U1 " "Info: Elaborating entity \"sw_pc_ar\" for hierarchy \"sw_pc_ar:U1\"" {  } { { "datapath.vhd" "U1" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sw_pc_ar.vhd(23) " "Warning (10492): VHDL Process Statement warning at sw_pc_ar.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sw_pc_ar.vhd(33) " "Warning (10492): VHDL Process Statement warning at sw_pc_ar.vhd(33): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pcclr sw_pc_ar.vhd(42) " "Warning (10492): VHDL Process Statement warning at sw_pc_ar.vhd(42): signal \"pcclr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_io0 lpm_ram_io0:U2 " "Info: Elaborating entity \"lpm_ram_io0\" for hierarchy \"lpm_ram_io0:U2\"" {  } { { "datapath.vhd" "U2" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_io lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborating entity \"lpm_ram_io\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "lpm_ram_io0.vhd" "lpm_ram_io_component" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborated megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Instantiated megafunction \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX3000A " "Info: Parameter \"intended_device_family\" = \"MAX3000A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file initial_file.mif " "Info: Parameter \"lpm_file\" = \"initial_file.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata REGISTERED " "Info: Parameter \"lpm_outdata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_IO " "Info: Parameter \"lpm_type\" = \"LPM_RAM_IO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 149 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborated megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborated megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_86a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86a1 " "Info: Found entity 1: altsyncram_86a1" {  } { { "db/altsyncram_86a1.tdf" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/db/altsyncram_86a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86a1 lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated " "Info: Elaborating entity \"altsyncram_86a1\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_r_alu exp_r_alu:U3 " "Info: Elaborating entity \"exp_r_alu\" for hierarchy \"exp_r_alu:U3\"" {  } { { "datapath.vhd" "U3" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset exp_r_alu.vhd(23) " "Warning (10492): VHDL Process Statement warning at exp_r_alu.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U4 " "Info: Elaborating entity \"display\" for hierarchy \"display:U4\"" {  } { { "datapath.vhd" "U4" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in81 display.vhd(81) " "Warning (10492): VHDL Process Statement warning at display.vhd(81): signal \"in81\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in81 display.vhd(82) " "Warning (10492): VHDL Process Statement warning at display.vhd(82): signal \"in81\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in82 display.vhd(83) " "Warning (10492): VHDL Process Statement warning at display.vhd(83): signal \"in82\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in82 display.vhd(84) " "Warning (10492): VHDL Process Statement warning at display.vhd(84): signal \"in82\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in83 display.vhd(85) " "Warning (10492): VHDL Process Statement warning at display.vhd(85): signal \"in83\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in83 display.vhd(86) " "Warning (10492): VHDL Process Statement warning at display.vhd(86): signal \"in83\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in84 display.vhd(87) " "Warning (10492): VHDL Process Statement warning at display.vhd(87): signal \"in84\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in84 display.vhd(88) " "Warning (10492): VHDL Process Statement warning at display.vhd(88): signal \"in84\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[0\] " "Warning: Bidir \"dout\[0\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[1\] " "Warning: Bidir \"dout\[1\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[2\] " "Warning: Bidir \"dout\[2\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[3\] " "Warning: Bidir \"dout\[3\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[4\] " "Warning: Bidir \"dout\[4\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[5\] " "Warning: Bidir \"dout\[5\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[6\] " "Warning: Bidir \"dout\[6\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[7\] " "Warning: Bidir \"dout\[7\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[4\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[4\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[0\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[0\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[5\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[5\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[1\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[1\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[6\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[6\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[2\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[2\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[7\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[7\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[3\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[3\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 18 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg\[0\] GND " "Warning (13410): Pin \"seg\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 17 " "Info: 17 registers lost all their fanouts during netlist optimizations. The first 17 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[0\] " "Info: Register \"exp_r_alu:U3\|r5\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[1\] " "Info: Register \"exp_r_alu:U3\|r5\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[2\] " "Info: Register \"exp_r_alu:U3\|r5\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[3\] " "Info: Register \"exp_r_alu:U3\|r5\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[4\] " "Info: Register \"exp_r_alu:U3\|r5\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[5\] " "Info: Register \"exp_r_alu:U3\|r5\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[6\] " "Info: Register \"exp_r_alu:U3\|r5\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[7\] " "Info: Register \"exp_r_alu:U3\|r5\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[0\] " "Info: Register \"exp_r_alu:U3\|r4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[1\] " "Info: Register \"exp_r_alu:U3\|r4\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[2\] " "Info: Register \"exp_r_alu:U3\|r4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[3\] " "Info: Register \"exp_r_alu:U3\|r4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[4\] " "Info: Register \"exp_r_alu:U3\|r4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[5\] " "Info: Register \"exp_r_alu:U3\|r4\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[6\] " "Info: Register \"exp_r_alu:U3\|r4\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[7\] " "Info: Register \"exp_r_alu:U3\|r4\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:U0\|mcode\[13\] " "Info: Register \"fsm:U0\|mcode\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Info: Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Info: Implemented 187 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 24 21:51:30 2021 " "Info: Processing ended: Wed Nov 24 21:51:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 24 21:51:31 2021 " "Info: Processing started: Wed Nov 24 21:51:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "datapath EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"datapath\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a4 " "Info: Atom \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a0 " "Info: Atom \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a5 " "Info: Atom \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a1 " "Info: Atom \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a6 " "Info: Atom \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a2 " "Info: Atom \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a7 " "Info: Atom \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a3 " "Info: Atom \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 34 " "Warning: No exact pin location assignment(s) for 8 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[0\] " "Info: Pin dout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[1\] " "Info: Pin dout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[2\] " "Info: Pin dout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[3\] " "Info: Pin dout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[4\] " "Info: Pin dout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[5\] " "Info: Pin dout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[6\] " "Info: Pin dout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[7\] " "Info: Pin dout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 21 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN 21 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:U0\|ctick " "Info: Destination node fsm:U0\|ctick" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|ctick } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:U0\|clk_fresh " "Info: Destination node fsm:U0\|clk_fresh" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|clk_fresh } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:U0\|ctick  " "Info: Automatically promoted node fsm:U0\|ctick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:U0\|clk_state " "Info: Destination node fsm:U0\|clk_state" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|clk_state } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:U0\|ctick~4 " "Info: Destination node fsm:U0\|ctick~4" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|ctick~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|ctick } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:U0\|clk_state  " "Info: Automatically promoted node fsm:U0\|clk_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:U0\|clk_state~0 " "Info: Destination node fsm:U0\|clk_state~0" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|clk_state~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|clk_state } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:U0\|clk_fresh  " "Info: Automatically promoted node fsm:U0\|clk_fresh " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:U0\|clk_fresh~1 " "Info: Destination node fsm:U0\|clk_fresh~1" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|clk_fresh~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|clk_fresh } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 0 8 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 7 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 8 16 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register fsm:U0\|mcode\[18\] register sw_pc_ar:U1\|pc\[5\] -14.704 ns " "Info: Slack time is -14.704 ns between source register \"fsm:U0\|mcode\[18\]\" and destination register \"sw_pc_ar:U1\|pc\[5\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.167 ns + Largest register register " "Info: + Largest register to register requirement is -1.167 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.097 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 7.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.970 ns) 3.477 ns fsm:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.653 ns) + CELL(0.970 ns) = 3.477 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.000 ns) 5.599 ns fsm:U0\|ctick~clkctrl 3 COMB Unassigned 121 " "Info: 3: + IC(2.122 ns) + CELL(0.000 ns) = 5.599 ns; Loc. = Unassigned; Fanout = 121; COMB Node = 'fsm:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { fsm:U0|ctick fsm:U0|ctick~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.097 ns sw_pc_ar:U1\|pc\[5\] 4 REG Unassigned 6 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.097 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'sw_pc_ar:U1\|pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsm:U0|ctick~clkctrl sw_pc_ar:U1|pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 35.09 % ) " "Info: Total cell delay = 2.490 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.607 ns ( 64.91 % ) " "Info: Total interconnect delay = 4.607 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.097 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 7.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.970 ns) 3.477 ns fsm:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.653 ns) + CELL(0.970 ns) = 3.477 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.000 ns) 5.599 ns fsm:U0\|ctick~clkctrl 3 COMB Unassigned 121 " "Info: 3: + IC(2.122 ns) + CELL(0.000 ns) = 5.599 ns; Loc. = Unassigned; Fanout = 121; COMB Node = 'fsm:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { fsm:U0|ctick fsm:U0|ctick~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.097 ns sw_pc_ar:U1\|pc\[5\] 4 REG Unassigned 6 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.097 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'sw_pc_ar:U1\|pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsm:U0|ctick~clkctrl sw_pc_ar:U1|pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 35.09 % ) " "Info: Total cell delay = 2.490 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.607 ns ( 64.91 % ) " "Info: Total interconnect delay = 4.607 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.500 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.970 ns) 3.477 ns fsm:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.653 ns) + CELL(0.970 ns) = 3.477 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 4.880 ns fsm:U0\|clk_state 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 4.880 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fsm:U0\|clk_state'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { fsm:U0|ctick fsm:U0|clk_state } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.000 ns) 7.002 ns fsm:U0\|clk_state~clkctrl 4 COMB Unassigned 13 " "Info: 4: + IC(2.122 ns) + CELL(0.000 ns) = 7.002 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'fsm:U0\|clk_state~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { fsm:U0|clk_state fsm:U0|clk_state~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 8.500 ns fsm:U0\|mcode\[18\] 5 REG Unassigned 37 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 8.500 ns; Loc. = Unassigned; Fanout = 37; REG Node = 'fsm:U0\|mcode\[18\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsm:U0|clk_state~clkctrl fsm:U0|mcode[18] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 40.71 % ) " "Info: Total cell delay = 3.460 ns ( 40.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.040 ns ( 59.29 % ) " "Info: Total interconnect delay = 5.040 ns ( 59.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.500 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.970 ns) 3.477 ns fsm:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.653 ns) + CELL(0.970 ns) = 3.477 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 4.880 ns fsm:U0\|clk_state 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 4.880 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fsm:U0\|clk_state'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { fsm:U0|ctick fsm:U0|clk_state } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.000 ns) 7.002 ns fsm:U0\|clk_state~clkctrl 4 COMB Unassigned 13 " "Info: 4: + IC(2.122 ns) + CELL(0.000 ns) = 7.002 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'fsm:U0\|clk_state~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { fsm:U0|clk_state fsm:U0|clk_state~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 8.500 ns fsm:U0\|mcode\[18\] 5 REG Unassigned 37 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 8.500 ns; Loc. = Unassigned; Fanout = 37; REG Node = 'fsm:U0\|mcode\[18\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsm:U0|clk_state~clkctrl fsm:U0|mcode[18] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 40.71 % ) " "Info: Total cell delay = 3.460 ns ( 40.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.040 ns ( 59.29 % ) " "Info: Total interconnect delay = 5.040 ns ( 59.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.220 ns - Longest register register " "Info: - Longest register to register delay is 9.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:U0\|mcode\[18\] 1 REG Unassigned 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 37; REG Node = 'fsm:U0\|mcode\[18\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|mcode[18] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.090 ns) 8.090 ns sw_pc_ar:U1\|bus_reg\[5\]~15 2 COMB LOOP Unassigned 3 " "Info: 2: + IC(0.000 ns) + CELL(8.090 ns) = 8.090 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'sw_pc_ar:U1\|bus_reg\[5\]~15'" { { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[5\]~15 Unassigned " "Info: Loc. = Unassigned; Node \"sw_pc_ar:U1\|bus_reg\[5\]~15\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[5]~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[5\]~14 Unassigned " "Info: Loc. = Unassigned; Node \"sw_pc_ar:U1\|bus_reg\[5\]~14\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[5]~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[5\]~41 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|d\[5\]~41\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[5]~41 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[5\]~40 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|d\[5\]~40\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[5]~40 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~27 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|Add0~27\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~27 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~26 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|Add0~26\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[5]~15 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[5]~14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[5]~41 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[5]~40 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~27 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~26 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.090 ns" { fsm:U0|mcode[18] sw_pc_ar:U1|bus_reg[5]~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.460 ns) 9.220 ns sw_pc_ar:U1\|pc\[5\] 3 REG Unassigned 6 " "Info: 3: + IC(0.670 ns) + CELL(0.460 ns) = 9.220 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'sw_pc_ar:U1\|pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { sw_pc_ar:U1|bus_reg[5]~15 sw_pc_ar:U1|pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.550 ns ( 92.73 % ) " "Info: Total cell delay = 8.550 ns ( 92.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.670 ns ( 7.27 % ) " "Info: Total interconnect delay = 0.670 ns ( 7.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.220 ns" { fsm:U0|mcode[18] sw_pc_ar:U1|bus_reg[5]~15 sw_pc_ar:U1|pc[5] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.220 ns" { fsm:U0|mcode[18] sw_pc_ar:U1|bus_reg[5]~15 sw_pc_ar:U1|pc[5] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.220 ns register register " "Info: Estimated most critical path is register to register delay of 9.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:U0\|mcode\[18\] 1 REG LAB_X19_Y6 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y6; Fanout = 37; REG Node = 'fsm:U0\|mcode\[18\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|mcode[18] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.090 ns) 8.090 ns sw_pc_ar:U1\|bus_reg\[5\]~15 2 COMB LOOP LAB_X20_Y4 3 " "Info: 2: + IC(0.000 ns) + CELL(8.090 ns) = 8.090 ns; Loc. = LAB_X20_Y4; Fanout = 3; COMB LOOP Node = 'sw_pc_ar:U1\|bus_reg\[5\]~15'" { { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[5\]~15 LAB_X20_Y4 " "Info: Loc. = LAB_X20_Y4; Node \"sw_pc_ar:U1\|bus_reg\[5\]~15\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[5]~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[5\]~14 LAB_X20_Y4 " "Info: Loc. = LAB_X20_Y4; Node \"sw_pc_ar:U1\|bus_reg\[5\]~14\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[5]~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[5\]~41 LAB_X19_Y4 " "Info: Loc. = LAB_X19_Y4; Node \"exp_r_alu:U3\|d\[5\]~41\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[5]~41 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[5\]~40 LAB_X19_Y4 " "Info: Loc. = LAB_X19_Y4; Node \"exp_r_alu:U3\|d\[5\]~40\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[5]~40 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~27 LAB_X19_Y4 " "Info: Loc. = LAB_X19_Y4; Node \"exp_r_alu:U3\|Add0~27\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~27 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~26 LAB_X19_Y6 " "Info: Loc. = LAB_X19_Y6; Node \"exp_r_alu:U3\|Add0~26\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[5]~15 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[5]~14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[5]~41 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[5]~40 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~27 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~26 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.090 ns" { fsm:U0|mcode[18] sw_pc_ar:U1|bus_reg[5]~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.460 ns) 9.220 ns sw_pc_ar:U1\|pc\[5\] 3 REG LAB_X21_Y4 6 " "Info: 3: + IC(0.670 ns) + CELL(0.460 ns) = 9.220 ns; Loc. = LAB_X21_Y4; Fanout = 6; REG Node = 'sw_pc_ar:U1\|pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { sw_pc_ar:U1|bus_reg[5]~15 sw_pc_ar:U1|pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.550 ns ( 92.73 % ) " "Info: Total cell delay = 8.550 ns ( 92.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.670 ns ( 7.27 % ) " "Info: Total interconnect delay = 0.670 ns ( 7.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.220 ns" { fsm:U0|mcode[18] sw_pc_ar:U1|bus_reg[5]~15 sw_pc_ar:U1|pc[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[0\] 0 " "Info: Pin \"dout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[1\] 0 " "Info: Pin \"dout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[2\] 0 " "Info: Pin \"dout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[3\] 0 " "Info: Pin \"dout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[4\] 0 " "Info: Pin \"dout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[5\] 0 " "Info: Pin \"dout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[6\] 0 " "Info: Pin \"dout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[7\] 0 " "Info: Pin \"dout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[0\] 0 " "Info: Pin \"seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[1\] 0 " "Info: Pin \"seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[2\] 0 " "Info: Pin \"seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[3\] 0 " "Info: Pin \"seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[4\] 0 " "Info: Pin \"seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[5\] 0 " "Info: Pin \"seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[6\] 0 " "Info: Pin \"seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[7\] 0 " "Info: Pin \"seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[0\] 0 " "Info: Pin \"y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[1\] 0 " "Info: Pin \"y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[2\] 0 " "Info: Pin \"y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[3\] 0 " "Info: Pin \"y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[4\] 0 " "Info: Pin \"y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[5\] 0 " "Info: Pin \"y\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[6\] 0 " "Info: Pin \"y\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[7\] 0 " "Info: Pin \"y\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[0\] a permanently disabled " "Info: Pin dout\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[1\] a permanently disabled " "Info: Pin dout\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[2\] a permanently disabled " "Info: Pin dout\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[3\] a permanently disabled " "Info: Pin dout\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[4\] a permanently disabled " "Info: Pin dout\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[5\] a permanently disabled " "Info: Pin dout\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[6\] a permanently disabled " "Info: Pin dout\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[7\] a permanently disabled " "Info: Pin dout\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[0\] VCC " "Info: Pin dout\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[1\] VCC " "Info: Pin dout\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[2\] VCC " "Info: Pin dout\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[3\] VCC " "Info: Pin dout\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[4\] VCC " "Info: Pin dout\[4\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[5\] VCC " "Info: Pin dout\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[6\] VCC " "Info: Pin dout\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[7\] VCC " "Info: Pin dout\[7\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg\[0\] GND " "Info: Pin seg\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { seg[0] } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg\[0\]" } } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 13 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 24 21:51:32 2021 " "Info: Processing ended: Wed Nov 24 21:51:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 24 21:51:33 2021 " "Info: Processing started: Wed Nov 24 21:51:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 24 21:51:33 2021 " "Info: Processing ended: Wed Nov 24 21:51:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 24 21:51:34 2021 " "Info: Processing started: Wed Nov 24 21:51:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[7\]~49 " "Warning: Node \"exp_r_alu:U3\|d\[7\]~49\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~41 " "Warning: Node \"exp_r_alu:U3\|Add0~41\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[7\]~48 " "Warning: Node \"exp_r_alu:U3\|d\[7\]~48\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[7\]~22 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[7\]~22\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[7\]~23 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[7\]~23\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[6\]~45 " "Warning: Node \"exp_r_alu:U3\|d\[6\]~45\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~34 " "Warning: Node \"exp_r_alu:U3\|Add0~34\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[6\]~44 " "Warning: Node \"exp_r_alu:U3\|d\[6\]~44\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[6\]~18 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[6\]~18\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[6\]~19 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[6\]~19\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[5\]~41 " "Warning: Node \"exp_r_alu:U3\|d\[5\]~41\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~26 " "Warning: Node \"exp_r_alu:U3\|Add0~26\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~27 " "Warning: Node \"exp_r_alu:U3\|Add0~27\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[5\]~40 " "Warning: Node \"exp_r_alu:U3\|d\[5\]~40\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[5\]~14 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[5\]~14\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[5\]~15 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[5\]~15\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[4\]~37 " "Warning: Node \"exp_r_alu:U3\|d\[4\]~37\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~19 " "Warning: Node \"exp_r_alu:U3\|Add0~19\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~20 " "Warning: Node \"exp_r_alu:U3\|Add0~20\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[4\]~35 " "Warning: Node \"exp_r_alu:U3\|d\[4\]~35\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[4\]~8 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[4\]~8\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[4\]~9 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[4\]~9\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[3\]~51 " "Warning: Node \"exp_r_alu:U3\|d\[3\]~51\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~42 " "Warning: Node \"exp_r_alu:U3\|Add0~42\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~43 " "Warning: Node \"exp_r_alu:U3\|Add0~43\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[3\]~50 " "Warning: Node \"exp_r_alu:U3\|d\[3\]~50\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[3\]~20 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[3\]~20\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[3\]~21 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[3\]~21\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[2\]~47 " "Warning: Node \"exp_r_alu:U3\|d\[2\]~47\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~35 " "Warning: Node \"exp_r_alu:U3\|Add0~35\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~36 " "Warning: Node \"exp_r_alu:U3\|Add0~36\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[2\]~46 " "Warning: Node \"exp_r_alu:U3\|d\[2\]~46\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[2\]~16 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[2\]~16\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[2\]~17 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[2\]~17\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[1\]~43 " "Warning: Node \"exp_r_alu:U3\|d\[1\]~43\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~28 " "Warning: Node \"exp_r_alu:U3\|Add0~28\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~29 " "Warning: Node \"exp_r_alu:U3\|Add0~29\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[1\]~42 " "Warning: Node \"exp_r_alu:U3\|d\[1\]~42\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[1\]~12 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[1\]~12\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[1\]~13 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[1\]~13\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~22 " "Warning: Node \"exp_r_alu:U3\|Add0~22\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[0\]~38 " "Warning: Node \"exp_r_alu:U3\|d\[0\]~38\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[0\]~39 " "Warning: Node \"exp_r_alu:U3\|d\[0\]~39\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[0\]~10 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[0\]~10\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sw_pc_ar:U1\|bus_reg\[0\]~11 " "Warning: Node \"sw_pc_ar:U1\|bus_reg\[0\]~11\"" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|Add0~21 " "Warning: Node \"exp_r_alu:U3\|Add0~21\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fsm:U0\|clk_fresh " "Info: Detected ripple clock \"fsm:U0\|clk_fresh\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:U0\|clk_fresh" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:U0\|ctick " "Info: Detected ripple clock \"fsm:U0\|ctick\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:U0\|ctick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:U0\|clk_state " "Info: Detected ripple clock \"fsm:U0\|clk_state\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:U0\|clk_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fsm:U0\|mcode\[18\] register sw_pc_ar:U1\|pc\[7\] 38.63 MHz 25.884 ns Internal " "Info: Clock \"clk\" has Internal fmax of 38.63 MHz between source register \"fsm:U0\|mcode\[18\]\" and destination register \"sw_pc_ar:U1\|pc\[7\]\" (period= 25.884 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.177 ns + Longest register register " "Info: + Longest register to register delay is 12.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:U0\|mcode\[18\] 1 REG LCFF_X19_Y6_N21 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 37; REG Node = 'fsm:U0\|mcode\[18\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:U0|mcode[18] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.206 ns) 1.441 ns exp_r_alu:U3\|Add0~2 2 COMB LCCOMB_X18_Y4_N24 2 " "Info: 2: + IC(1.235 ns) + CELL(0.206 ns) = 1.441 ns; Loc. = LCCOMB_X18_Y4_N24; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add0~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { fsm:U0|mcode[18] exp_r_alu:U3|Add0~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.596 ns) 3.118 ns exp_r_alu:U3\|Add0~18 3 COMB LCCOMB_X19_Y6_N10 2 " "Info: 3: + IC(1.081 ns) + CELL(0.596 ns) = 3.118 ns; Loc. = LCCOMB_X19_Y6_N10; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add0~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { exp_r_alu:U3|Add0~2 exp_r_alu:U3|Add0~18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.204 ns exp_r_alu:U3\|Add0~25 4 COMB LCCOMB_X19_Y6_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.204 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add0~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { exp_r_alu:U3|Add0~18 exp_r_alu:U3|Add0~25 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.394 ns exp_r_alu:U3\|Add0~32 5 COMB LCCOMB_X19_Y6_N14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 3.394 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 1; COMB Node = 'exp_r_alu:U3\|Add0~32'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { exp_r_alu:U3|Add0~25 exp_r_alu:U3|Add0~32 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.900 ns exp_r_alu:U3\|Add0~38 6 COMB LCCOMB_X19_Y6_N16 4 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 3.900 ns; Loc. = LCCOMB_X19_Y6_N16; Fanout = 4; COMB Node = 'exp_r_alu:U3\|Add0~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add0~32 exp_r_alu:U3|Add0~38 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.753 ns) 10.653 ns sw_pc_ar:U1\|bus_reg\[7\]~23 7 COMB LOOP LCCOMB_X20_Y4_N2 3 " "Info: 7: + IC(0.000 ns) + CELL(6.753 ns) = 10.653 ns; Loc. = LCCOMB_X20_Y4_N2; Fanout = 3; COMB LOOP Node = 'sw_pc_ar:U1\|bus_reg\[7\]~23'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[7\]~48 LCCOMB_X19_Y4_N18 " "Info: Loc. = LCCOMB_X19_Y4_N18; Node \"exp_r_alu:U3\|d\[7\]~48\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~48 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~41 LCCOMB_X18_Y4_N4 " "Info: Loc. = LCCOMB_X18_Y4_N4; Node \"exp_r_alu:U3\|Add0~41\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~41 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[7\]~49 LCCOMB_X19_Y5_N16 " "Info: Loc. = LCCOMB_X19_Y5_N16; Node \"exp_r_alu:U3\|d\[7\]~49\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~49 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[7\]~23 LCCOMB_X20_Y4_N2 " "Info: Loc. = LCCOMB_X20_Y4_N2; Node \"sw_pc_ar:U1\|bus_reg\[7\]~23\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[7\]~22 LCCOMB_X21_Y4_N26 " "Info: Loc. = LCCOMB_X21_Y4_N26; Node \"sw_pc_ar:U1\|bus_reg\[7\]~22\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~48 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~41 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~49 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~23 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~22 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.753 ns" { exp_r_alu:U3|Add0~38 sw_pc_ar:U1|bus_reg[7]~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.460 ns) 12.177 ns sw_pc_ar:U1\|pc\[7\] 8 REG LCFF_X21_Y4_N19 5 " "Info: 8: + IC(1.064 ns) + CELL(0.460 ns) = 12.177 ns; Loc. = LCFF_X21_Y4_N19; Fanout = 5; REG Node = 'sw_pc_ar:U1\|pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { sw_pc_ar:U1|bus_reg[7]~23 sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.797 ns ( 72.24 % ) " "Info: Total cell delay = 8.797 ns ( 72.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.380 ns ( 27.76 % ) " "Info: Total interconnect delay = 3.380 ns ( 27.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.177 ns" { fsm:U0|mcode[18] exp_r_alu:U3|Add0~2 exp_r_alu:U3|Add0~18 exp_r_alu:U3|Add0~25 exp_r_alu:U3|Add0~32 exp_r_alu:U3|Add0~38 sw_pc_ar:U1|bus_reg[7]~23 sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.177 ns" { fsm:U0|mcode[18] {} exp_r_alu:U3|Add0~2 {} exp_r_alu:U3|Add0~18 {} exp_r_alu:U3|Add0~25 {} exp_r_alu:U3|Add0~32 {} exp_r_alu:U3|Add0~38 {} sw_pc_ar:U1|bus_reg[7]~23 {} sw_pc_ar:U1|pc[7] {} } { 0.000ns 1.235ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 1.064ns } { 0.000ns 0.206ns 0.596ns 0.086ns 0.190ns 0.506ns 6.753ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.501 ns - Smallest " "Info: - Smallest clock skew is -0.501 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.798 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.970 ns) 3.569 ns fsm:U0\|ctick 2 REG LCFF_X22_Y6_N15 3 " "Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.000 ns) 6.289 ns fsm:U0\|ctick~clkctrl 3 COMB CLKCTRL_G6 65 " "Info: 3: + IC(2.720 ns) + CELL(0.000 ns) = 6.289 ns; Loc. = CLKCTRL_G6; Fanout = 65; COMB Node = 'fsm:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { fsm:U0|ctick fsm:U0|ctick~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 7.798 ns sw_pc_ar:U1\|pc\[7\] 4 REG LCFF_X21_Y4_N19 5 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 7.798 ns; Loc. = LCFF_X21_Y4_N19; Fanout = 5; REG Node = 'sw_pc_ar:U1\|pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { fsm:U0|ctick~clkctrl sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.09 % ) " "Info: Total cell delay = 2.736 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.062 ns ( 64.91 % ) " "Info: Total interconnect delay = 5.062 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.798 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.798 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} sw_pc_ar:U1|pc[7] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.299 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.970 ns) 3.569 ns fsm:U0\|ctick 2 REG LCFF_X22_Y6_N15 3 " "Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.970 ns) 4.938 ns fsm:U0\|clk_state 3 REG LCFF_X22_Y6_N5 2 " "Info: 3: + IC(0.399 ns) + CELL(0.970 ns) = 4.938 ns; Loc. = LCFF_X22_Y6_N5; Fanout = 2; REG Node = 'fsm:U0\|clk_state'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { fsm:U0|ctick fsm:U0|clk_state } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.000 ns) 6.810 ns fsm:U0\|clk_state~clkctrl 4 COMB CLKCTRL_G4 13 " "Info: 4: + IC(1.872 ns) + CELL(0.000 ns) = 6.810 ns; Loc. = CLKCTRL_G4; Fanout = 13; COMB Node = 'fsm:U0\|clk_state~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { fsm:U0|clk_state fsm:U0|clk_state~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 8.299 ns fsm:U0\|mcode\[18\] 5 REG LCFF_X19_Y6_N21 37 " "Info: 5: + IC(0.823 ns) + CELL(0.666 ns) = 8.299 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 37; REG Node = 'fsm:U0\|mcode\[18\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { fsm:U0|clk_state~clkctrl fsm:U0|mcode[18] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 44.66 % ) " "Info: Total cell delay = 3.706 ns ( 44.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.593 ns ( 55.34 % ) " "Info: Total interconnect delay = 4.593 ns ( 55.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.299 ns" { clk fsm:U0|ctick fsm:U0|clk_state fsm:U0|clk_state~clkctrl fsm:U0|mcode[18] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.299 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|clk_state {} fsm:U0|clk_state~clkctrl {} fsm:U0|mcode[18] {} } { 0.000ns 0.000ns 1.499ns 0.399ns 1.872ns 0.823ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.798 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.798 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} sw_pc_ar:U1|pc[7] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.299 ns" { clk fsm:U0|ctick fsm:U0|clk_state fsm:U0|clk_state~clkctrl fsm:U0|mcode[18] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.299 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|clk_state {} fsm:U0|clk_state~clkctrl {} fsm:U0|mcode[18] {} } { 0.000ns 0.000ns 1.499ns 0.399ns 1.872ns 0.823ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.177 ns" { fsm:U0|mcode[18] exp_r_alu:U3|Add0~2 exp_r_alu:U3|Add0~18 exp_r_alu:U3|Add0~25 exp_r_alu:U3|Add0~32 exp_r_alu:U3|Add0~38 sw_pc_ar:U1|bus_reg[7]~23 sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.177 ns" { fsm:U0|mcode[18] {} exp_r_alu:U3|Add0~2 {} exp_r_alu:U3|Add0~18 {} exp_r_alu:U3|Add0~25 {} exp_r_alu:U3|Add0~32 {} exp_r_alu:U3|Add0~38 {} sw_pc_ar:U1|bus_reg[7]~23 {} sw_pc_ar:U1|pc[7] {} } { 0.000ns 1.235ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 1.064ns } { 0.000ns 0.206ns 0.596ns 0.086ns 0.190ns 0.506ns 6.753ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.798 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl sw_pc_ar:U1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.798 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} sw_pc_ar:U1|pc[7] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.299 ns" { clk fsm:U0|ctick fsm:U0|clk_state fsm:U0|clk_state~clkctrl fsm:U0|mcode[18] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.299 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|clk_state {} fsm:U0|clk_state~clkctrl {} fsm:U0|mcode[18] {} } { 0.000ns 0.000ns 1.499ns 0.399ns 1.872ns 0.823ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "exp_r_alu:U3\|dr2\[4\] k\[4\] clk 7.538 ns register " "Info: tsu for register \"exp_r_alu:U3\|dr2\[4\]\" (data pin = \"k\[4\]\", clock pin = \"clk\") is 7.538 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.372 ns + Longest pin register " "Info: + Longest pin to register delay is 15.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns k\[4\] 1 PIN PIN_55 5 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 5; PIN Node = 'k\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[4] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(12.116 ns) 13.040 ns exp_r_alu:U3\|Add0~20 2 COMB LOOP LCCOMB_X18_Y4_N18 3 " "Info: 2: + IC(0.000 ns) + CELL(12.116 ns) = 13.040 ns; Loc. = LCCOMB_X18_Y4_N18; Fanout = 3; COMB LOOP Node = 'exp_r_alu:U3\|Add0~20'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[4\]~37 LCCOMB_X19_Y4_N10 " "Info: Loc. = LCCOMB_X19_Y4_N10; Node \"exp_r_alu:U3\|d\[4\]~37\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[4]~37 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[4\]~9 LCCOMB_X20_Y4_N18 " "Info: Loc. = LCCOMB_X20_Y4_N18; Node \"sw_pc_ar:U1\|bus_reg\[4\]~9\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[4]~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[4\]~8 LCCOMB_X21_Y4_N24 " "Info: Loc. = LCCOMB_X21_Y4_N24; Node \"sw_pc_ar:U1\|bus_reg\[4\]~8\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[4]~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~19 LCCOMB_X19_Y6_N28 " "Info: Loc. = LCCOMB_X19_Y6_N28; Node \"exp_r_alu:U3\|Add0~19\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[4\]~35 LCCOMB_X19_Y4_N20 " "Info: Loc. = LCCOMB_X19_Y4_N20; Node \"exp_r_alu:U3\|d\[4\]~35\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[4]~35 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~20 LCCOMB_X18_Y4_N18 " "Info: Loc. = LCCOMB_X18_Y4_N18; Node \"exp_r_alu:U3\|Add0~20\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~20 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[4]~37 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[4]~9 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[4]~8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[4]~35 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~20 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.116 ns" { k[4] exp_r_alu:U3|Add0~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.460 ns) 15.372 ns exp_r_alu:U3\|dr2\[4\] 3 REG LCFF_X18_Y4_N25 1 " "Info: 3: + IC(1.872 ns) + CELL(0.460 ns) = 15.372 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'exp_r_alu:U3\|dr2\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { exp_r_alu:U3|Add0~20 exp_r_alu:U3|dr2[4] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 87.82 % ) " "Info: Total cell delay = 13.500 ns ( 87.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 12.18 % ) " "Info: Total interconnect delay = 1.872 ns ( 12.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.372 ns" { k[4] exp_r_alu:U3|Add0~20 exp_r_alu:U3|dr2[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.372 ns" { k[4] {} k[4]~combout {} exp_r_alu:U3|Add0~20 {} exp_r_alu:U3|dr2[4] {} } { 0.000ns 0.000ns 0.000ns 1.872ns } { 0.000ns 0.924ns 12.116ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.794 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.970 ns) 3.569 ns fsm:U0\|ctick 2 REG LCFF_X22_Y6_N15 3 " "Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.000 ns) 6.289 ns fsm:U0\|ctick~clkctrl 3 COMB CLKCTRL_G6 65 " "Info: 3: + IC(2.720 ns) + CELL(0.000 ns) = 6.289 ns; Loc. = CLKCTRL_G6; Fanout = 65; COMB Node = 'fsm:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { fsm:U0|ctick fsm:U0|ctick~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 7.794 ns exp_r_alu:U3\|dr2\[4\] 4 REG LCFF_X18_Y4_N25 1 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 7.794 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'exp_r_alu:U3\|dr2\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { fsm:U0|ctick~clkctrl exp_r_alu:U3|dr2[4] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.10 % ) " "Info: Total cell delay = 2.736 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.058 ns ( 64.90 % ) " "Info: Total interconnect delay = 5.058 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl exp_r_alu:U3|dr2[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[4] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.372 ns" { k[4] exp_r_alu:U3|Add0~20 exp_r_alu:U3|dr2[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.372 ns" { k[4] {} k[4]~combout {} exp_r_alu:U3|Add0~20 {} exp_r_alu:U3|dr2[4] {} } { 0.000ns 0.000ns 0.000ns 1.872ns } { 0.000ns 0.924ns 12.116ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl exp_r_alu:U3|dr2[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[4] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[1\] exp_r_alu:U3\|dr2\[2\] 31.200 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[1\]\" through register \"exp_r_alu:U3\|dr2\[2\]\" is 31.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.794 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.970 ns) 3.569 ns fsm:U0\|ctick 2 REG LCFF_X22_Y6_N15 3 " "Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.000 ns) 6.289 ns fsm:U0\|ctick~clkctrl 3 COMB CLKCTRL_G6 65 " "Info: 3: + IC(2.720 ns) + CELL(0.000 ns) = 6.289 ns; Loc. = CLKCTRL_G6; Fanout = 65; COMB Node = 'fsm:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { fsm:U0|ctick fsm:U0|ctick~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 7.794 ns exp_r_alu:U3\|dr2\[2\] 4 REG LCFF_X18_Y4_N15 1 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 7.794 ns; Loc. = LCFF_X18_Y4_N15; Fanout = 1; REG Node = 'exp_r_alu:U3\|dr2\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { fsm:U0|ctick~clkctrl exp_r_alu:U3|dr2[2] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.10 % ) " "Info: Total cell delay = 2.736 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.058 ns ( 64.90 % ) " "Info: Total interconnect delay = 5.058 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl exp_r_alu:U3|dr2[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[2] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.102 ns + Longest register pin " "Info: + Longest register to pin delay is 23.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exp_r_alu:U3\|dr2\[2\] 1 REG LCFF_X18_Y4_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N15; Fanout = 1; REG Node = 'exp_r_alu:U3\|dr2\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|dr2[2] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.206 ns) 1.737 ns exp_r_alu:U3\|Add0~4 2 COMB LCCOMB_X19_Y6_N22 2 " "Info: 2: + IC(1.531 ns) + CELL(0.206 ns) = 1.737 ns; Loc. = LCCOMB_X19_Y6_N22; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add0~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { exp_r_alu:U3|dr2[2] exp_r_alu:U3|Add0~4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.596 ns) 2.701 ns exp_r_alu:U3\|Add0~14 3 COMB LCCOMB_X19_Y6_N6 2 " "Info: 3: + IC(0.368 ns) + CELL(0.596 ns) = 2.701 ns; Loc. = LCCOMB_X19_Y6_N6; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add0~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { exp_r_alu:U3|Add0~4 exp_r_alu:U3|Add0~14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.207 ns exp_r_alu:U3\|Add0~15 4 COMB LCCOMB_X19_Y6_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 3.207 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 4; COMB Node = 'exp_r_alu:U3\|Add0~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add0~14 exp_r_alu:U3|Add0~15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.507 ns) 8.714 ns exp_r_alu:U3\|d\[3\]~51 5 COMB LOOP LCCOMB_X19_Y4_N6 4 " "Info: 5: + IC(0.000 ns) + CELL(5.507 ns) = 8.714 ns; Loc. = LCCOMB_X19_Y4_N6; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[3\]~51'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[3\]~50 LCCOMB_X19_Y4_N4 " "Info: Loc. = LCCOMB_X19_Y4_N4; Node \"exp_r_alu:U3\|d\[3\]~50\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~50 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~43 LCCOMB_X18_Y4_N20 " "Info: Loc. = LCCOMB_X18_Y4_N20; Node \"exp_r_alu:U3\|Add0~43\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[3\]~51 LCCOMB_X19_Y4_N6 " "Info: Loc. = LCCOMB_X19_Y4_N6; Node \"exp_r_alu:U3\|d\[3\]~51\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[3\]~21 LCCOMB_X20_Y4_N16 " "Info: Loc. = LCCOMB_X20_Y4_N16; Node \"sw_pc_ar:U1\|bus_reg\[3\]~21\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[3\]~20 LCCOMB_X21_Y4_N0 " "Info: Loc. = LCCOMB_X21_Y4_N0; Node \"sw_pc_ar:U1\|bus_reg\[3\]~20\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~20 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~42 LCCOMB_X18_Y7_N8 " "Info: Loc. = LCCOMB_X18_Y7_N8; Node \"exp_r_alu:U3\|Add0~42\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~42 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~50 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~43 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~51 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~21 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~20 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~42 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.507 ns" { exp_r_alu:U3|Add0~15 exp_r_alu:U3|d[3]~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(0.651 ns) 11.712 ns display:U4\|Mux15~0 6 COMB LCCOMB_X18_Y11_N24 1 " "Info: 6: + IC(2.347 ns) + CELL(0.651 ns) = 11.712 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 1; COMB Node = 'display:U4\|Mux15~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { exp_r_alu:U3|d[3]~51 display:U4|Mux15~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.624 ns) 13.764 ns display:U4\|Mux15~1 7 COMB LCCOMB_X21_Y8_N16 1 " "Info: 7: + IC(1.428 ns) + CELL(0.624 ns) = 13.764 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 1; COMB Node = 'display:U4\|Mux15~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { display:U4|Mux15~0 display:U4|Mux15~1 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.206 ns) 15.054 ns display:U4\|Mux15~2 8 COMB LCCOMB_X22_Y5_N8 7 " "Info: 8: + IC(1.084 ns) + CELL(0.206 ns) = 15.054 ns; Loc. = LCCOMB_X22_Y5_N8; Fanout = 7; COMB Node = 'display:U4\|Mux15~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { display:U4|Mux15~1 display:U4|Mux15~2 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.052 ns) + CELL(0.206 ns) 18.312 ns display:U4\|Mux14~0 9 COMB LCCOMB_X8_Y13_N16 1 " "Info: 9: + IC(3.052 ns) + CELL(0.206 ns) = 18.312 ns; Loc. = LCCOMB_X8_Y13_N16; Fanout = 1; COMB Node = 'display:U4\|Mux14~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.258 ns" { display:U4|Mux15~2 display:U4|Mux14~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(3.236 ns) 23.102 ns seg\[1\] 10 PIN PIN_141 0 " "Info: 10: + IC(1.554 ns) + CELL(3.236 ns) = 23.102 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.790 ns" { display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.738 ns ( 50.81 % ) " "Info: Total cell delay = 11.738 ns ( 50.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.364 ns ( 49.19 % ) " "Info: Total interconnect delay = 11.364 ns ( 49.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "23.102 ns" { exp_r_alu:U3|dr2[2] exp_r_alu:U3|Add0~4 exp_r_alu:U3|Add0~14 exp_r_alu:U3|Add0~15 exp_r_alu:U3|d[3]~51 display:U4|Mux15~0 display:U4|Mux15~1 display:U4|Mux15~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "23.102 ns" { exp_r_alu:U3|dr2[2] {} exp_r_alu:U3|Add0~4 {} exp_r_alu:U3|Add0~14 {} exp_r_alu:U3|Add0~15 {} exp_r_alu:U3|d[3]~51 {} display:U4|Mux15~0 {} display:U4|Mux15~1 {} display:U4|Mux15~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 1.531ns 0.368ns 0.000ns 0.000ns 2.347ns 1.428ns 1.084ns 3.052ns 1.554ns } { 0.000ns 0.206ns 0.596ns 0.506ns 5.507ns 0.651ns 0.624ns 0.206ns 0.206ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl exp_r_alu:U3|dr2[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[2] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "23.102 ns" { exp_r_alu:U3|dr2[2] exp_r_alu:U3|Add0~4 exp_r_alu:U3|Add0~14 exp_r_alu:U3|Add0~15 exp_r_alu:U3|d[3]~51 display:U4|Mux15~0 display:U4|Mux15~1 display:U4|Mux15~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "23.102 ns" { exp_r_alu:U3|dr2[2] {} exp_r_alu:U3|Add0~4 {} exp_r_alu:U3|Add0~14 {} exp_r_alu:U3|Add0~15 {} exp_r_alu:U3|d[3]~51 {} display:U4|Mux15~0 {} display:U4|Mux15~1 {} display:U4|Mux15~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 1.531ns 0.368ns 0.000ns 0.000ns 2.347ns 1.428ns 1.084ns 3.052ns 1.554ns } { 0.000ns 0.206ns 0.596ns 0.506ns 5.507ns 0.651ns 0.624ns 0.206ns 0.206ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "k\[3\] seg\[1\] 24.874 ns Longest " "Info: Longest tpd from source pin \"k\[3\]\" to destination pin \"seg\[1\]\" is 24.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns k\[3\] 1 PIN PIN_53 5 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 5; PIN Node = 'k\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[3] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.542 ns) 10.486 ns exp_r_alu:U3\|d\[3\]~51 2 COMB LOOP LCCOMB_X19_Y4_N6 4 " "Info: 2: + IC(0.000 ns) + CELL(9.542 ns) = 10.486 ns; Loc. = LCCOMB_X19_Y4_N6; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[3\]~51'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[3\]~50 LCCOMB_X19_Y4_N4 " "Info: Loc. = LCCOMB_X19_Y4_N4; Node \"exp_r_alu:U3\|d\[3\]~50\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~50 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~43 LCCOMB_X18_Y4_N20 " "Info: Loc. = LCCOMB_X18_Y4_N20; Node \"exp_r_alu:U3\|Add0~43\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[3\]~51 LCCOMB_X19_Y4_N6 " "Info: Loc. = LCCOMB_X19_Y4_N6; Node \"exp_r_alu:U3\|d\[3\]~51\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[3\]~21 LCCOMB_X20_Y4_N16 " "Info: Loc. = LCCOMB_X20_Y4_N16; Node \"sw_pc_ar:U1\|bus_reg\[3\]~21\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[3\]~20 LCCOMB_X21_Y4_N0 " "Info: Loc. = LCCOMB_X21_Y4_N0; Node \"sw_pc_ar:U1\|bus_reg\[3\]~20\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~20 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~42 LCCOMB_X18_Y7_N8 " "Info: Loc. = LCCOMB_X18_Y7_N8; Node \"exp_r_alu:U3\|Add0~42\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~42 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~50 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~43 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[3]~51 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~21 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[3]~20 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~42 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.542 ns" { k[3] exp_r_alu:U3|d[3]~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(0.651 ns) 13.484 ns display:U4\|Mux15~0 3 COMB LCCOMB_X18_Y11_N24 1 " "Info: 3: + IC(2.347 ns) + CELL(0.651 ns) = 13.484 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 1; COMB Node = 'display:U4\|Mux15~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { exp_r_alu:U3|d[3]~51 display:U4|Mux15~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.624 ns) 15.536 ns display:U4\|Mux15~1 4 COMB LCCOMB_X21_Y8_N16 1 " "Info: 4: + IC(1.428 ns) + CELL(0.624 ns) = 15.536 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 1; COMB Node = 'display:U4\|Mux15~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { display:U4|Mux15~0 display:U4|Mux15~1 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.206 ns) 16.826 ns display:U4\|Mux15~2 5 COMB LCCOMB_X22_Y5_N8 7 " "Info: 5: + IC(1.084 ns) + CELL(0.206 ns) = 16.826 ns; Loc. = LCCOMB_X22_Y5_N8; Fanout = 7; COMB Node = 'display:U4\|Mux15~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { display:U4|Mux15~1 display:U4|Mux15~2 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.052 ns) + CELL(0.206 ns) 20.084 ns display:U4\|Mux14~0 6 COMB LCCOMB_X8_Y13_N16 1 " "Info: 6: + IC(3.052 ns) + CELL(0.206 ns) = 20.084 ns; Loc. = LCCOMB_X8_Y13_N16; Fanout = 1; COMB Node = 'display:U4\|Mux14~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.258 ns" { display:U4|Mux15~2 display:U4|Mux14~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(3.236 ns) 24.874 ns seg\[1\] 7 PIN PIN_141 0 " "Info: 7: + IC(1.554 ns) + CELL(3.236 ns) = 24.874 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.790 ns" { display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.409 ns ( 61.95 % ) " "Info: Total cell delay = 15.409 ns ( 61.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.465 ns ( 38.05 % ) " "Info: Total interconnect delay = 9.465 ns ( 38.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "24.874 ns" { k[3] exp_r_alu:U3|d[3]~51 display:U4|Mux15~0 display:U4|Mux15~1 display:U4|Mux15~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "24.874 ns" { k[3] {} k[3]~combout {} exp_r_alu:U3|d[3]~51 {} display:U4|Mux15~0 {} display:U4|Mux15~1 {} display:U4|Mux15~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 0.000ns 0.000ns 2.347ns 1.428ns 1.084ns 3.052ns 1.554ns } { 0.000ns 0.944ns 9.542ns 0.651ns 0.624ns 0.206ns 0.206ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sw_pc_ar:U1\|ar\[7\] k\[7\] clk -0.010 ns register " "Info: th for register \"sw_pc_ar:U1\|ar\[7\]\" (data pin = \"k\[7\]\", clock pin = \"clk\") is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.797 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.970 ns) 3.569 ns fsm:U0\|ctick 2 REG LCFF_X22_Y6_N15 3 " "Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk fsm:U0|ctick } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.000 ns) 6.289 ns fsm:U0\|ctick~clkctrl 3 COMB CLKCTRL_G6 65 " "Info: 3: + IC(2.720 ns) + CELL(0.000 ns) = 6.289 ns; Loc. = CLKCTRL_G6; Fanout = 65; COMB Node = 'fsm:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { fsm:U0|ctick fsm:U0|ctick~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 7.797 ns sw_pc_ar:U1\|ar\[7\] 4 REG LCFF_X20_Y4_N3 2 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 7.797 ns; Loc. = LCFF_X20_Y4_N3; Fanout = 2; REG Node = 'sw_pc_ar:U1\|ar\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { fsm:U0|ctick~clkctrl sw_pc_ar:U1|ar[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.09 % ) " "Info: Total cell delay = 2.736 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.061 ns ( 64.91 % ) " "Info: Total interconnect delay = 5.061 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.797 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl sw_pc_ar:U1|ar[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.797 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} sw_pc_ar:U1|ar[7] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.113 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns k\[7\] 1 PIN PIN_59 5 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 5; PIN Node = 'k\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[7] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.061 ns) 8.005 ns sw_pc_ar:U1\|bus_reg\[7\]~23 2 COMB LOOP LCCOMB_X20_Y4_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(7.061 ns) = 8.005 ns; Loc. = LCCOMB_X20_Y4_N2; Fanout = 3; COMB LOOP Node = 'sw_pc_ar:U1\|bus_reg\[7\]~23'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[7\]~48 LCCOMB_X19_Y4_N18 " "Info: Loc. = LCCOMB_X19_Y4_N18; Node \"exp_r_alu:U3\|d\[7\]~48\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~48 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|Add0~41 LCCOMB_X18_Y4_N4 " "Info: Loc. = LCCOMB_X18_Y4_N4; Node \"exp_r_alu:U3\|Add0~41\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~41 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[7\]~49 LCCOMB_X19_Y5_N16 " "Info: Loc. = LCCOMB_X19_Y5_N16; Node \"exp_r_alu:U3\|d\[7\]~49\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~49 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[7\]~23 LCCOMB_X20_Y4_N2 " "Info: Loc. = LCCOMB_X20_Y4_N2; Node \"sw_pc_ar:U1\|bus_reg\[7\]~23\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sw_pc_ar:U1\|bus_reg\[7\]~22 LCCOMB_X21_Y4_N26 " "Info: Loc. = LCCOMB_X21_Y4_N26; Node \"sw_pc_ar:U1\|bus_reg\[7\]~22\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~48 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|Add0~41 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[7]~49 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~23 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:U1|bus_reg[7]~22 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { k[7] sw_pc_ar:U1|bus_reg[7]~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.113 ns sw_pc_ar:U1\|ar\[7\] 3 REG LCFF_X20_Y4_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.113 ns; Loc. = LCFF_X20_Y4_N3; Fanout = 2; REG Node = 'sw_pc_ar:U1\|ar\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sw_pc_ar:U1|bus_reg[7]~23 sw_pc_ar:U1|ar[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.113 ns ( 100.00 % ) " "Info: Total cell delay = 8.113 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.113 ns" { k[7] sw_pc_ar:U1|bus_reg[7]~23 sw_pc_ar:U1|ar[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.113 ns" { k[7] {} k[7]~combout {} sw_pc_ar:U1|bus_reg[7]~23 {} sw_pc_ar:U1|ar[7] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.944ns 7.061ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.797 ns" { clk fsm:U0|ctick fsm:U0|ctick~clkctrl sw_pc_ar:U1|ar[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.797 ns" { clk {} clk~combout {} fsm:U0|ctick {} fsm:U0|ctick~clkctrl {} sw_pc_ar:U1|ar[7] {} } { 0.000ns 0.000ns 1.499ns 2.720ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.113 ns" { k[7] sw_pc_ar:U1|bus_reg[7]~23 sw_pc_ar:U1|ar[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.113 ns" { k[7] {} k[7]~combout {} sw_pc_ar:U1|bus_reg[7]~23 {} sw_pc_ar:U1|ar[7] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.944ns 7.061ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 56 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 24 21:51:34 2021 " "Info: Processing ended: Wed Nov 24 21:51:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Info: Quartus II Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
