static void T_1 F_1 ( T_2 type , T_2 V_1 , T_2 V_2 )\r\n{\r\nasm volatile(\r\n".arch_extension sec\n\t"\r\n"stmfd sp!, {r4 - r11, lr}\n\t"\r\n__asmeq("%0", "r0")\r\n__asmeq("%1", "r1")\r\n__asmeq("%2", "r2")\r\n"mov r3, #0\n\t"\r\n"mov r4, #0\n\t"\r\n"smc #0\n\t"\r\n"ldmfd sp!, {r4 - r11, pc}"\r\n:\r\n: "r" (type), "r" (arg1), "r" (arg2)\r\n: "memory");\r\n}\r\nstatic int F_2 ( int V_3 , unsigned long V_4 )\r\n{\r\nV_5 = V_4 ;\r\nF_1 ( V_6 , V_5 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_3 ( void )\r\n{\r\nF_1 ( V_7 , V_8 , V_5 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_4 ( struct V_9 * V_10 )\r\n{\r\nF_5 ( & V_11 ) ;\r\n}\r\nvoid F_6 ( void )\r\n{\r\nstruct V_12 * V_13 ;\r\nstruct V_9 V_14 ;\r\nint V_15 ;\r\nV_13 = F_7 ( NULL , NULL , L_1 ) ;\r\nif ( ! V_13 )\r\nreturn;\r\nV_15 = F_8 ( V_13 , L_2 ,\r\n& V_14 . V_16 ) ;\r\nif ( V_15 != 0 )\r\nF_9 ( L_3 ) ;\r\nV_15 = F_8 ( V_13 , L_4 ,\r\n& V_14 . V_17 ) ;\r\nif ( V_15 != 0 )\r\nF_9 ( L_5 ) ;\r\nF_4 ( & V_14 ) ;\r\n}
