//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2014 leishangwen@163.com                       ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
// Module:  MEM
// File:    MEM.v
// Author:  Lei Silei
// E-mail:  leishangwen@163.com
// Description: è®¿å­˜é˜¶æ®µ
// Revision: 1.0
//////////////////////////////////////////////////////////////////////



module MEM(

	input wire										rst,//å¤ä½ä¿¡å·
	
	//æ¥è‡ªæ‰§è¡Œé˜¶æ®µçš„ä¿¡?	
	input wire[4:0]       I_FROMEX_MEM_wreg,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦æœ‰è¦å†™å…¥ç›®çš„å¯„å­˜å™¨
	input wire            I_FROMEX_MEM_wd,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤è¦å†™å…¥çš„ç›®çš„å¯„å­˜å™¨åœ°å€
	input wire[31:0]	  I_FROMEX_MEM_wdata,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤è¦å†™å…¥ç›®çš„å¯„å­˜å™¨çš„?
	input wire[31:0]           I_FROMEX_MEM_hi,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤è¦å†™å…¥HIå¯„å­˜å™¨çš„?
	input wire[31:0]           I_FROMEX_MEM_lo,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤è¦å†™å…¥LOå¯„å­˜å™¨çš„?
	input wire                    I_FROMEX_MEM_whilo,	//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦è¦å†™HIã€LOå¯„å­˜?

    input wire[7:0]        I_FROMEX_MEM_aloup,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤è¦è¿›è¡Œçš„è¿ç®—çš„å­ç±»?
	input wire[31:0]          I_FROMEX_MEM_mem_addr,//è®¿å­˜é˜¶æ®µçš„åŠ è½??å­˜å‚¨æŒ‡ä»¤å¯¹åº”çš„å­˜å‚¨å™¨åœ??
	input wire[31:0]          I_FROMEX_MEM_reg2,//è®¿å­˜é˜¶æ®µçš„å­˜å‚¨æŒ‡ä»¤è¦å­˜å‚¨çš„æ•°æ®ï¼Œæˆ??lwlã€lwræŒ‡ä»¤è¦å†™å…¥çš„ç›®çš„å¯„å­˜å™¨çš„åŸå§‹?
	
	//æ¥è‡ªå¤–éƒ¨æ•°æ®å­˜å‚¨å™¨RAMçš„ä¿¡?
	input wire[31:0]          I_FROMDATA_RAM_mem_data,//ä»æ•°æ®å­˜å‚¨å™¨è¯»å–çš„æ•°?

	//I_FROMLLbit_Llbitæ˜¯LLbitå¯„å­˜å™¨çš„?
	//input wire                  I_FROMLLbit_Llbit,//Llbitæ¨¡å—ç»™å‡ºçš„Llbitå¯„å­˜å™¨çš„?
	//ä½†ä¸?å®šæ˜¯?æ–??ï¼Œå›å†™é˜¶æ®µå¯èƒ½è¦å†™LLbitï¼Œæ‰€ä»¥è¿˜è¦è¿›?æ­¥åˆ¤?
	//input wire                  I_FROMMEM_WB_wb_LLbit_we,//å›å†™é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦è¦å†™Llbitå¯„å­˜?
	//input wire                  I_FROMMEM_WB_wb_LLbit_value,//å›å†™é˜¶æ®µçš„è¦å†™å…¥Llbitå¯„å­˜å™¨çš„?


	input wire                   I_FROMEX_MEM_isindelayslot,

	output wire                  O_TOMEM_WB_isindelayslot,
	//é€åˆ°å›å†™é˜¶æ®µçš„ä¿¡?
	output reg[4:0]      O_TOMEM_WB_ID_wd,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤æœ€ç»ˆè¦å†™å…¥çš„ç›®çš„å¯„å­˜å™¨åœ°å€
	output reg           O_TOMEM_WB_ID_wreg,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤æœ€ç»ˆæ˜¯å¦æœ‰è¦å†™å…¥çš„ç›®çš„å¯„å­˜?
	output reg[31:0]	 O_TOMEM_WB_ID_wdata,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤æœ€ç»ˆè¦å†™å…¥ç›®çš„å¯„å­˜å™¨çš„?
	output reg[31:0]     O_TOMEM_WB_EX_hi,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤æœ€ç»ˆè¦å†™å…¥HIå¯„å­˜å™¨çš„?
	output reg[31:0]     O_TOMEM_WB_EX_lo,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤æœ€ç»ˆè¦å†™å…¥LOå¯„å­˜å™¨çš„?
	output reg           O_TOMEM_WB_EX_whilo,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤æœ€ç»ˆæ˜¯å¦è¦å†™HIã€LOå¯„å­˜å™¨çš„?

	//output reg                   O_TOMEM_WB_Llbit_we,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦è¦å†™Llbitå¯„å­˜?
	//output reg                   O_TOMEM_WB_Llbit_value,//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤è¦å†™å…¥Llbitå¯„å­˜å™¨çš„?
	
	//é€åˆ°å›å¤–éƒ¨æ•°æ®å­˜å‚¨å™¨RAMçš„ä¿¡?
	output reg[31:0]          O_TODATA_RAM_mem_addr,//è¦è®¿é—®çš„æ•°æ®å­˜å‚¨å™¨çš„åœ°å€
	output wire					O_TODATA_RAM_mem_we,//æ˜¯å¦æ˜¯å†™æ“ä½œï¼Œä¸º1è¡¨ç¤ºæ˜¯å†™æ“ä½œ
	output reg[3:0]              O_TODATA_RAM_mem_sel,//å­—èŠ‚é€‰æ‹©ä¿¡å·
	output reg[31:0]          O_TODATA_RAM_mem_data,//è¦å†™å…¥æ•°æ®å­˜å‚¨å™¨çš„æ•°?
	output reg                   O_TODATA_RAM_mem_ce	//æ•°æ®å­˜å‚¨å™¨ä½¿èƒ½ä¿¡?
	
);

    //reg LLbit;
	wire[31:0] zero32;
	reg                   mem_we;

	assign O_TODATA_RAM_mem_we = mem_we ;//å¤–éƒ¨æ•°æ®å­˜å‚¨å™¨RAMçš„è¯»ã€å†™ä¿¡å·
	assign zero32 = 32'h00000000;
    
    assign O_TOMEM_WB_EX_isindelayslot = I_FROMEX_MEM_isindelayslot;

  //è·å–?æ–°çš„LLbitçš???
	/*always @ (*) begin
		if(rst == 1'b1) begin
			LLbit <= 1'b0;
		end else begin
			if(I_FROMMEM_WB_wb_LLbit_we == 1'b1) begin
				LLbit <= I_FROMMEM_WB_wb_LLbit_value;
			end else begin
				LLbit <= I_FROMLLbit_Llbit;
			end
		end
	end*/
	
	always @ (*) begin
		if(rst == 1'b1) begin
			O_TOMEM_WB_ID_wd <= 5'b00000;
			O_TOMEM_WB_ID_wreg <= 1'b0;
		  O_TOMEM_WB_ID_wdata <= 32'h00000000;
		  O_TOMEM_WB_EX_hi <= 32'h00000000;
		  O_TOMEM_WB_EX_lo <= 32'h00000000;
		  O_TOMEM_WB_EX_whilo <= 1'b0;		
		  O_TODATA_RAM_mem_addr <= 32'h00000000;
		  mem_we <= 1'b0;
		  O_TODATA_RAM_mem_sel <= 4'b0000;
		  O_TODATA_RAM_mem_data <= 32'h00000000;
		  O_TODATA_RAM_mem_ce <= 1'b0;		
		  //O_TOMEM_WB_Llbit_we <= 1'b0;
		  //O_TOMEM_WB_Llbit_value <= 1'b0;		      
		end else begin
		  O_TOMEM_WB_ID_wd <= I_FROMEX_MEM_wreg;
			O_TOMEM_WB_ID_wreg <= I_FROMEX_MEM_wreg;
			O_TOMEM_WB_ID_wdata <= I_FROMEX_MEM_wdata;
			O_TOMEM_WB_EX_hi <= I_FROMEX_MEM_hi;
			O_TOMEM_WB_EX_lo <= I_FROMEX_MEM_lo;
			O_TOMEM_WB_EX_whilo <= I_FROMEX_MEM_whilo;		
			mem_we <= 1'b0;
			O_TODATA_RAM_mem_addr <= 32'h00000000;
			O_TODATA_RAM_mem_sel <= 4'b1111;
			O_TODATA_RAM_mem_ce <= 1'b0;
		 // O_TOMEM_WB_Llbit_we <= 1'b0;
		 //O_TOMEM_WB_Llbit_value <= 1'b0;			
			case (I_FROMEX_MEM_aloup)
				8'b11100000:		begin//lbæŒ‡ä»¤
					O_TODATA_RAM_mem_addr <= I_FROMEX_MEM_mem_addr;//ç»™å‡ºè¦è®¿é—®çš„æ•°æ®å­˜å‚¨å™¨åœ°?ï¼Œå…¶å€¼å°±æ˜¯æ‰§è¡Œé˜¶æ®µè®¡ç®—å‡ºæ¥çš„åœ°å€
					mem_we <= 1'b0;//å› ä¸ºæ˜¯åŠ è½½æ“ä½œï¼Œ?ä»¥è®¾ç½®O_TODATA_RAM_mem_addrçš??ä¸?1'b0
					O_TODATA_RAM_mem_ce <= 1'b1;//å› ä¸ºè¦è®¿é—®æ•°æ®å­˜å‚¨å™¨ï¼Œæ‰€ä»¥è®¾ç½®O_TODATA_RAM_mem_ce <= 1'b1
					case (I_FROMEX_MEM_mem_addr[1:0])//æ ¹æ®mem_arrd?åä¸¤ä½ï¼Œå¯ä»¥ç¡®å®šmem_selçš??ï¼Œå¹¶æ®æ­¤ä»æ•°æ®å­˜å‚¨å™¨çš„è¾“å…¥æ•°æ®I_FROMEX_MEM_mem_dataä¸­è·å¾—è¦è¯»å–çš„å­—èŠ‚ï¼Œè¿›è¡Œç¬¦å·æ‰©å±•
						2'b00:	begin
							O_TOMEM_WB_ID_wdata <= {{24{I_FROMDATA_RAM_mem_data[31]}},I_FROMDATA_RAM_mem_data[31:24]};
							O_TODATA_RAM_mem_sel <= 4'b1000;
						end
						2'b01:	begin
							O_TOMEM_WB_ID_wdata <= {{24{I_FROMDATA_RAM_mem_data[23]}},I_FROMDATA_RAM_mem_data[23:16]};
							O_TODATA_RAM_mem_sel <= 4'b0100;
						end
						2'b10:	begin
							O_TOMEM_WB_ID_wdata <= {{24{I_FROMDATA_RAM_mem_data[15]}},I_FROMDATA_RAM_mem_data[15:8]};
							O_TODATA_RAM_mem_sel <= 4'b0010;
						end
						2'b11:	begin
							O_TOMEM_WB_ID_wdata <= {{24{I_FROMDATA_RAM_mem_data[7]}},I_FROMDATA_RAM_mem_data[7:0]};
							O_TODATA_RAM_mem_sel <= 4'b0001;
						end
						default:	begin
							O_TOMEM_WB_ID_wdata <= 32'h00000000;
						end
					endcase
				end
				8'b11100100:		begin//lbuæŒ‡ä»¤
					O_TODATA_RAM_mem_addr <= I_FROMEX_MEM_mem_addr;
					mem_we <= 1'b0;
					O_TODATA_RAM_mem_ce <= 1'b1;
					case (I_FROMEX_MEM_mem_addr[1:0])
						2'b00:	begin
							O_TOMEM_WB_ID_wdata <= {{24{1'b0}},I_FROMDATA_RAM_mem_data[31:24]};
							O_TODATA_RAM_mem_sel <= 4'b1000;
						end
						2'b01:	begin
							O_TOMEM_WB_ID_wdata <= {{24{1'b0}},I_FROMDATA_RAM_mem_data[23:16]};
							O_TODATA_RAM_mem_sel <= 4'b0100;
						end
						2'b10:	begin
							O_TOMEM_WB_ID_wdata <= {{24{1'b0}},I_FROMDATA_RAM_mem_data[15:8]};
							O_TODATA_RAM_mem_sel <= 4'b0010;
						end
						2'b11:	begin
							O_TOMEM_WB_ID_wdata <= {{24{1'b0}},I_FROMDATA_RAM_mem_data[7:0]};
							O_TODATA_RAM_mem_sel <= 4'b0001;
						end
						default:	begin
							O_TOMEM_WB_ID_wdata <= 32'h00000000;
						end
					endcase				
				end
				8'b11100001:		begin//lhæŒ‡ä»¤
					O_TODATA_RAM_mem_addr <= I_FROMEX_MEM_mem_addr;
					mem_we <= 1'b0;
					O_TODATA_RAM_mem_ce <= 1'b1;
					case (I_FROMEX_MEM_mem_addr[1:0])
						2'b00:	begin
							O_TOMEM_WB_ID_wdata <= {{16{I_FROMDATA_RAM_mem_data[31]}},I_FROMDATA_RAM_mem_data[31:16]};
							O_TODATA_RAM_mem_sel <= 4'b1100;
						end
						2'b10:	begin
							O_TOMEM_WB_ID_wdata <= {{16{I_FROMDATA_RAM_mem_data[15]}},I_FROMDATA_RAM_mem_data[15:0]};
							O_TODATA_RAM_mem_sel <= 4'b0011;
						end
						default:	begin
							O_TOMEM_WB_ID_wdata <= 32'h00000000;
						end
					endcase					
				end
				8'b11100101:		begin//lhuæŒ‡ä»¤
					O_TODATA_RAM_mem_addr <= I_FROMEX_MEM_mem_addr;
					mem_we <= 1'b0;
					O_TODATA_RAM_mem_ce <= 1'b1;
					case (I_FROMEX_MEM_mem_addr[1:0])
						2'b00:	begin
							O_TOMEM_WB_ID_wdata <= {{16{1'b0}},I_FROMDATA_RAM_mem_data[31:16]};
							O_TODATA_RAM_mem_sel <= 4'b1100;
						end
						2'b10:	begin
							O_TOMEM_WB_ID_wdata <= {{16{1'b0}},I_FROMDATA_RAM_mem_data[15:0]};
							O_TODATA_RAM_mem_sel <= 4'b0011;
						end
						default:	begin
							O_TOMEM_WB_ID_wdata <= 32'h00000000;
						end
					endcase				
				end
				8'b11100011:		begin//lwæŒ‡ä»¤
					O_TODATA_RAM_mem_addr <= I_FROMEX_MEM_mem_addr;
					mem_we <= 1'b0;
					O_TOMEM_WB_ID_wdata <= I_FROMDATA_RAM_mem_data;
					O_TODATA_RAM_mem_sel <= 4'b1111;		
					O_TODATA_RAM_mem_ce <= 1'b1;
				end
				8'b11100010:		begin//lwlæŒ‡ä»¤
					O_TODATA_RAM_mem_addr <= {I_FROMEX_MEM_mem_addr[31:2], 2'b00};//ç»™å‡ºè¦è®¿é—®çš„æ•°æ®å­˜å‚¨å™¨åœ°?ï¼Œå…¶å€¼å°±æ˜¯è®¡ç®—å‡ºæ¥çš„åœ°å€ï¼Œä½†æ˜¯æœ€åä¸¤ä½è¦è®¾ç½®?0ï¼Œå› ä¸ºlwlæŒ‡ä»¤è¦ä»RAMä¸­è¯»å‡ºä¸€ä¸ªå­—ï¼Œæ‰€ä»¥éœ€è¦å°†åœ°å€å¯¹é½
					mem_we <= 1'b0;//å› ä¸ºæ˜¯åŠ è½½æ“ä½œï¼Œ?ä»¥è®¾?
					O_TODATA_RAM_mem_sel <= 4'b1111;
					O_TODATA_RAM_mem_ce <= 1'b1;//å› ä¸ºè¦è®¿é—®æ•°æ®å­˜å‚¨å™¨ï¼Œæ‰€ä»¥è®¾?
					case (I_FROMEX_MEM_mem_addr[1:0])
						2'b00:	begin
							O_TOMEM_WB_ID_wdata <= I_FROMDATA_RAM_mem_data[31:0];
						end
						2'b01:	begin
							O_TOMEM_WB_ID_wdata <= {I_FROMDATA_RAM_mem_data[23:0],I_FROMEX_MEM_reg2[7:0]};
						end
						2'b10:	begin
							O_TOMEM_WB_ID_wdata <= {I_FROMDATA_RAM_mem_data[15:0],I_FROMEX_MEM_reg2[15:0]};
						end
						2'b11:	begin
							O_TOMEM_WB_ID_wdata <= {I_FROMDATA_RAM_mem_data[7:0],I_FROMEX_MEM_reg2[23:0]};	
						end//ä¾æ®?åä¸¤ä½çš„å€¼ï¼Œå°†ä»æ•°æ®å­˜å‚¨å™¨è¯»å–çš„æ•°æ®ä¸ç›®çš„å¯„å­˜å™¨çš„åŸå§??è¿›è¡Œç»„åˆï¼Œå¾—åˆ??ç»ˆè¦å†™å…¥ç›®çš„å¯„å­˜å™¨çš„å€???
						default:	begin
							O_TOMEM_WB_ID_wdata <= 32'h00000000;
						end
					endcase				
				end
				8'b11100110:		begin//lwræŒ‡ä»¤å’ŒlwlæŒ‡ä»¤ç±»ä¼¼
					O_TODATA_RAM_mem_addr <= {I_FROMEX_MEM_mem_addr[31:2], 2'b00};
					mem_we <= 1'b0;
					O_TODATA_RAM_mem_sel <= 4'b1111;
					O_TODATA_RAM_mem_ce <= 1'b1;
					case (I_FROMEX_MEM_mem_addr[1:0])
						2'b00:	begin
							O_TOMEM_WB_ID_wdata <= {I_FROMEX_MEM_reg2[31:8],I_FROMDATA_RAM_mem_data[31:24]};
						end
						2'b01:	begin
							O_TOMEM_WB_ID_wdata <= {I_FROMEX_MEM_reg2[31:16],I_FROMDATA_RAM_mem_data[31:16]};
						end
						2'b10:	begin
							O_TOMEM_WB_ID_wdata <= {I_FROMEX_MEM_reg2[31:24],I_FROMDATA_RAM_mem_data[31:8]};
						end
						2'b11:	begin
							O_TOMEM_WB_ID_wdata <= I_FROMDATA_RAM_mem_data;	
						end
						default:	begin
							O_TOMEM_WB_ID_wdata <= 32'h00000000;
						end
					endcase					
				end
				8'b11110000:		begin//
					O_TODATA_RAM_mem_addr <= I_FROMEX_MEM_mem_addr;
					mem_we <= 1'b0;
					O_TOMEM_WB_ID_wdata <= I_FROMDATA_RAM_mem_data;
		  		//O_TOMEM_WB_Llbit_we <= 1'b1;
		  		//O_TOMEM_WB_Llbit_value <= 1'b1;
		  		O_TODATA_RAM_mem_sel <= 4'b1111;			
		  		O_TODATA_RAM_mem_ce <= 1'b1;					
				end				
				8'b11101000:		begin//sbæŒ‡ä»¤
					O_TODATA_RAM_mem_addr <= I_FROMEX_MEM_mem_addr;//è®¿é—®çš„æ•°æ®å­˜å‚¨å™¨åœ°å€å°±æ˜¯æ‰§è¡Œé˜¶æ®µè®¡ç®—å‡ºæ¥çš„åœ°?	
					mem_we <= 1'b1;//å› ä¸ºæ˜¯å­˜å‚¨æ“ä½œæ‰€ä»¥è®¾ç½®å¦‚?
					O_TODATA_RAM_mem_data <= {I_FROMEX_MEM_reg2[7:0],I_FROMEX_MEM_reg2[7:0],I_FROMEX_MEM_reg2[7:0],I_FROMEX_MEM_reg2[7:0]};
					O_TODATA_RAM_mem_ce <= 1'b1;//å› ä¸ºè¦è®¿é—®æ•°æ®å­˜å‚¨å™¨?ä»¥è®¾ç½®å¦‚?	
					case (I_FROMEX_MEM_mem_addr[1:0])
						2'b00:	begin
							O_TODATA_RAM_mem_sel <= 4'b1000;
						end
						2'b01:	begin
							O_TODATA_RAM_mem_sel <= 4'b0100;
						end
						2'b10:	begin
							O_TODATA_RAM_mem_sel <= 4'b0010;
						end
						2'b11:	begin
							O_TODATA_RAM_mem_sel <= 4'b0001;	
						end
						default:	begin
							O_TODATA_RAM_mem_sel <= 4'b0000;
						end//sbæŒ‡ä»¤è¦å†™å…¥çš„æ•°æ®æ˜¯å¯„å­˜å™¨çš„æœ€ä½å­—èŠ‚ï¼Œå°†è¯¥å­—èŠ‚å¤åˆ¶åˆ°mem_dataçš„å…¶ä½™éƒ¨åˆ†ï¼Œç„¶åä¾æ®åœ°å€å†™å‡º?åä¸¤ä½ï¼Œä»??ç¡®å®šmem_selçš???
					endcase				
				end
				8'b11101001:		begin//shæŒ‡ä»¤ç±»ä¼¼
					O_TODATA_RAM_mem_addr <= I_FROMEX_MEM_mem_addr;
					mem_we <= 1'b1;
					O_TODATA_RAM_mem_data <= {I_FROMEX_MEM_reg2[15:0],I_FROMEX_MEM_reg2[15:0]};
					O_TODATA_RAM_mem_ce <= 1'b1;
					case (I_FROMEX_MEM_mem_addr[1:0])
						2'b00:	begin
							O_TODATA_RAM_mem_sel <= 4'b1100;
						end
						2'b10:	begin
							O_TODATA_RAM_mem_sel <= 4'b0011;
						end
						default:	begin
							O_TODATA_RAM_mem_sel <= 4'b0000;
						end
					endcase						
				end
				8'b11101011:		begin//swæŒ‡ä»¤ä¸sbç±»ä¼¼
					O_TODATA_RAM_mem_addr <= I_FROMEX_MEM_mem_addr;
					mem_we <= 1'b1;
					O_TODATA_RAM_mem_data <= I_FROMEX_MEM_reg2;
					O_TODATA_RAM_mem_sel <= 4'b1111;			
					O_TODATA_RAM_mem_ce <= 1'b1;
				end
				8'b11101010:		begin//swlæŒ‡ä»¤
					O_TODATA_RAM_mem_addr <= {I_FROMEX_MEM_mem_addr[31:2], 2'b00};//ç»™å‡ºè¦è®¿é—®çš„æ•°æ®å­˜å‚¨å™¨åœ°?ï¼Œå…¶å€¼å°±æ˜¯æ‰§è¡Œé˜¶æ®µè®¡ç®—å‡ºæ¥çš„åœ°å€ã€‚ä½†?åä¸¤ä½è¦è®¾ç½®0ï¼Œå› ä¸ºswlæŒ‡ä»¤?å¤šå¯èƒ½éœ€è¦å‘æ•°æ®å­˜å‚¨å™¨å†™å…¥ä¸€ä¸ªå­—
					mem_we <= 1'b1;//å› ä¸ºæ˜¯å­˜å‚¨æ“ä½œï¼Œ?ä»¥è®¾?
					O_TODATA_RAM_mem_ce <= 1'b1;//å› ä¸ºè®¿å­˜?ä»¥è®¾?
					case (I_FROMEX_MEM_mem_addr[1:0])
						2'b00:	begin						  
							O_TODATA_RAM_mem_sel <= 4'b1111;
							O_TODATA_RAM_mem_data <= I_FROMEX_MEM_reg2;
						end
						2'b01:	begin
							O_TODATA_RAM_mem_sel <= 4'b0111;
							O_TODATA_RAM_mem_data <= {zero32[7:0],I_FROMEX_MEM_reg2[31:8]};
						end
						2'b10:	begin
							O_TODATA_RAM_mem_sel <= 4'b0011;
							O_TODATA_RAM_mem_data <= {zero32[15:0],I_FROMEX_MEM_reg2[31:16]};
						end
						2'b11:	begin
							O_TODATA_RAM_mem_sel <= 4'b0001;	
							O_TODATA_RAM_mem_data <= {zero32[23:0],I_FROMEX_MEM_reg2[31:24]};
						end
						default:	begin
							O_TODATA_RAM_mem_sel <= 4'b0000;
						end
					endcase							
				end
				8'b11101110:		begin//swræŒ‡ä»¤
					O_TODATA_RAM_mem_addr <= {I_FROMEX_MEM_mem_addr[31:2], 2'b00};
					mem_we <= 1'b1;
					O_TODATA_RAM_mem_ce <= 1'b1;
					case (I_FROMEX_MEM_mem_addr[1:0])
						2'b00:	begin						  
							O_TODATA_RAM_mem_sel <= 4'b1000;
							O_TODATA_RAM_mem_data <= {I_FROMEX_MEM_reg2[7:0],zero32[23:0]};
						end
						2'b01:	begin
							O_TODATA_RAM_mem_sel <= 4'b1100;
							O_TODATA_RAM_mem_data <= {I_FROMEX_MEM_reg2[15:0],zero32[15:0]};
						end
						2'b10:	begin
							O_TODATA_RAM_mem_sel <= 4'b1110;
							O_TODATA_RAM_mem_data <= {I_FROMEX_MEM_reg2[23:0],zero32[7:0]};
						end
						2'b11:	begin
							O_TODATA_RAM_mem_sel <= 4'b1111;	
							O_TODATA_RAM_mem_data <= I_FROMEX_MEM_reg2[31:0];
						end
						default:	begin
							O_TODATA_RAM_mem_sel <= 4'b0000;
						end
					endcase											
				end 
				
				default:		begin
          //?ä¹ˆä¹Ÿä¸åš
				end
			endcase							
		end    //if
	end      //always
			

endmodule