{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710100325897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710100325908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 03:52:05 2024 " "Processing started: Mon Mar 11 03:52:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710100325908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710100325908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710100325908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710100326321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710100326321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_1.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "testbench_1.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/testbench_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710100334352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710100334352 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CORDIC.v(251) " "Verilog HDL information at CORDIC.v(251): always construct contains both blocking and non-blocking assignments" {  } { { "CORDIC.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v" 251 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710100334360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORDIC " "Found entity 1: CORDIC" {  } { { "CORDIC.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710100334360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710100334360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CORDIC " "Elaborating entity \"CORDIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710100334383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CORDIC.v(163) " "Verilog HDL assignment warning at CORDIC.v(163): truncated value with size 32 to match size of target (8)" {  } { { "CORDIC.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710100334383 "|CORDIC"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "CORDIC.v(174) " "Verilog HDL warning at CORDIC.v(174): converting signed shift amount to unsigned" {  } { { "CORDIC.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v" 174 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1710100334383 "|CORDIC"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "CORDIC.v(179) " "Verilog HDL warning at CORDIC.v(179): converting signed shift amount to unsigned" {  } { { "CORDIC.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v" 179 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1710100334383 "|CORDIC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CORDIC.v(203) " "Verilog HDL assignment warning at CORDIC.v(203): truncated value with size 32 to match size of target (8)" {  } { { "CORDIC.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710100334391 "|CORDIC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CORDIC.v(206) " "Verilog HDL assignment warning at CORDIC.v(206): truncated value with size 32 to match size of target (8)" {  } { { "CORDIC.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710100334391 "|CORDIC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CORDIC.v(224) " "Verilog HDL assignment warning at CORDIC.v(224): truncated value with size 32 to match size of target (8)" {  } { { "CORDIC.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710100334391 "|CORDIC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CORDIC.v(228) " "Verilog HDL assignment warning at CORDIC.v(228): truncated value with size 32 to match size of target (8)" {  } { { "CORDIC.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710100334391 "|CORDIC"}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "22 0 21 0 x CORDIC.v(256) " "Verilog HDL error at CORDIC.v(256): index 22 cannot fall outside the declared range \[0:21\] for dimension 0 of array \"x\"" {  } { { "CORDIC.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v" 256 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710100334455 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710100334456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/output_files/CORDIC.map.smsg " "Generated suppressed messages file C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/output_files/CORDIC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710100334483 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710100334528 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 11 03:52:14 2024 " "Processing ended: Mon Mar 11 03:52:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710100334528 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710100334528 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710100334528 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710100334528 ""}
