5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude10.3.2.vcd) 2 -v (exclude10.3.2.v) 2 -o (exclude10.3.2.cdd)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude10.3.2.v 8 26 1 
2 1 13 13 13 110011 1 1 1008 0 0 1 1 c
2 2 13 13 13 c000c 1 1 1004 0 0 1 1 b
2 3 13 13 13 b0012 1 11 203004 1 2 1 18 0 1 1 0 0 0
2 4 13 13 13 70007 0 1 1410 0 0 1 1 a
2 5 13 13 13 70012 2 35 6 3 4
2 6 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 11 1070005 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 11 1070008 1 0 0 0 1 17 0 1 0 0 0 0
4 5 f 5 5 5
4 6 1 0 0 6
13 E 3 1263095372 This logic is not needed
3 1 main.u$0 "main.u$0" 0 exclude10.3.2.v 15 24 1 
2 7 20 20 20 50008 1 0 21004 0 0 1 16 0 0
2 8 20 20 20 10001 0 1 1410 0 0 1 1 b
2 9 20 20 20 10008 1 37 16 7 8
2 10 21 21 21 50008 1 0 21008 0 0 1 16 1 0
2 11 21 21 21 10001 0 1 1410 0 0 1 1 c
2 12 21 21 21 10008 1 37 1a 10 11
2 13 22 22 22 9000a 1 0 1008 0 0 32 48 a 0
2 14 22 22 22 8000a 2 2c 900a 13 0 32 18 0 ffffffff 0 0 0 0
2 15 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 15 0 0 0 9
4 9 11 12 12 9
4 12 0 14 14 9
4 14 0 15 0 9
