Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/Test_isim_beh.exe -prj C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/Test_beh.prj work.Test work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/ipcore_dir/clk_div.v" into library work
Analyzing Verilog file "C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/ipcore_dir/clk_div/example_design/clk_div_exdes.v" into library work
Analyzing Verilog file "C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/PmodMIC_FSM.v" into library work
Analyzing Verilog file "C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/PmodI2S_FSM.v" into library work
Analyzing Verilog file "C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/PmodMIC.v" into library work
Analyzing Verilog file "C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/PmodI2S.v" into library work
Analyzing Verilog file "C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/Pitch.v" into library work
Analyzing Verilog file "C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/ClkDiv.v" into library work
Analyzing Verilog file "C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/Test.v" Line 71: Size mismatch in connection of port <dataIn>. Formal port size is 16-bit while actual signal size is 12-bit.
Completed static elaboration
Compiling module IBUFG
Compiling module PLL_ADV(BANDWIDTH="OPTIMIZED",CL...
Compiling module PLL_BASE(CLKFBOUT_MULT=14,CLKIN_...
Compiling module BUFG
Compiling module clk_div
Compiling module ClkDiv
Compiling module PmodI2S_FSM
Compiling module PmodI2S
Compiling module Pitch
Compiling module PmodMIC_FSM
Compiling module PmodMIC
Compiling module Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/Test_isim_beh.exe
Fuse Memory Usage: 43424 KB
Fuse CPU Usage: 483 ms
