Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/maria/marias2/fpga/1/sine/tb_sin_isim_beh.exe -prj D:/maria/marias2/fpga/1/sine/tb_sin_beh.prj work.tb_sin work.glbl 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/maria/marias2/fpga/1/sine/ipcore_dir/lut.v" into library work
Analyzing Verilog file "D:/maria/marias2/fpga/1/sine/clock.v" into library work
Analyzing Verilog file "D:/maria/marias2/fpga/1/sine/sine_gen.v" into library work
Analyzing Verilog file "D:/maria/marias2/fpga/1/sine/tb_sin.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 106340 KB
Fuse CPU Usage: 296 ms
Compiling module clock
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module lut
Compiling module sine_gen
Compiling module tb_sin
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable D:/maria/marias2/fpga/1/sine/tb_sin_isim_beh.exe
Fuse Memory Usage: 113680 KB
Fuse CPU Usage: 358 ms
