{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710964864714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710964864715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 14:01:04 2024 " "Processing started: Wed Mar 20 14:01:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710964864715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964864715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Deliverable_4 -c Deliverable_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Deliverable_4 -c Deliverable_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964864716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710964865129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710964865129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upconv.v 1 1 " "Found 1 design units, including 1 entities, in source file upconv.v" { { "Info" "ISGN_ENTITY_NAME" "1 upconv " "Found entity 1: upconv" {  } { { "upconv.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/upconv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869811 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "up_sampler_4.v(21) " "Verilog HDL information at up_sampler_4.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "up_sampler_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710964869819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_sampler_4.v 1 1 " "Found 1 design units, including 1 entities, in source file up_sampler_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_sampler_4 " "Found entity 1: up_sampler_4" {  } { { "up_sampler_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869820 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "up_sampler_2_2.v(21) " "Verilog HDL information at up_sampler_2_2.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "up_sampler_2_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710964869827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_sampler_2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file up_sampler_2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_sampler_2_2 " "Found entity 1: up_sampler_2_2" {  } { { "up_sampler_2_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869828 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "up_sampler_2_1.v(21) " "Verilog HDL information at up_sampler_2_1.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "up_sampler_2_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710964869835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_sampler_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file up_sampler_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_sampler_2_1 " "Found entity 1: up_sampler_2_1" {  } { { "up_sampler_2_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_practical.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_practical.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_practical " "Found entity 1: tx_practical" {  } { { "tx_practical.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/tx_practical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_error.v 1 1 " "Found 1 design units, including 1 entities, in source file square_error.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_error " "Found entity 1: square_error" {  } { { "square_error.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer " "Found entity 1: slicer" {  } { { "slicer.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_red2.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_red2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_red2 " "Found entity 1: rx_red2" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869870 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "mer_test.v(58) " "Verilog HDL error at mer_test.v(58): constant value overflow" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 58 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1710964869877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mer_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mer_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mer_test " "Found entity 1: mer_test" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper_power.v 1 1 " "Found 1 design units, including 1 entities, in source file mapper_power.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_power " "Found entity 1: mapper_power" {  } { { "mapper_power.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869885 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lfsr.v(22) " "Verilog HDL information at lfsr.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "lfsr.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710964869892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_band_filter_2.v 1 1 " "Found 1 design units, including 1 entities, in source file half_band_filter_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_band_filter_2 " "Found entity 1: half_band_filter_2" {  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_band_filter_1.v 1 1 " "Found 1 design units, including 1 entities, in source file half_band_filter_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_band_filter_1 " "Found entity 1: half_band_filter_1" {  } { { "half_band_filter_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gs_rx_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file gs_rx_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 gs_rx_filter " "Found entity 1: gs_rx_filter" {  } { { "gs_rx_filter.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/gs_rx_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_sampler_4.v 1 1 " "Found 1 design units, including 1 entities, in source file down_sampler_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_sampler_4 " "Found entity 1: down_sampler_4" {  } { { "down_sampler_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_sampler_2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file down_sampler_2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_sampler_2_2 " "Found entity 1: down_sampler_2_2" {  } { { "down_sampler_2_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_sampler_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file down_sampler_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_sampler_2_1 " "Found entity 1: down_sampler_2_1" {  } { { "down_sampler_2_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Deliverable_4.v 1 1 " "Found 1 design units, including 1 entities, in source file Deliverable_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Deliverable_4 " "Found entity 1: Deliverable_4" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_error.v 1 1 " "Found 1 design units, including 1 entities, in source file dc_error.v" { { "Info" "ISGN_ENTITY_NAME" "1 dc_error " "Found entity 1: dc_error" {  } { { "dc_error.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/dc_error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "up1 UP1 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"up1\" differs only in case from object \"UP1\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710964869965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half1 HALF1 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"half1\" differs only in case from object \"HALF1\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710964869965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "up2 UP2 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"up2\" differs only in case from object \"UP2\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710964869965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half2 HALF2 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"half2\" differs only in case from object \"HALF2\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710964869965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half3 HALF3 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"half3\" differs only in case from object \"HALF3\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710964869965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "down1 DOWN1 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"down1\" differs only in case from object \"DOWN1\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710964869965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half4 HALF4 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"half4\" differs only in case from object \"HALF4\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710964869965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "down2 DOWN2 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"down2\" differs only in case from object \"DOWN2\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710964869965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comm_SUT.v 1 1 " "Found 1 design units, including 1 entities, in source file comm_SUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 comm_SUT " "Found entity 1: comm_SUT" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964869966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964869966 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mer_test mer_test.v(37) " "Verilog HDL Parameter Declaration warning at mer_test.v(37): Parameter Declaration in module \"mer_test\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1710964869972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Deliverable_4 " "Elaborating entity \"Deliverable_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710964870322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_error square_error:SQERR_I " "Elaborating entity \"square_error\" for hierarchy \"square_error:SQERR_I\"" {  } { { "Deliverable_4.v" "SQERR_I" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964870393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_error dc_error:DCERR_I " "Elaborating entity \"dc_error\" for hierarchy \"dc_error:DCERR_I\"" {  } { { "Deliverable_4.v" "DCERR_I" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964870463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_power mapper_power:MAPPOW_I " "Elaborating entity \"mapper_power\" for hierarchy \"mapper_power:MAPPOW_I\"" {  } { { "Deliverable_4.v" "MAPPOW_I" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964870538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 18 mapper_power.v(34) " "Verilog HDL assignment warning at mapper_power.v(34): truncated value with size 36 to match size of target (18)" {  } { { "mapper_power.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710964870538 "|Deliverable_4|mapper_power:MAPPOW_I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mer_test mer_test:MER_I " "Elaborating entity \"mer_test\" for hierarchy \"mer_test:MER_I\"" {  } { { "Deliverable_4.v" "MER_I" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964870635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 2 mer_test.v(54) " "Verilog HDL assignment warning at mer_test.v(54): truncated value with size 18 to match size of target (2)" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710964870636 "|Deliverable_4|mer_test:MER_I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mer_test:MER_I\|lfsr:SUT " "Elaborating entity \"lfsr\" for hierarchy \"mer_test:MER_I\|lfsr:SUT\"" {  } { { "mer_test.v" "SUT" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964870700 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear_accum lfsr.v(29) " "Verilog HDL Always Construct warning at lfsr.v(29): inferring latch(es) for variable \"clear_accum\", which holds its previous value in one or more paths through the always construct" {  } { { "lfsr.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710964870701 "|Deliverable_4|mer_test:MER_I|lfsr:SUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_accum lfsr.v(29) " "Inferred latch for \"clear_accum\" at lfsr.v(29)" {  } { { "lfsr.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870701 "|Deliverable_4|mer_test:MER_I|lfsr:SUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comm_SUT mer_test:MER_I\|comm_SUT:SUT_2 " "Elaborating entity \"comm_SUT\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\"" {  } { { "mer_test.v" "SUT_2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964870714 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "comm_SUT.v(35) " "Verilog HDL Case Statement warning at comm_SUT.v(35): incomplete case statement has no default case item" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1710964870715 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx comm_SUT.v(35) " "Verilog HDL Always Construct warning at comm_SUT.v(35): inferring latch(es) for variable \"rx\", which holds its previous value in one or more paths through the always construct" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710964870715 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[0\] comm_SUT.v(35) " "Inferred latch for \"rx\[0\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870717 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[1\] comm_SUT.v(35) " "Inferred latch for \"rx\[1\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[2\] comm_SUT.v(35) " "Inferred latch for \"rx\[2\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[3\] comm_SUT.v(35) " "Inferred latch for \"rx\[3\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[4\] comm_SUT.v(35) " "Inferred latch for \"rx\[4\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[5\] comm_SUT.v(35) " "Inferred latch for \"rx\[5\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[6\] comm_SUT.v(35) " "Inferred latch for \"rx\[6\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[7\] comm_SUT.v(35) " "Inferred latch for \"rx\[7\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[8\] comm_SUT.v(35) " "Inferred latch for \"rx\[8\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[9\] comm_SUT.v(35) " "Inferred latch for \"rx\[9\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[10\] comm_SUT.v(35) " "Inferred latch for \"rx\[10\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[11\] comm_SUT.v(35) " "Inferred latch for \"rx\[11\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[12\] comm_SUT.v(35) " "Inferred latch for \"rx\[12\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[13\] comm_SUT.v(35) " "Inferred latch for \"rx\[13\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[14\] comm_SUT.v(35) " "Inferred latch for \"rx\[14\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[15\] comm_SUT.v(35) " "Inferred latch for \"rx\[15\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[16\] comm_SUT.v(35) " "Inferred latch for \"rx\[16\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[17\] comm_SUT.v(35) " "Inferred latch for \"rx\[17\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964870718 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_sampler_4 mer_test:MER_I\|comm_SUT:SUT_2\|up_sampler_4:UPPER " "Elaborating entity \"up_sampler_4\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|up_sampler_4:UPPER\"" {  } { { "comm_SUT.v" "UPPER" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964870794 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sampler up_sampler_4.v(10) " "Verilog HDL or VHDL warning at up_sampler_4.v(10): object \"sampler\" assigned a value but never read" {  } { { "up_sampler_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710964870795 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|up_sampler_4:UPPER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_practical mer_test:MER_I\|comm_SUT:SUT_2\|tx_practical:TRANSMITTER " "Elaborating entity \"tx_practical\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|tx_practical:TRANSMITTER\"" {  } { { "comm_SUT.v" "TRANSMITTER" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964870810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_sampler_2_1 mer_test:MER_I\|comm_SUT:SUT_2\|up_sampler_2_1:UP1 " "Elaborating entity \"up_sampler_2_1\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|up_sampler_2_1:UP1\"" {  } { { "comm_SUT.v" "UP1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964871159 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sampler up_sampler_2_1.v(11) " "Verilog HDL or VHDL warning at up_sampler_2_1.v(11): object \"sampler\" assigned a value but never read" {  } { { "up_sampler_2_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710964871159 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_band_filter_1 mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1 " "Elaborating entity \"half_band_filter_1\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\"" {  } { { "comm_SUT.v" "HALF1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964871172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_sampler_2_2 mer_test:MER_I\|comm_SUT:SUT_2\|up_sampler_2_2:UP2 " "Elaborating entity \"up_sampler_2_2\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|up_sampler_2_2:UP2\"" {  } { { "comm_SUT.v" "UP2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964871241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sampler up_sampler_2_2.v(11) " "Verilog HDL or VHDL warning at up_sampler_2_2.v(11): object \"sampler\" assigned a value but never read" {  } { { "up_sampler_2_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710964871241 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_band_filter_2 mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2 " "Elaborating entity \"half_band_filter_2\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\"" {  } { { "comm_SUT.v" "HALF2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964871255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_sampler_2_1 mer_test:MER_I\|comm_SUT:SUT_2\|down_sampler_2_1:DOWN1 " "Elaborating entity \"down_sampler_2_1\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|down_sampler_2_1:DOWN1\"" {  } { { "comm_SUT.v" "DOWN1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964871324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_sampler_2_2 mer_test:MER_I\|comm_SUT:SUT_2\|down_sampler_2_2:DOWN2 " "Elaborating entity \"down_sampler_2_2\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|down_sampler_2_2:DOWN2\"" {  } { { "comm_SUT.v" "DOWN2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964871339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_red2 mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER " "Elaborating entity \"rx_red2\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\"" {  } { { "comm_SUT.v" "RECEIVER" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964871353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_sampler_4 mer_test:MER_I\|comm_SUT:SUT_2\|down_sampler_4:DOWNER " "Elaborating entity \"down_sampler_4\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|down_sampler_4:DOWNER\"" {  } { { "comm_SUT.v" "DOWNER" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964871707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer mer_test:MER_I\|slicer:SLIC " "Elaborating entity \"slicer\" for hierarchy \"mer_test:MER_I\|slicer:SLIC\"" {  } { { "mer_test.v" "SLIC" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964871720 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slice_out slicer.v(12) " "Verilog HDL Always Construct warning at slicer.v(12): inferring latch(es) for variable \"slice_out\", which holds its previous value in one or more paths through the always construct" {  } { { "slicer.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710964871720 "|Deliverable_4|mer_test:MER_I|slicer:SLIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slice_out\[0\] slicer.v(12) " "Inferred latch for \"slice_out\[0\]\" at slicer.v(12)" {  } { { "slicer.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964871721 "|Deliverable_4|mer_test:MER_I|slicer:SLIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slice_out\[1\] slicer.v(12) " "Inferred latch for \"slice_out\[1\]\" at slicer.v(12)" {  } { { "slicer.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964871721 "|Deliverable_4|mer_test:MER_I|slicer:SLIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mer_test mer_test:MER_Q " "Elaborating entity \"mer_test\" for hierarchy \"mer_test:MER_Q\"" {  } { { "Deliverable_4.v" "MER_Q" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964871738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 2 mer_test.v(54) " "Verilog HDL assignment warning at mer_test.v(54): truncated value with size 18 to match size of target (2)" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710964871739 "|Deliverable_4|mer_test:MER_Q"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[17\] " "Net \"MER_val\[17\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[17\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[16\] " "Net \"MER_val\[16\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[16\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[15\] " "Net \"MER_val\[15\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[15\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[14\] " "Net \"MER_val\[14\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[14\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[13\] " "Net \"MER_val\[13\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[13\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[12\] " "Net \"MER_val\[12\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[12\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[11\] " "Net \"MER_val\[11\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[11\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[10\] " "Net \"MER_val\[10\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[10\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[9\] " "Net \"MER_val\[9\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[9\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[8\] " "Net \"MER_val\[8\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[8\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[7\] " "Net \"MER_val\[7\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[7\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[6\] " "Net \"MER_val\[6\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[6\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[5\] " "Net \"MER_val\[5\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[5\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[4\] " "Net \"MER_val\[4\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[4\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[3\] " "Net \"MER_val\[3\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[3\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[2\] " "Net \"MER_val\[2\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[2\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[1\] " "Net \"MER_val\[1\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[1\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[0\] " "Net \"MER_val\[0\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[0\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872466 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1710964872466 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[17\] " "Net \"MER_val\[17\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[17\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[16\] " "Net \"MER_val\[16\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[16\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[15\] " "Net \"MER_val\[15\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[15\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[14\] " "Net \"MER_val\[14\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[14\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[13\] " "Net \"MER_val\[13\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[13\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[12\] " "Net \"MER_val\[12\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[12\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[11\] " "Net \"MER_val\[11\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[11\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[10\] " "Net \"MER_val\[10\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[10\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[9\] " "Net \"MER_val\[9\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[9\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[8\] " "Net \"MER_val\[8\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[8\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[7\] " "Net \"MER_val\[7\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[7\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[6\] " "Net \"MER_val\[6\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[6\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[5\] " "Net \"MER_val\[5\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[5\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[4\] " "Net \"MER_val\[4\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[4\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[3\] " "Net \"MER_val\[3\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[3\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[2\] " "Net \"MER_val\[2\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[2\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[1\] " "Net \"MER_val\[1\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[1\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[0\] " "Net \"MER_val\[0\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[0\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872467 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1710964872467 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[17\] " "Net \"MER_val\[17\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[17\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[16\] " "Net \"MER_val\[16\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[16\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[15\] " "Net \"MER_val\[15\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[15\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[14\] " "Net \"MER_val\[14\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[14\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[13\] " "Net \"MER_val\[13\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[13\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[12\] " "Net \"MER_val\[12\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[12\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[11\] " "Net \"MER_val\[11\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[11\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[10\] " "Net \"MER_val\[10\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[10\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[9\] " "Net \"MER_val\[9\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[9\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[8\] " "Net \"MER_val\[8\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[8\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[7\] " "Net \"MER_val\[7\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[7\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[6\] " "Net \"MER_val\[6\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[6\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[5\] " "Net \"MER_val\[5\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[5\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[4\] " "Net \"MER_val\[4\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[4\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[3\] " "Net \"MER_val\[3\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[3\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[2\] " "Net \"MER_val\[2\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[2\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[1\] " "Net \"MER_val\[1\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[1\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[0\] " "Net \"MER_val\[0\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[0\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872470 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1710964872470 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[17\] " "Net \"MER_val\[17\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[17\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[16\] " "Net \"MER_val\[16\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[16\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[15\] " "Net \"MER_val\[15\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[15\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[14\] " "Net \"MER_val\[14\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[14\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[13\] " "Net \"MER_val\[13\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[13\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[12\] " "Net \"MER_val\[12\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[12\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[11\] " "Net \"MER_val\[11\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[11\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[10\] " "Net \"MER_val\[10\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[10\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[9\] " "Net \"MER_val\[9\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[9\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[8\] " "Net \"MER_val\[8\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[8\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[7\] " "Net \"MER_val\[7\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[7\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[6\] " "Net \"MER_val\[6\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[6\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[5\] " "Net \"MER_val\[5\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[5\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[4\] " "Net \"MER_val\[4\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[4\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[3\] " "Net \"MER_val\[3\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[3\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[2\] " "Net \"MER_val\[2\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[2\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[1\] " "Net \"MER_val\[1\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[1\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[0\] " "Net \"MER_val\[0\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[0\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710964872471 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1710964872471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fd24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fd24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fd24 " "Found entity 1: altsyncram_fd24" {  } { { "db/altsyncram_fd24.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/altsyncram_fd24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964875395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964875395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964875744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964875744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964875819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964875819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ii " "Found entity 1: cntr_6ii" {  } { { "db/cntr_6ii.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_6ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964875996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964875996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964876045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964876045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964876115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964876115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964876264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964876264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964876313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964876313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964876376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964876376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964876425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964876425 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964877053 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1710964877190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.20.14:01:18 Progress: Loading sld4f823103/alt_sld_fab_wrapper_hw.tcl " "2024.03.20.14:01:18 Progress: Loading sld4f823103/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964878859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964879682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964879806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964880271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964880353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964880425 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964880501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964880509 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964880513 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1710964881150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4f823103/alt_sld_fab.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964881308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964881308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964881375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964881375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964881393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964881393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964881452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964881452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964881512 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964881512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964881512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964881558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964881558 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "25 " "Inferred 25 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mapper_power:MAPPOW_I\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mapper_power:MAPPOW_I\|Mult0\"" {  } { { "mapper_power.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|Mult1\"" {  } { { "half_band_filter_2.v" "Mult1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|Mult0\"" {  } { { "half_band_filter_2.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF3\|Mult1\"" {  } { { "half_band_filter_2.v" "Mult1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF3\|Mult0\"" {  } { { "half_band_filter_2.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\|Mult0\"" {  } { { "half_band_filter_1.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF4\|Mult0\"" {  } { { "half_band_filter_1.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "square_error:SQERR_I\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"square_error:SQERR_I\|Mult0\"" {  } { { "square_error.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult15\"" {  } { { "rx_red2.v" "Mult15" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 547 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult14\"" {  } { { "rx_red2.v" "Mult14" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 543 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult13\"" {  } { { "rx_red2.v" "Mult13" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 539 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult12\"" {  } { { "rx_red2.v" "Mult12" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 535 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult11\"" {  } { { "rx_red2.v" "Mult11" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 531 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult10\"" {  } { { "rx_red2.v" "Mult10" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 527 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult9\"" {  } { { "rx_red2.v" "Mult9" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 523 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult7\"" {  } { { "rx_red2.v" "Mult7" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 515 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult8\"" {  } { { "rx_red2.v" "Mult8" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 519 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult5\"" {  } { { "rx_red2.v" "Mult5" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 507 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult6\"" {  } { { "rx_red2.v" "Mult6" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 511 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult16\"" {  } { { "rx_red2.v" "Mult16" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 661 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult2\"" {  } { { "rx_red2.v" "Mult2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 495 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult3\"" {  } { { "rx_red2.v" "Mult3" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 499 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult4\"" {  } { { "rx_red2.v" "Mult4" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 503 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult0\"" {  } { { "rx_red2.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 487 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult1\"" {  } { { "rx_red2.v" "Mult1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 491 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964886143 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710964886143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mapper_power:MAPPOW_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapper_power:MAPPOW_I\|lpm_mult:Mult0\"" {  } { { "mapper_power.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964886183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mapper_power:MAPPOW_I\|lpm_mult:Mult0 " "Instantiated megafunction \"mapper_power:MAPPOW_I\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886183 ""}  } { { "mapper_power.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964886183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964886220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964886220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult1\"" {  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964886251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult1 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886251 ""}  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964886251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q9t " "Found entity 1: mult_q9t" {  } { { "db/mult_q9t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_q9t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964886289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964886289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult0\"" {  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964886322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult0 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886322 ""}  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964886322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0at " "Found entity 1: mult_0at" {  } { { "db/mult_0at.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_0at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964886565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964886565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\|lpm_mult:Mult0\"" {  } { { "half_band_filter_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964886605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\|lpm_mult:Mult0 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886605 ""}  } { { "half_band_filter_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964886605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "square_error:SQERR_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"square_error:SQERR_I\|lpm_mult:Mult0\"" {  } { { "square_error.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964886627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "square_error:SQERR_I\|lpm_mult:Mult0 " "Instantiated megafunction \"square_error:SQERR_I\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886627 ""}  } { { "square_error.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964886627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult15\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 547 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964886651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult15 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886651 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 547 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964886651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_86t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964886690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964886690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult14\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 543 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964886730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult14 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886730 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 543 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964886730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_46t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964886772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964886772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult13\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 539 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964886808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult13 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886808 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 539 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964886808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_26t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964886849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964886849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult12\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 535 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964886885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult12 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886885 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 535 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964886885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult11\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 531 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964886907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult11 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886907 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 531 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964886907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_06t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964886945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964886945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult10\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 527 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964886975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult10 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886975 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 527 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964886975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult9\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 523 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964886993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult9 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964886993 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 523 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964886993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_76t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964887032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964887032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult7\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 515 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964887066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult7 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887066 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 515 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964887066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_56t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964887105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964887105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult8\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 519 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964887137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult8 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887137 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 519 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964887137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult5\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 507 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964887153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult5 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887153 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 507 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964887153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s4t " "Found entity 1: mult_s4t" {  } { { "db/mult_s4t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_s4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964887192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964887192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult6\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 511 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964887224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult6 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887224 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 511 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964887224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult16\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 661 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964887241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult16 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887241 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 661 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964887241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r9t " "Found entity 1: mult_r9t" {  } { { "db/mult_r9t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_r9t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964887278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964887278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult3\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 499 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964887311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult3 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887311 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 499 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964887311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult4\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 503 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964887328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult4 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887328 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 503 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964887328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult0\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 487 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964887345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult0 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887345 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 487 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964887345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q4t " "Found entity 1: mult_q4t" {  } { { "db/mult_q4t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_q4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710964887381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964887381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult1\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 491 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964887412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult1 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710964887412 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 491 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710964887412 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1710964887897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[0\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[10\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[11\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[12\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[13\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[14\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[15\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[16\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[17\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[1\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[2\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[3\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[4\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[5\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[6\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888061 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[7\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888062 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[8\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888062 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[9\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710964888062 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710964888062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964889615 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710964891744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.map.smsg " "Generated suppressed messages file /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964892154 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 981 1053 0 0 72 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 981 of its 1053 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 72 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1710964893703 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710964894031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710964894031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[1\] " "No output dependent on input pin \"PHYS_KEY\[1\]\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964895328 "|Deliverable_4|PHYS_KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[2\] " "No output dependent on input pin \"PHYS_KEY\[2\]\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964895328 "|Deliverable_4|PHYS_KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[3\] " "No output dependent on input pin \"PHYS_KEY\[3\]\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964895328 "|Deliverable_4|PHYS_KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[3\] " "No output dependent on input pin \"PHYS_SW\[3\]\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710964895328 "|Deliverable_4|PHYS_SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710964895328 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18829 " "Implemented 18829 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710964895328 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710964895328 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18232 " "Implemented 18232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710964895328 ""} { "Info" "ICUT_CUT_TM_RAMS" "510 " "Implemented 510 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1710964895328 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "50 " "Implemented 50 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1710964895328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710964895328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710964895649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 14:01:35 2024 " "Processing ended: Wed Mar 20 14:01:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710964895649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710964895649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710964895649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710964895649 ""}
