m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/simulation/modelsim
valu
Z1 !s110 1649613686
!i10b 1
!s100 o@<ZY^mO_Cm4LY[PA1]io2
I=0QBAdMCi@c0RHf?I3QX_0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1649601169
8C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/alu.v
FC:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/alu.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1649613686.000000
!s107 C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design|C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/alu.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work {+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design}
Z8 tCvgOpt 0
vcontrol
!s110 1649613685
!i10b 1
!s100 KF1z9dYLVHXz8VSg:K??E2
I3<PXAC7`JTC7m>`<840h<0
R2
R0
w1649611516
8C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v
FC:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v
L0 1
R4
r1
!s85 0
31
!s108 1649613685.000000
!s107 C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design|C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v|
!i113 1
R6
R7
R8
vdata_memory
R1
!i10b 1
!s100 Y>6o]m4kUzJQBlg3Ve]Bc0
IWYE9]nJY@H]aN0d@6Io<:3
R2
R0
R3
8C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/data_memory.v
FC:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/data_memory.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/data_memory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design|C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/data_memory.v|
!i113 1
R6
R7
R8
vinstr_mem
R1
!i10b 1
!s100 ;3D_L4Mf>0H[WIQ5Zd_=g3
I86eCB9[6DM^0lblWiF4nn1
R2
R0
w1649612662
8C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/instr_mem.v
FC:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/instr_mem.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/instr_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design|C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/instr_mem.v|
!i113 1
R6
R7
R8
vmux2x1
R1
!i10b 1
!s100 J1n035FJA]_R=^8LVKjV]1
I;_?18RRX2@bBco^2_[95<3
R2
R0
R3
8C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux2x1.v
FC:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux2x1.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux2x1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design|C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux2x1.v|
!i113 1
R6
R7
R8
vmux4x1
R1
!i10b 1
!s100 e9eIfZ8h5MY^VN;N;VDQI0
IM@]BQ>5DOzFPRd=04^:h;2
R2
R0
R3
8C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux4x1.v
FC:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux4x1.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux4x1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design|C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux4x1.v|
!i113 1
R6
R7
R8
vprocessor
R1
!i10b 1
!s100 VCjNfe0z4RXY^E<bJMcJa0
IZJTKn_OX`O6Ia;mj;<_T:0
R2
R0
R3
8C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v
FC:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design|C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v|
!i113 1
R6
R7
R8
vregister_file
R1
!i10b 1
!s100 4m?3NP;l4z589j?7XXeNg2
IUOioLMhSk@f2XA]VI8;2H2
R2
R0
R3
8C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/register_file.v
FC:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/register_file.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/register_file.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design|C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/register_file.v|
!i113 1
R6
R7
R8
vtestbench
R1
!i10b 1
!s100 U1_NKE2?==<U3kYART3G]1
I:b2ioO[gLzzzKoF:PD5]I3
R2
R0
R3
8C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/testbench.v
FC:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/testbench.v
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design|C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/testbench.v|
!i113 1
R6
R7
R8
