// Seed: 3888112269
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    input wand id_3,
    output tri1 id_4,
    input tri id_5,
    input uwire id_6,
    output wand id_7,
    input supply1 id_8,
    input wor id_9,
    output wire id_10,
    input tri0 id_11,
    output tri id_12,
    input wand id_13,
    input wand id_14,
    input uwire id_15,
    input tri0 id_16,
    output supply1 id_17,
    input uwire module_0,
    input wand id_19,
    input tri1 id_20
);
  assign id_12 = id_16;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    output wor id_5,
    input uwire id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri id_9,
    input tri1 id_10
);
  tri id_12 = 1 ? 1'd0 : id_3;
  module_0(
      id_10,
      id_10,
      id_8,
      id_8,
      id_0,
      id_12,
      id_3,
      id_9,
      id_12,
      id_8,
      id_0,
      id_1,
      id_5,
      id_7,
      id_10,
      id_3,
      id_6,
      id_5,
      id_8,
      id_10,
      id_2
  );
  uwire id_13 = id_3;
  nand (id_0, id_3, id_7, id_8, id_12);
endmodule
