// Seed: 2877041054
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_4 = 1;
  assign id_3 = 1;
  assign module_2.id_3 = 0;
endmodule
module module_1;
  wire id_1, id_2;
  wor id_3, id_4 = 1, id_5, id_6;
  assign id_6 = id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  wire id_8, id_9;
endmodule
module module_2 (
    input  wire  id_0,
    input  uwire id_1
    , id_14,
    input  tri   id_2,
    output tri   id_3,
    input  wand  id_4,
    input  wire  id_5,
    output tri1  id_6,
    output tri0  id_7,
    output wor   id_8,
    output logic id_9,
    input  wor   id_10,
    input  tri   id_11,
    input  uwire id_12
);
  xor primCall (id_9, id_0, id_1, id_5, id_10, id_14, id_2);
  always @(*) id_9 <= 1;
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15
  );
endmodule
