{"critical_paths": [{"from": "posedge int_osc", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[13]_SB_DFFE_Q_DFFLC", "loc": [11, 11], "port": "O"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[13]_SB_DFFE_Q_DFFLC", "loc": [11, 11], "port": "O"}, "type": "clk-to-q"}, {"delay": 3.0569999217987061, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[13]_SB_DFFE_Q_DFFLC", "loc": [11, 11], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir[13]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[30]_SB_LUT4_I1_1_I3_SB_LUT4_O_LC", "loc": [12, 4], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[30]_SB_LUT4_I1_1_I3_SB_LUT4_O_LC", "loc": [12, 4], "port": "I2"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[30]_SB_LUT4_I1_1_I3_SB_LUT4_O_LC", "loc": [12, 4], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[30]_SB_LUT4_I1_1_I3_SB_LUT4_O_LC", "loc": [12, 4], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[30]_SB_LUT4_I1_1_I3[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[30]_SB_LUT4_I1_1_LC", "loc": [12, 5], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[30]_SB_LUT4_I1_1_LC", "loc": [12, 5], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[30]_SB_LUT4_I1_1_LC", "loc": [12, 5], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[30]_SB_LUT4_I1_1_LC", "loc": [12, 5], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[30]_SB_LUT4_I1_O[2]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[2]_SB_LUT4_I0_1_O_SB_LUT4_I1_LC", "loc": [10, 3], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[2]_SB_LUT4_I0_1_O_SB_LUT4_I1_LC", "loc": [10, 3], "port": "I2"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[2]_SB_LUT4_I0_1_O_SB_LUT4_I1_LC", "loc": [10, 3], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[2]_SB_LUT4_I0_1_O_SB_LUT4_I1_LC", "loc": [10, 3], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[21]_SB_LUT4_I0_O[1]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [10, 2], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [10, 2], "port": "I1"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [10, 2], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[20]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [10, 2], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_LC", "loc": [9, 2], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_LC", "loc": [9, 2], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_LC", "loc": [9, 2], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_LC", "loc": [9, 2], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_I3_LC", "loc": [8, 2], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_I3_LC", "loc": [8, 2], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_I3_LC", "loc": [8, 2], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_I3_LC", "loc": [8, 2], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_LC", "loc": [8, 2], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_LC", "loc": [8, 2], "port": "I1"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_LC", "loc": [8, 2], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_LC", "loc": [8, 2], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM0.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_LC", "loc": [8, 2], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_LC", "loc": [8, 2], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_LC", "loc": [8, 2], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_LC", "loc": [8, 2], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_LC", "loc": [8, 3], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_LC", "loc": [8, 3], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_LC", "loc": [8, 3], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_LC", "loc": [8, 3], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.d_dph_signed_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_LC", "loc": [7, 3], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_LC", "loc": [7, 3], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_LC", "loc": [7, 3], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_LC", "loc": [7, 3], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_LC", "loc": [8, 5], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_LC", "loc": [8, 5], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_LC", "loc": [8, 5], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_LC", "loc": [8, 5], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_LC", "loc": [9, 5], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_LC", "loc": [9, 5], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_LC", "loc": [9, 5], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_LC", "loc": [9, 5], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 6], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 6], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 6], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 6], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I0_LC", "loc": [8, 9], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I0_LC", "loc": [8, 9], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I0_LC", "loc": [8, 9], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I0_LC", "loc": [8, 9], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[15]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I0_O[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM2.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_LC", "loc": [8, 10], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM2.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_LC", "loc": [8, 10], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM2.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_LC", "loc": [8, 10], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM2.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_LC", "loc": [8, 10], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM2.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I0_LC", "loc": [8, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I0_LC", "loc": [8, 12], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I0_LC", "loc": [8, 12], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I0_LC", "loc": [8, 12], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I0_O[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM2.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_LC", "loc": [8, 13], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM2.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_LC", "loc": [8, 13], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM2.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_LC", "loc": [8, 13], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM2.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_1_LC", "loc": [8, 13], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM2.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 14], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 14], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 14], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 14], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 13], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 13], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 13], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [8, 13], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [8, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [8, 12], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [8, 12], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [8, 12], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC", "loc": [9, 11], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC", "loc": [9, 11], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC", "loc": [9, 11], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC", "loc": [9, 11], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [10, 11], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [10, 11], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [10, 11], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [10, 11], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [10, 11], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [10, 11], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [10, 11], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [10, 11], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_LC", "loc": [10, 10], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_LC", "loc": [10, 10], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_LC", "loc": [10, 10], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_LC", "loc": [10, 10], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_LC", "loc": [11, 9], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_LC", "loc": [11, 9], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_LC", "loc": [11, 9], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_LC", "loc": [11, 9], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[23]_SB_LUT4_I2_1_O_SB_LUT4_O_LC", "loc": [12, 9], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[23]_SB_LUT4_I2_1_O_SB_LUT4_O_LC", "loc": [12, 9], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[23]_SB_LUT4_I2_1_O_SB_LUT4_O_LC", "loc": [12, 9], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[23]_SB_LUT4_I2_1_O_SB_LUT4_O_LC", "loc": [12, 9], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[23]_SB_LUT4_I2_1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[8]_SB_LUT4_I0_LC", "loc": [13, 9], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[8]_SB_LUT4_I0_LC", "loc": [13, 9], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[8]_SB_LUT4_I0_LC", "loc": [13, 9], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[8]_SB_LUT4_I0_LC", "loc": [13, 9], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[8]_SB_LUT4_I0_O[2]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00397__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [14, 9], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00397__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [14, 9], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00397__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [14, 9], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00397__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [14, 9], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00397__SB_DFFE_Q_D_SB_LUT4_O_I3[1]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [14, 9], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [14, 9], "port": "I1"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [14, 9], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [14, 9], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3[1]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_LC", "loc": [14, 10], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_LC", "loc": [14, 10], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_LC", "loc": [14, 10], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_LC", "loc": [14, 10], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_LC", "loc": [14, 11], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_LC", "loc": [14, 11], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_LC", "loc": [14, 11], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_LC", "loc": [14, 11], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00369__SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [14, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [14, 12], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [14, 12], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [14, 12], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [13, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [13, 12], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [13, 12], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [13, 12], "port": "O"}, "net": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_20_D_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [12, 11], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [12, 11], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [12, 11], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00282__SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [12, 11], "port": "O"}, "net": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_19_D_SB_LUT4_O_I2[1]", "to": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_LC", "loc": [12, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_LC", "loc": [12, 12], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_LC", "loc": [12, 12], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_LC", "loc": [12, 12], "port": "O"}, "net": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [12, 13], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [12, 13], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [12, 13], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [12, 13], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [12, 15], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [12, 15], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [12, 15], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [12, 15], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.cir_reg[16]_SB_LUT4_I0_O_SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [12, 16], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [12, 16], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [12, 16], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.cir_reg[18]_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [12, 16], "port": "O"}, "net": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_13_D_SB_LUT4_O_I2[1]", "to": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [11, 17], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [11, 17], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [11, 17], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [11, 17], "port": "O"}, "net": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_LC", "loc": [12, 18], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_LC", "loc": [12, 18], "port": "I1"}, "to": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_LC", "loc": [12, 18], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_LC", "loc": [12, 18], "port": "O"}, "net": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [11, 19], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [11, 19], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [11, 19], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [11, 19], "port": "O"}, "net": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [10, 19], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [10, 19], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [10, 19], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [10, 19], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_LC", "loc": [11, 19], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_LC", "loc": [11, 19], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_LC", "loc": [11, 19], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_LC", "loc": [11, 19], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00309__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [11, 19], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [11, 19], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [11, 19], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00369__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [11, 19], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00369__SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [12, 19], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [12, 19], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [12, 19], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [12, 19], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_I2[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_LC", "loc": [12, 19], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_LC", "loc": [12, 19], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_LC", "loc": [12, 19], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_LC", "loc": [12, 19], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU._00427__SB_LUT4_I0_1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[1]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00418__SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_LC", "loc": [13, 18], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00418__SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_LC", "loc": [13, 18], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU._00418__SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_LC", "loc": [13, 18], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU._00418__SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_LC", "loc": [13, 18], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.HSEL_d_SB_DFF_Q_D_SB_LUT4_O_I2[0]", "to": {"cell": "u_Hazard2_SoC.I2S.HSEL_d_SB_DFF_Q_D_SB_LUT4_O_LC", "loc": [14, 18], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "u_Hazard2_SoC.I2S.HSEL_d_SB_DFF_Q_D_SB_LUT4_O_LC", "loc": [14, 18], "port": "I1"}, "to": {"cell": "u_Hazard2_SoC.I2S.HSEL_d_SB_DFF_Q_D_SB_LUT4_O_LC", "loc": [14, 18], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "u_Hazard2_SoC.I2S.HSEL_d_SB_DFF_Q_D_SB_LUT4_O_LC", "loc": [14, 18], "port": "O"}, "net": "u_Hazard2_SoC.I2S.HSEL_d_SB_DFF_Q_D", "to": {"cell": "u_Hazard2_SoC.SPLITTER.sel_d_SB_DFFE_Q_DFFLC", "loc": [14, 15], "port": "I0"}, "type": "routing"}, {"delay": 1.2339999675750732, "from": {"cell": "u_Hazard2_SoC.SPLITTER.sel_d_SB_DFFE_Q_DFFLC", "loc": [14, 15], "port": "I0"}, "to": {"cell": "u_Hazard2_SoC.SPLITTER.sel_d_SB_DFFE_Q_DFFLC", "loc": [14, 15], "port": "I0"}, "type": "setup"}], "to": "posedge int_osc"}, {"from": "<async>", "path": [{"delay": 0, "from": {"cell": "DIN$sb_io", "loc": [16, 31], "port": "D_IN_0"}, "to": {"cell": "DIN$sb_io", "loc": [16, 31], "port": "D_IN_0"}, "type": "source"}, {"delay": 5.6370000839233398, "from": {"cell": "DIN$sb_io", "loc": [16, 31], "port": "D_IN_0"}, "net": "DIN$SB_IO_IN", "to": {"cell": "u_Hazard2_SoC.I2S.i2s_wrap.shift_reg_SB_DFFE_Q_31_DFFLC", "loc": [23, 16], "port": "I0"}, "type": "routing"}, {"delay": 1.2339999675750732, "from": {"cell": "u_Hazard2_SoC.I2S.i2s_wrap.shift_reg_SB_DFFE_Q_31_DFFLC", "loc": [23, 16], "port": "I0"}, "to": {"cell": "u_Hazard2_SoC.I2S.i2s_wrap.shift_reg_SB_DFFE_Q_31_DFFLC", "loc": [23, 16], "port": "I0"}, "type": "setup"}], "to": "posedge int_osc"}, {"from": "posedge int_osc", "path": [{"delay": 1.3899999856948853, "from": {"cell": "tx_SB_DFFESR_Q_DFFLC", "loc": [17, 4], "port": "O"}, "to": {"cell": "tx_SB_DFFESR_Q_DFFLC", "loc": [17, 4], "port": "O"}, "type": "clk-to-q"}, {"delay": 6.9489998817443848, "from": {"cell": "tx_SB_DFFESR_Q_DFFLC", "loc": [17, 4], "port": "O"}, "net": "tx$SB_IO_OUT", "to": {"cell": "tx$sb_io", "loc": [19, 31], "port": "D_OUT_0"}, "type": "routing"}], "to": "<async>"}], "fmax": {"int_osc": {"achieved": 7.0636935234069824, "constraint": 6.0000238418579102}}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, "ICESTORM_HFOSC": {"available": 1, "used": 1}, "ICESTORM_LC": {"available": 5280, "used": 5241}, "ICESTORM_LFOSC": {"available": 1, "used": 0}, "ICESTORM_PLL": {"available": 1, "used": 0}, "ICESTORM_RAM": {"available": 30, "used": 20}, "ICESTORM_SPRAM": {"available": 4, "used": 0}, "IO_I3C": {"available": 2, "used": 0}, "SB_GB": {"available": 8, "used": 8}, "SB_I2C": {"available": 2, "used": 0}, "SB_IO": {"available": 96, "used": 4}, "SB_LEDDA_IP": {"available": 1, "used": 0}, "SB_RGBA_DRV": {"available": 1, "used": 1}, "SB_SPI": {"available": 2, "used": 0}, "SB_WARMBOOT": {"available": 1, "used": 0}}}
