// Seed: 258223457
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1'h0 | !id_4) release id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_6
  );
endmodule
module module_2 (
    output wand id_0,
    output uwire id_1,
    input tri1 id_2,
    output supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_3 = 1 == id_2;
  notif1 primCall (id_3, id_5, id_2);
endmodule
