# MyRisc-V
A five stage CPU supports RISK-V 32I ISA inplemented in verilog
