

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling941b81fc23f2052087d1d5a6fb26e9d9  /home/pars/Documents/sim_5/bc_linear_base
Extracting PTX file and ptxas options    1: bc_linear_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_5/bc_linear_base
self exe links to: /home/pars/Documents/sim_5/bc_linear_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_5/bc_linear_base
Running md5sum using "md5sum /home/pars/Documents/sim_5/bc_linear_base "
self exe links to: /home/pars/Documents/sim_5/bc_linear_base
Extracting specific PTX file named bc_linear_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x55e29e974376, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bc_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x15d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE" from 0x15d to 0x15e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system3cpp3parE" from 0x15e to 0x15f (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust8cuda_cub3parE" from 0x15f to 0x160 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_1E" from 0x160 to 0x161 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_2E" from 0x161 to 0x162 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_3E" from 0x162 to 0x163 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_4E" from 0x163 to 0x164 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_5E" from 0x164 to 0x165 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_6E" from 0x165 to 0x166 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_7E" from 0x166 to 0x167 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_8E" from 0x167 to 0x168 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_9E" from 0x168 to 0x169 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders3_10E" from 0x169 to 0x16a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust3seqE" from 0x16a to 0x16b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6deviceE" from 0x16b to 0x16c (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x194 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20f (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN6thrust8cuda_cub4core5shmemE" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10initializeiPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6insert9Worklist2iPiS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13push_frontier9Worklist2Pii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12bc_normalizeiPff'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bc_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 93 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 15 bytes
GPGPU-Sim PTX: finished loading globals (128 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bc_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_' : regs=16, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_' : regs=6, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=465
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=385
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=433
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=381
GPGPU-Sim PTX: Kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' : regs=27, lmem=0, smem=0, cmem=424
GPGPU-Sim PTX: Kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' : regs=32, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z12bc_normalizeiPff' : regs=16, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z13push_frontier9Worklist2Pii' : regs=8, lmem=0, smem=0, cmem=396
GPGPU-Sim PTX: Kernel '_Z6insert9Worklist2iPiS0_' : regs=15, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z10initializeiPi' : regs=8, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_ : hostFun 0x0x55e29e97485f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_ : hostFun 0x0x55e29e974823, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_ : hostFun 0x0x55e29e9747f6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x55e29e9747c8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_ : hostFun 0x0x55e29e9747a2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x55e29e97474e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x55e29e97470c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x55e29e9746de, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_ : hostFun 0x0x55e29e9746b9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x55e29e974666, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x55e29e974625, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ : hostFun 0x0x55e29e97053a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ : hostFun 0x0x55e29e9702d6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12bc_normalizeiPff : hostFun 0x0x55e29e9700b9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13push_frontier9Worklist2Pii : hostFun 0x0x55e29e96ff36, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6insert9Worklist2iPiS0_ : hostFun 0x0x55e29e96fda4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10initializeiPi : hostFun 0x0x55e29e96fc0a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a74f; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a755; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system3cpp3parE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system3cpp3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system3cpp3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a8dc; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust8cuda_cub3parE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust8cuda_cub3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust8cuda_cub3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a756; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_1E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a757; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_2E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a758; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_3E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a759; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_4E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a75a; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_5E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a75b; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_6E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a75c; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_7E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a75d; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_8E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a75e; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_9E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a75f; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders3_10E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders3_10E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a754; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust3seqE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e29e98a96a; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6deviceE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6deviceE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6deviceE hostVar to name mapping
Betweenness Centrality by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/germany_osm.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 11548845 |E| 12369181
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e2d2ebc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2eb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e29e96fc0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10initializeiPi'...
GPGPU-Sim PTX: reconvergence points for _Z10initializeiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (bc_linear_base.1.sm_75.ptx:60) @%p1 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x068 (bc_linear_base.1.sm_75.ptx:69) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10initializeiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10initializeiPi'.
GPGPU-Sim PTX: pushing kernel '_Z10initializeiPi' to stream 0, gridDim= (45113,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z10initializeiPi'
Destroy streams for kernel 1: size 0
kernel_name = _Z10initializeiPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 189893
gpu_sim_insn = 150135732
gpu_ipc =     790.6333
gpu_tot_sim_cycle = 189893
gpu_tot_sim_insn = 150135732
gpu_tot_ipc =     790.6333
gpu_tot_issued_cta = 45113
gpu_occupancy = 83.2208% 
gpu_tot_occupancy = 83.2208% 
max_total_param_size = 0
gpu_stall_dramfull = 76121
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.6022
partiton_level_parallism_total  =       7.6022
partiton_level_parallism_util =       7.8750
partiton_level_parallism_util_total  =       7.8750
L2_BW  =     332.0644 GB/Sec
L2_BW_total  =     332.0644 GB/Sec
gpu_total_sim_rate=72529

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 47968, Miss = 47968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29371
	L1D_cache_core[1]: Access = 48224, Miss = 48224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29224
	L1D_cache_core[2]: Access = 48160, Miss = 48160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28318
	L1D_cache_core[3]: Access = 47584, Miss = 47584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29614
	L1D_cache_core[4]: Access = 48000, Miss = 48000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29238
	L1D_cache_core[5]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28854
	L1D_cache_core[6]: Access = 48224, Miss = 48224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29027
	L1D_cache_core[7]: Access = 48672, Miss = 48672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27824
	L1D_cache_core[8]: Access = 48544, Miss = 48544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28087
	L1D_cache_core[9]: Access = 48096, Miss = 48096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28816
	L1D_cache_core[10]: Access = 47968, Miss = 47968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28463
	L1D_cache_core[11]: Access = 47840, Miss = 47840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29048
	L1D_cache_core[12]: Access = 47584, Miss = 47584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29525
	L1D_cache_core[13]: Access = 47712, Miss = 47712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29000
	L1D_cache_core[14]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28617
	L1D_cache_core[15]: Access = 48256, Miss = 48256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28726
	L1D_cache_core[16]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29829
	L1D_cache_core[17]: Access = 48096, Miss = 48096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28559
	L1D_cache_core[18]: Access = 48576, Miss = 48576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28510
	L1D_cache_core[19]: Access = 48576, Miss = 48576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28226
	L1D_cache_core[20]: Access = 48544, Miss = 48544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28498
	L1D_cache_core[21]: Access = 47360, Miss = 47360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29284
	L1D_cache_core[22]: Access = 47520, Miss = 47520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29459
	L1D_cache_core[23]: Access = 47670, Miss = 47670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28720
	L1D_cache_core[24]: Access = 48192, Miss = 48192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28665
	L1D_cache_core[25]: Access = 48480, Miss = 48480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28198
	L1D_cache_core[26]: Access = 48032, Miss = 48032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28745
	L1D_cache_core[27]: Access = 48640, Miss = 48640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28174
	L1D_cache_core[28]: Access = 48640, Miss = 48640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27995
	L1D_cache_core[29]: Access = 48736, Miss = 48736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28308
	L1D_total_cache_accesses = 1443606
	L1D_total_cache_misses = 1443606
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 862922
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 862922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1082704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443606

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 862922
ctas_completed 45113, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5250, 5250, 5250, 5250, 5250, 5250, 5250, 5250, 5264, 5264, 5264, 5264, 5264, 5264, 5264, 5264, 
gpgpu_n_tot_thrd_icount = 161684672
gpgpu_n_tot_w_icount = 5052646
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 1443606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 11548845
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23097856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:957121	W0_Idle:12403766	W0_Scoreboard:3760155	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:5	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5052641
single_issue_nums: WS0:1263164	WS1:1263164	WS2:1263159	WS3:1263159	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57744240 {40:1443606,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11548848 {8:1443606,}
maxmflatency = 603 
max_icnt2mem_latency = 403 
maxmrqlatency = 1500 
max_icnt2sh_latency = 135 
averagemflatency = 330 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 396 
avg_icnt2sh_latency = 5 
mrq_lat_table:20923 	48 	125 	315 	595 	4537 	46395 	50653 	108931 	94737 	6505 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	342386 	1099751 	1469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1279986 	152243 	8693 	2684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	935138 	289639 	132097 	57349 	26665 	2712 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17542     17520     16147     16139     16564     16550     16357     16361     16849     16856     16702     16708     17193     17201     17013     17011 
dram[1]:     17519     17543     16143     16153     16554     16579     16366     16371     16858     16868     16711     16717     17201     17208     17015     17023 
dram[2]:     17548     17522     16166     16169     16578     16568     16376     16379     16871     16878     16719     16726     17209     17214     17028     17033 
dram[3]:     17535     17546     16169     16170     16581     16578     16379     16379     16882     16874     16725     16726     17214     17216     17033     17034 
dram[4]:     17510     17514     16147     16139     16564     16550     16357     16361     16864     16877     16702     16706     17203     17206     17017     17021 
dram[5]:     17518     17522     16143     16153     16554     16569     16366     16371     16861     16876     16717     16715     17205     17213     17025     17029 
dram[6]:     17528     17531     16166     16169     16574     16568     16376     16379     16889     16896     16722     16733     17218     17222     17033     17035 
dram[7]:     17531     17529     16169     16170     16579     16576     16379     16379     16882     16896     16726     16728     17226     17226     17036     17037 
dram[8]:     17553     17555     16173     16168     16568     16579     16403     16395     16862     16856     16702     16710     17203     17210     17019     17023 
dram[9]:     17560     17568     16151     16152     16579     16582     16399     16407     16861     16874     16715     16718     17209     17221     17026     17029 
dram[10]:     17573     17576     16162     16165     16587     16590     16411     16415     16872     16875     16724     16730     17225     17231     17041     17046 
dram[11]:     17576     17576     16175     16168     16589     16591     16416     16417     16880     16879     16724     16728     17232     17233     17047     17047 
average row accesses per activate:
dram[0]: 16.000000 16.000000 15.871560 15.871560 15.863636 15.863636 15.936363 15.927273 15.917431 15.926605 15.935780 15.926605 15.944954 15.963303 15.981651 15.981651 
dram[1]: 16.000000 16.000000 15.871560 15.871560 15.863636 15.863636 15.909091 15.918181 15.908257 15.917431 15.935780 15.944954 15.981651 15.972477 15.981651 15.981651 
dram[2]: 16.000000 16.000000 15.871560 15.871560 16.000000 16.000000 15.918181 15.918181 15.926605 15.899082 15.926605 15.926605 15.944954 15.963303 15.990826 16.000000 
dram[3]: 15.981482 15.981482 15.871560 15.871560 16.000000 16.000000 15.890909 15.890909 15.935780 15.935780 15.944954 15.963303 15.981651 15.972477 15.963303 15.963303 
dram[4]: 16.000000 16.000000 15.871560 15.871560 15.863636 15.863636 15.909091 15.918181 15.944954 15.935780 15.935780 15.944954 15.944954 15.954128 15.963303 15.972477 
dram[5]: 16.000000 16.000000 15.871560 15.871560 16.000000 16.000000 15.890909 15.890909 15.917431 15.917431 15.935780 15.926605 15.954128 15.963303 16.000000 16.000000 
dram[6]: 15.990741 15.990741 15.871560 15.871560 16.000000 16.000000 15.881818 15.881818 15.935780 15.944954 15.935780 15.935780 15.963303 15.963303 15.981651 15.981651 
dram[7]: 16.000000 16.000000 15.871560 15.871560 16.000000 16.000000 15.881818 15.890909 15.926605 15.926605 15.935780 15.926605 15.954128 15.963303 15.990826 15.990826 
dram[8]: 16.000000 16.000000 15.880733 15.880733 15.863636 15.863636 15.918181 15.918181 15.935780 15.935780 15.926605 15.926605 15.963303 15.963303 15.972477 15.972477 
dram[9]: 16.000000 16.000000 15.880733 15.880733 15.863636 15.863636 15.927273 15.909091 15.926605 15.926605 15.944954 15.944954 15.954128 15.954128 15.972477 15.972477 
dram[10]: 16.000000 16.000000 15.871560 15.871560 16.000000 16.000000 15.881818 15.881818 15.926605 15.926605 15.954128 15.954128 15.963303 15.972477 15.972477 15.972477 
dram[11]: 16.000000 16.000000 15.880733 15.880733 15.863636 15.863636 15.900000 15.909091 15.917431 15.917431 15.954128 15.954128 15.963303 15.954128 15.972477 15.972477 
average row locality = 333764/20940 = 15.939064
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      6912      6912      6920      6920      6988      6984      7040      7040      6976      6976      6976      6976      6976      6976      6976      6976 
dram[1]:      6912      6912      6920      6920      6992      6984      7040      7040      6976      6976      6976      6976      6976      6976      6976      6976 
dram[2]:      6912      6912      6920      6920      6976      6976      7040      7040      6976      6976      6976      6976      6976      6976      6976      6976 
dram[3]:      6912      6912      6920      6920      6976      6976      7040      7036      6976      6976      6976      6976      6976      6976      6976      6976 
dram[4]:      6912      6912      6920      6920      6980      6984      7040      7040      6976      6976      6976      6976      6976      6976      6976      6976 
dram[5]:      6912      6912      6920      6920      6976      6976      7040      7032      6976      6976      6976      6976      6976      6976      6976      6976 
dram[6]:      6912      6912      6920      6920      6976      6976      7036      7032      6976      6976      6976      6976      6976      6976      6976      6976 
dram[7]:      6912      6912      6920      6920      6976      6976      7032      7036      6976      6976      6976      6976      6976      6976      6976      6976 
dram[8]:      6912      6912      6924      6924      6988      6984      7036      7040      6976      6976      6976      6976      6976      6976      6976      6976 
dram[9]:      6912      6912      6924      6924      6984      6984      7040      7040      6976      6976      6976      6976      6976      6976      6976      6976 
dram[10]:      6912      6912      6924      6924      6976      6976      7036      7032      6976      6976      6976      6976      6976      6976      6976      6976 
dram[11]:      6912      6912      6924      6924      6980      6980      7040      7040      6976      6976      6976      6976      6976      6976      6976      6976 
total dram writes = 1338128
bank skew: 7040/6912 = 1.02
chip skew: 111528/111492 = 1.00
average mf latency per bank:
dram[0]:        275       276       274       275       274       275       273       275       275       276       275       275       273       273       273       273
dram[1]:        283       288       283       288       283       290       283       288       284       290       283       289       281       287       280       285
dram[2]:        428       434       425       432       424       432       423       429       425       431       426       432       422       428       424       430
dram[3]:        414       420       413       419       412       417       409       415       410       416       410       416       409       414       409       415
dram[4]:        390       383       389       383       387       380       386       379       388       381       387       381       384       377       385       378
dram[5]:        313       331       313       330       313       331       312       330       313       331       314       331       310       327       309       327
dram[6]:        287       288       286       288       287       290       286       288       287       290       286       288       283       286       284       285
dram[7]:        447       441       447       440       445       439       444       437       445       439       446       439       441       435       442       437
dram[8]:        375       380       375       380       373       378       370       376       372       378       373       379       369       375       371       376
dram[9]:        275       281       276       280       276       281       276       280       276       281       276       279       273       278       274       279
dram[10]:        425       430       423       429       421       427       421       427       421       427       421       427       419       424       419       423
dram[11]:        362       368       360       366       359       366       357       362       359       364       356       362       357       362       357       363
maximum mf latency per bank:
dram[0]:        464       464       587       466       595       598       603       602       596       588       476       470       481       475       449       449
dram[1]:        468       496       449       486       591       593       599       598       588       592       465       460       465       483       443       471
dram[2]:        497       515       500       500       594       599       603       601       595       595       499       498       496       509       531       533
dram[3]:        477       476       478       580       599       593       601       595       595       588       480       486       478       484       485       489
dram[4]:        475       470       587       456       595       598       603       602       596       588       485       475       481       475       469       464
dram[5]:        389       394       406       402       591       593       599       598       588       592       465       435       465       459       381       397
dram[6]:        470       477       470       470       594       599       603       601       595       595       466       470       471       470       474       473
dram[7]:        507       493       518       580       599       593       601       595       595       588       521       508       516       512       506       503
dram[8]:        482       484       588       461       595       599       603       602       596       588       476       470       481       475       458       459
dram[9]:        493       493       466       465       592       594       599       598       588       592       472       487       481       472       480       461
dram[10]:        481       478       480       486       595       600       603       601       595       595       482       491       487       498       494       501
dram[11]:        502       495       459       581       600       594       601       595       595       588       467       480       466       467       458       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 69): 
Ready @ 189557 -   mf: uid=4290341, sid4294967295:w4294967295, part=0, addr=0xd3459880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189461), 
Ready @ 189562 -   mf: uid=4290564, sid4294967295:w4294967295, part=0, addr=0xd345a400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189466), 
Ready @ 189562 -   mf: uid=4290593, sid4294967295:w4294967295, part=0, addr=0xd345a480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189466), 
Ready @ 189570 -   mf: uid=4291270, sid4294967295:w4294967295, part=0, addr=0xd345bc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189474), 
Ready @ 189576 -   mf: uid=4291367, sid4294967295:w4294967295, part=0, addr=0xd345bc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189480), 
Ready @ 189582 -   mf: uid=4291366, sid4294967295:w4294967295, part=0, addr=0xd345b000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189486), 
Ready @ 189593 -   mf: uid=4291588, sid4294967295:w4294967295, part=0, addr=0xd345d480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189497), 
Ready @ 189604 -   mf: uid=4291535, sid4294967295:w4294967295, part=0, addr=0xd345d400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189508), 
Ready @ 189615 -   mf: uid=4291722, sid4294967295:w4294967295, part=0, addr=0xd345b080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189519), 
Ready @ 189616 -   mf: uid=4291843, sid4294967295:w4294967295, part=0, addr=0xd345e000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189520), 
Ready @ 189618 -   mf: uid=4291911, sid4294967295:w4294967295, part=0, addr=0xd345e080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189522), 
Ready @ 189620 -   mf: uid=4292063, sid4294967295:w4294967295, part=0, addr=0xd345ec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189524), 
Ready @ 189630 -   mf: uid=4292148, sid4294967295:w4294967295, part=0, addr=0xd345ec80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189534), 
Ready @ 189632 -   mf: uid=4292275, sid4294967295:w4294967295, part=0, addr=0xd345c800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189536), 
Ready @ 189655 -   mf: uid=4292358, sid4294967295:w4294967295, part=0, addr=0xd345c880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189559), 
Ready @ 189657 -   mf: uid=4292552, sid4294967295:w4294967295, part=0, addr=0xd345f800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189561), 
Ready @ 189668 -   mf: uid=4292629, sid4294967295:w4294967295, part=0, addr=0xd345f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189572), 
Ready @ 189669 -   mf: uid=4292719, sid4294967295:w4294967295, part=0, addr=0xd3460400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189573), 
Ready @ 189680 -   mf: uid=4292964, sid4294967295:w4294967295, part=0, addr=0xd3460480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189584), 
Ready @ 189691 -   mf: uid=4292905, sid4294967295:w4294967295, part=0, addr=0xd3461000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189595), 
Ready @ 189693 -   mf: uid=4293049, sid4294967295:w4294967295, part=0, addr=0xd3461080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189597), 
Ready @ 189694 -   mf: uid=4293672, sid4294967295:w4294967295, part=0, addr=0xd3462800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189598), 
Ready @ 189696 -   mf: uid=4293862, sid4294967295:w4294967295, part=0, addr=0xd3463480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189600), 
Ready @ 189698 -   mf: uid=4293785, sid4294967295:w4294967295, part=0, addr=0xd3463400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189602), 
Ready @ 189708 -   mf: uid=4294097, sid4294967295:w4294967295, part=0, addr=0xd344c080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189612), 
Ready @ 189719 -   mf: uid=4294165, sid4294967295:w4294967295, part=0, addr=0xd3461c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189623), 
Ready @ 189730 -   mf: uid=4294201, sid4294967295:w4294967295, part=0, addr=0xd3462880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189634), 
Ready @ 189732 -   mf: uid=4294313, sid4294967295:w4294967295, part=0, addr=0xd344c000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189636), 
Ready @ 189746 -   mf: uid=4294390, sid4294967295:w4294967295, part=0, addr=0xd3461c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189650), 
Ready @ 189747 -   mf: uid=4294828, sid4294967295:w4294967295, part=0, addr=0xd344d800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189651), 
Ready @ 189758 -   mf: uid=4294757, sid4294967295:w4294967295, part=0, addr=0xd344cc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189662), 
Ready @ 189759 -   mf: uid=4295359, sid4294967295:w4294967295, part=0, addr=0xd344cc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189663), 
Ready @ 189759 -   mf: uid=4294927, sid4294967295:w4294967295, part=0, addr=0xd344d880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189663), 
Ready @ 189760 -   mf: uid=4295453, sid4294967295:w4294967295, part=0, addr=0xd344fc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189664), 
Ready @ 189774 -   mf: uid=4295511, sid4294967295:w4294967295, part=0, addr=0xd344fc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189678), 
Ready @ 189776 -   mf: uid=4295627, sid4294967295:w4294967295, part=0, addr=0xd3450800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189680), 
Ready @ 189786 -   mf: uid=4295707, sid4294967295:w4294967295, part=0, addr=0xd3450880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189690), 
Ready @ 189797 -   mf: uid=4296048, sid4294967295:w4294967295, part=0, addr=0xd3451400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189701), 
Ready @ 189808 -   mf: uid=4296164, sid4294967295:w4294967295, part=0, addr=0xd3451480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189712), 
Ready @ 189810 -   mf: uid=4296508, sid4294967295:w4294967295, part=0, addr=0xd344f000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189714), 
Ready @ 189811 -   mf: uid=4296535, sid4294967295:w4294967295, part=0, addr=0xd344f080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189715), 
Ready @ 189813 -   mf: uid=4296628, sid4294967295:w4294967295, part=0, addr=0xd344e400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189717), 
Ready @ 189824 -   mf: uid=4296629, sid4294967295:w4294967295, part=0, addr=0xd344e480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189728), 
Ready @ 189835 -   mf: uid=4296711, sid4294967295:w4294967295, part=0, addr=0xd3452000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189739), 
Ready @ 189846 -   mf: uid=4296756, sid4294967295:w4294967295, part=0, addr=0xd3452080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189750), 
Ready @ 189847 -   mf: uid=4297044, sid4294967295:w4294967295, part=0, addr=0xd3454400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189751), 
Ready @ 189858 -   mf: uid=4297092, sid4294967295:w4294967295, part=0, addr=0xd3454480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189762), 
Ready @ 189860 -   mf: uid=4297632, sid4294967295:w4294967295, part=0, addr=0xd3455000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189764), 
Ready @ 189871 -   mf: uid=4297693, sid4294967295:w4294967295, part=0, addr=0xd3455080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189775), 
Ready @ 189875 -   mf: uid=4297970, sid4294967295:w4294967295, part=0, addr=0xd3452c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189779), 
Ready @ 189886 -   mf: uid=4297826, sid4294967295:w4294967295, part=0, addr=0xd3452c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189790), 
Ready @ 189888 -   mf: uid=4298344, sid4294967295:w4294967295, part=0, addr=0xd3456800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189792), 
Ready @ 189889 -   mf: uid=4298328, sid4294967295:w4294967295, part=0, addr=0xd3455c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189793), 
Ready @ 189891 -   mf: uid=4298468, sid4294967295:w4294967295, part=0, addr=0xd3453800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189795), 
Ready @ 189902 -   mf: uid=4298446, sid4294967295:w4294967295, part=0, addr=0xd3456880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189806), 
Ready @ 189913 -   mf: uid=4298575, sid4294967295:w4294967295, part=0, addr=0xd3455c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189817), 
Ready @ 189924 -   mf: uid=4298774, sid4294967295:w4294967295, part=0, addr=0xd3440c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189828), 
Ready @ 189932 -   mf: uid=4298805, sid4294967295:w4294967295, part=0, addr=0xd3457400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189836), 
Ready @ 189939 -   mf: uid=4298905, sid4294967295:w4294967295, part=0, addr=0xd3453880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189843), 
Ready @ 189944 -   mf: uid=4299074, sid4294967295:w4294967295, part=0, addr=0xd3440c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189848), 
Ready @ 189952 -   mf: uid=4299051, sid4294967295:w4294967295, part=0, addr=0xd3457480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189856), 
Ready @ 189956 -   mf: uid=4299169, sid4294967295:w4294967295, part=0, addr=0xd3440000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189860), 
Ready @ 189964 -   mf: uid=4299282, sid4294967295:w4294967295, part=0, addr=0xd3440080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189868), 
Ready @ 189969 -   mf: uid=4299371, sid4294967295:w4294967295, part=0, addr=0xd3441800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189873), 
Ready @ 189977 -   mf: uid=4299438, sid4294967295:w4294967295, part=0, addr=0xd3441880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189881), 
Ready @ 189977 -   mf: uid=4299763, sid4294967295:w4294967295, part=0, addr=0xd3442400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189881), 
Ready @ 189978 -   mf: uid=4299862, sid4294967295:w4294967295, part=0, addr=0xd3442480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189882), 
Ready @ 189981 -   mf: uid=4300209, sid4294967295:w4294967295, part=0, addr=0xd3443000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189885), 
Ready @ 189985 -   mf: uid=4300328, sid4294967295:w4294967295, part=0, addr=0xd3443080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189889), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=486973 n_nop=372276 n_act=1745 n_pre=1730 n_ref_event=0 n_req=27881 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=111235 bw_util=0.9137
n_activity=445103 dram_eff=0.9996
bk0: 0a 226703i bk1: 0a 223501i bk2: 0a 169394i bk3: 0a 170636i bk4: 0a 226189i bk5: 0a 225183i bk6: 0a 177879i bk7: 0a 173792i bk8: 0a 234657i bk9: 0a 230513i bk10: 0a 181490i bk11: 0a 182984i bk12: 0a 226476i bk13: 0a 220991i bk14: 0a 170906i bk15: 0a 170673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937233
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937233
Bank_Level_Parallism = 10.352701
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.465748
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.913685 
total_CMD = 486973 
util_bw = 444940 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 41956 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 486973 
n_nop = 372276 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 111235 
n_act = 1745 
n_pre = 1730 
n_ref = 0 
n_req = 27881 
total_req = 111235 

Dual Bus Interface Util: 
issued_total_row = 3475 
issued_total_col = 111235 
Row_Bus_Util =  0.007136 
CoL_Bus_Util = 0.228421 
Either_Row_CoL_Bus_Util = 0.235531 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000113 
queue_avg = 58.099754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.0998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 60): 
Ready @ 189594 -   mf: uid=4291241, sid4294967295:w4294967295, part=1, addr=0xd345b100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189498), 
Ready @ 189605 -   mf: uid=4290522, sid4294967295:w4294967295, part=1, addr=0xd3459980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189509), 
Ready @ 189607 -   mf: uid=4291419, sid4294967295:w4294967295, part=1, addr=0xd345bd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189511), 
Ready @ 189618 -   mf: uid=4290864, sid4294967295:w4294967295, part=1, addr=0xd345a580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189522), 
Ready @ 189619 -   mf: uid=4291652, sid4294967295:w4294967295, part=1, addr=0xd345d500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189523), 
Ready @ 189630 -   mf: uid=4291498, sid4294967295:w4294967295, part=1, addr=0xd345bd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189534), 
Ready @ 189638 -   mf: uid=4291967, sid4294967295:w4294967295, part=1, addr=0xd345e100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189542), 
Ready @ 189649 -   mf: uid=4291723, sid4294967295:w4294967295, part=1, addr=0xd345b180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189553), 
Ready @ 189650 -   mf: uid=4292229, sid4294967295:w4294967295, part=1, addr=0xd345ed00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189554), 
Ready @ 189661 -   mf: uid=4291821, sid4294967295:w4294967295, part=1, addr=0xd345d580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189565), 
Ready @ 189674 -   mf: uid=4292400, sid4294967295:w4294967295, part=1, addr=0xd345c900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189578), 
Ready @ 189675 -   mf: uid=4292064, sid4294967295:w4294967295, part=1, addr=0xd345e180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189579), 
Ready @ 189686 -   mf: uid=4292739, sid4294967295:w4294967295, part=1, addr=0xd345f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189590), 
Ready @ 189697 -   mf: uid=4292312, sid4294967295:w4294967295, part=1, addr=0xd345c980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189601), 
Ready @ 189708 -   mf: uid=4292821, sid4294967295:w4294967295, part=1, addr=0xd3460500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189612), 
Ready @ 189719 -   mf: uid=4292401, sid4294967295:w4294967295, part=1, addr=0xd345ed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189623), 
Ready @ 189730 -   mf: uid=4293153, sid4294967295:w4294967295, part=1, addr=0xd3461100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189634), 
Ready @ 189741 -   mf: uid=4292906, sid4294967295:w4294967295, part=1, addr=0xd345f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189645), 
Ready @ 189752 -   mf: uid=4293580, sid4294967295:w4294967295, part=1, addr=0xd3462900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189656), 
Ready @ 189763 -   mf: uid=4293263, sid4294967295:w4294967295, part=1, addr=0xd3461180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189667), 
Ready @ 189775 -   mf: uid=4293917, sid4294967295:w4294967295, part=1, addr=0xd3463500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189679), 
Ready @ 189786 -   mf: uid=4293467, sid4294967295:w4294967295, part=1, addr=0xd3460580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189690), 
Ready @ 189786 -   mf: uid=4294202, sid4294967295:w4294967295, part=1, addr=0xd344c100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189690), 
Ready @ 189789 -   mf: uid=4293985, sid4294967295:w4294967295, part=1, addr=0xd3463580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189693), 
Ready @ 189791 -   mf: uid=4294351, sid4294967295:w4294967295, part=1, addr=0xd3461d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189695), 
Ready @ 189792 -   mf: uid=4294071, sid4294967295:w4294967295, part=1, addr=0xd3462980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189696), 
Ready @ 189794 -   mf: uid=4295015, sid4294967295:w4294967295, part=1, addr=0xd344d900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189698), 
Ready @ 189795 -   mf: uid=4294352, sid4294967295:w4294967295, part=1, addr=0xd344c180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189699), 
Ready @ 189805 -   mf: uid=4295378, sid4294967295:w4294967295, part=1, addr=0xd344cd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189709), 
Ready @ 189809 -   mf: uid=4294419, sid4294967295:w4294967295, part=1, addr=0xd3461d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189713), 
Ready @ 189817 -   mf: uid=4295605, sid4294967295:w4294967295, part=1, addr=0xd344fd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189721), 
Ready @ 189819 -   mf: uid=4295016, sid4294967295:w4294967295, part=1, addr=0xd344cd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189723), 
Ready @ 189830 -   mf: uid=4295740, sid4294967295:w4294967295, part=1, addr=0xd344e500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189734), 
Ready @ 189831 -   mf: uid=4295184, sid4294967295:w4294967295, part=1, addr=0xd344d980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189735), 
Ready @ 189842 -   mf: uid=4296017, sid4294967295:w4294967295, part=1, addr=0xd3450900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189746), 
Ready @ 189844 -   mf: uid=4295802, sid4294967295:w4294967295, part=1, addr=0xd344fd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189748), 
Ready @ 189847 -   mf: uid=4296304, sid4294967295:w4294967295, part=1, addr=0xd3451500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189751), 
Ready @ 189848 -   mf: uid=4296018, sid4294967295:w4294967295, part=1, addr=0xd3450980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189752), 
Ready @ 189861 -   mf: uid=4296450, sid4294967295:w4294967295, part=1, addr=0xd344f100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189765), 
Ready @ 189866 -   mf: uid=4296366, sid4294967295:w4294967295, part=1, addr=0xd3451580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189770), 
Ready @ 189873 -   mf: uid=4296862, sid4294967295:w4294967295, part=1, addr=0xd3452100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189777), 
Ready @ 189886 -   mf: uid=4296606, sid4294967295:w4294967295, part=1, addr=0xd344e580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189790), 
Ready @ 189891 -   mf: uid=4297195, sid4294967295:w4294967295, part=1, addr=0xd3454500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189795), 
Ready @ 189898 -   mf: uid=4296687, sid4294967295:w4294967295, part=1, addr=0xd344f180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189802), 
Ready @ 189903 -   mf: uid=4297748, sid4294967295:w4294967295, part=1, addr=0xd3455100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189807), 
Ready @ 189911 -   mf: uid=4296921, sid4294967295:w4294967295, part=1, addr=0xd3452180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189815), 
Ready @ 189916 -   mf: uid=4298103, sid4294967295:w4294967295, part=1, addr=0xd3452d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189820), 
Ready @ 189923 -   mf: uid=4297316, sid4294967295:w4294967295, part=1, addr=0xd3454580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189827), 
Ready @ 189928 -   mf: uid=4298382, sid4294967295:w4294967295, part=1, addr=0xd3455d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189832), 
Ready @ 189936 -   mf: uid=4297806, sid4294967295:w4294967295, part=1, addr=0xd3455180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189840), 
Ready @ 189940 -   mf: uid=4298536, sid4294967295:w4294967295, part=1, addr=0xd3456900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189844), 
Ready @ 189948 -   mf: uid=4298022, sid4294967295:w4294967295, part=1, addr=0xd3452d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189852), 
Ready @ 189950 -   mf: uid=4298645, sid4294967295:w4294967295, part=1, addr=0xd3453900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189854), 
Ready @ 189950 -   mf: uid=4298576, sid4294967295:w4294967295, part=1, addr=0xd3455d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189854), 
Ready @ 189961 -   mf: uid=4298906, sid4294967295:w4294967295, part=1, addr=0xd3440d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189865), 
Ready @ 189962 -   mf: uid=4298667, sid4294967295:w4294967295, part=1, addr=0xd3456980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189866), 
Ready @ 189973 -   mf: uid=4298981, sid4294967295:w4294967295, part=1, addr=0xd3440100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189877), 
Ready @ 189984 -   mf: uid=4298907, sid4294967295:w4294967295, part=1, addr=0xd3453980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189888), 
Ready @ 189985 -   mf: uid=4299170, sid4294967295:w4294967295, part=1, addr=0xd3457500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189889), 
Ready @ 189987 -   mf: uid=4299100, sid4294967295:w4294967295, part=1, addr=0xd3457580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189891), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=486973 n_nop=372289 n_act=1745 n_pre=1730 n_ref_event=0 n_req=27882 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=111229 bw_util=0.9136
n_activity=445061 dram_eff=0.9997
bk0: 0a 221106i bk1: 0a 219794i bk2: 0a 171319i bk3: 0a 173050i bk4: 0a 219726i bk5: 0a 223647i bk6: 0a 172308i bk7: 0a 176623i bk8: 0a 231448i bk9: 0a 231912i bk10: 0a 177554i bk11: 0a 176119i bk12: 0a 220387i bk13: 0a 223292i bk14: 0a 171678i bk15: 0a 172762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937235
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937235
Bank_Level_Parallism = 10.417360
Bank_Level_Parallism_Col = 10.315795
Bank_Level_Parallism_Ready = 7.518853
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995463 

BW Util details:
bwutil = 0.913636 
total_CMD = 486973 
util_bw = 444913 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 41980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 486973 
n_nop = 372289 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 111229 
n_act = 1745 
n_pre = 1730 
n_ref = 0 
n_req = 27882 
total_req = 111229 

Dual Bus Interface Util: 
issued_total_row = 3475 
issued_total_col = 111229 
Row_Bus_Util =  0.007136 
CoL_Bus_Util = 0.228409 
Either_Row_CoL_Bus_Util = 0.235504 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000174 
queue_avg = 58.103882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.1039
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 32): 
Ready @ 189774 -   mf: uid=4293647, sid4294967295:w4294967295, part=2, addr=0xd3458200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189678), 
Ready @ 189775 -   mf: uid=4293648, sid4294967295:w4294967295, part=2, addr=0xd3458280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189679), 
Ready @ 189775 -   mf: uid=4293837, sid4294967295:w4294967295, part=2, addr=0xd3458e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189679), 
Ready @ 189776 -   mf: uid=4293811, sid4294967295:w4294967295, part=2, addr=0xd3458e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189680), 
Ready @ 189790 -   mf: uid=4293986, sid4294967295:w4294967295, part=2, addr=0xd3459a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189694), 
Ready @ 189792 -   mf: uid=4294086, sid4294967295:w4294967295, part=2, addr=0xd3459a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189696), 
Ready @ 189802 -   mf: uid=4294203, sid4294967295:w4294967295, part=2, addr=0xd345a600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189706), 
Ready @ 189813 -   mf: uid=4294265, sid4294967295:w4294967295, part=2, addr=0xd345a680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189717), 
Ready @ 189824 -   mf: uid=4294429, sid4294967295:w4294967295, part=2, addr=0xd345be00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189728), 
Ready @ 189835 -   mf: uid=4294474, sid4294967295:w4294967295, part=2, addr=0xd345b280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189739), 
Ready @ 189846 -   mf: uid=4294716, sid4294967295:w4294967295, part=2, addr=0xd345b200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189750), 
Ready @ 189859 -   mf: uid=4294773, sid4294967295:w4294967295, part=2, addr=0xd345be80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189763), 
Ready @ 189871 -   mf: uid=4294847, sid4294967295:w4294967295, part=2, addr=0xd345d600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189775), 
Ready @ 189885 -   mf: uid=4294899, sid4294967295:w4294967295, part=2, addr=0xd345d680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189789), 
Ready @ 189896 -   mf: uid=4295117, sid4294967295:w4294967295, part=2, addr=0xd345e200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189800), 
Ready @ 189898 -   mf: uid=4295141, sid4294967295:w4294967295, part=2, addr=0xd345e280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189802), 
Ready @ 189909 -   mf: uid=4295424, sid4294967295:w4294967295, part=2, addr=0xd345ca00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189813), 
Ready @ 189910 -   mf: uid=4295425, sid4294967295:w4294967295, part=2, addr=0xd345ca80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189814), 
Ready @ 189921 -   mf: uid=4295648, sid4294967295:w4294967295, part=2, addr=0xd345ee00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189825), 
Ready @ 189923 -   mf: uid=4295708, sid4294967295:w4294967295, part=2, addr=0xd345ee80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189827), 
Ready @ 189927 -   mf: uid=4296165, sid4294967295:w4294967295, part=2, addr=0xd345fa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189831), 
Ready @ 189930 -   mf: uid=4296424, sid4294967295:w4294967295, part=2, addr=0xd345fa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189834), 
Ready @ 189932 -   mf: uid=4296668, sid4294967295:w4294967295, part=2, addr=0xd3460600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189836), 
Ready @ 189933 -   mf: uid=4296888, sid4294967295:w4294967295, part=2, addr=0xd3460680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189837), 
Ready @ 189935 -   mf: uid=4297062, sid4294967295:w4294967295, part=2, addr=0xd3461200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189839), 
Ready @ 189937 -   mf: uid=4297352, sid4294967295:w4294967295, part=2, addr=0xd3461280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189841), 
Ready @ 189948 -   mf: uid=4297573, sid4294967295:w4294967295, part=2, addr=0xd3463600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189852), 
Ready @ 189958 -   mf: uid=4297734, sid4294967295:w4294967295, part=2, addr=0xd3462a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189862), 
Ready @ 189969 -   mf: uid=4297917, sid4294967295:w4294967295, part=2, addr=0xd3462a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189873), 
Ready @ 189971 -   mf: uid=4298145, sid4294967295:w4294967295, part=2, addr=0xd3463680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189875), 
Ready @ 189982 -   mf: uid=4298222, sid4294967295:w4294967295, part=2, addr=0xd3461e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189886), 
Ready @ 189983 -   mf: uid=4298397, sid4294967295:w4294967295, part=2, addr=0xd3461e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189887), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=486973 n_nop=372295 n_act=1744 n_pre=1728 n_ref_event=0 n_req=27876 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=111219 bw_util=0.9136
n_activity=445027 dram_eff=0.9997
bk0: 0a 233528i bk1: 0a 230292i bk2: 0a 176380i bk3: 0a 172417i bk4: 0a 222070i bk5: 0a 224546i bk6: 0a 180328i bk7: 0a 177059i bk8: 0a 232524i bk9: 0a 232367i bk10: 0a 177932i bk11: 0a 174958i bk12: 0a 229567i bk13: 0a 227950i bk14: 0a 175625i bk15: 0a 174070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937293
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937293
Bank_Level_Parallism = 10.287574
Bank_Level_Parallism_Col = 10.169210
Bank_Level_Parallism_Ready = 7.411863
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995626 

BW Util details:
bwutil = 0.913554 
total_CMD = 486973 
util_bw = 444875 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 42029 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 486973 
n_nop = 372295 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 111219 
n_act = 1744 
n_pre = 1728 
n_ref = 0 
n_req = 27876 
total_req = 111219 

Dual Bus Interface Util: 
issued_total_row = 3472 
issued_total_col = 111219 
Row_Bus_Util =  0.007130 
CoL_Bus_Util = 0.228388 
Either_Row_CoL_Bus_Util = 0.235491 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000113 
queue_avg = 58.109966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.11
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 33): 
Ready @ 189815 -   mf: uid=4293649, sid4294967295:w4294967295, part=3, addr=0xd346f780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189719), 
Ready @ 189816 -   mf: uid=4293838, sid4294967295:w4294967295, part=3, addr=0xd3458300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189720), 
Ready @ 189827 -   mf: uid=4294054, sid4294967295:w4294967295, part=3, addr=0xd3458380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189731), 
Ready @ 189827 -   mf: uid=4293987, sid4294967295:w4294967295, part=3, addr=0xd3458f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189731), 
Ready @ 189828 -   mf: uid=4294166, sid4294967295:w4294967295, part=3, addr=0xd3458f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189732), 
Ready @ 189829 -   mf: uid=4294098, sid4294967295:w4294967295, part=3, addr=0xd3459b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189733), 
Ready @ 189832 -   mf: uid=4294290, sid4294967295:w4294967295, part=3, addr=0xd3459b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189736), 
Ready @ 189833 -   mf: uid=4294289, sid4294967295:w4294967295, part=3, addr=0xd345a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189737), 
Ready @ 189835 -   mf: uid=4294449, sid4294967295:w4294967295, part=3, addr=0xd345a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189739), 
Ready @ 189836 -   mf: uid=4294420, sid4294967295:w4294967295, part=3, addr=0xd345b300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189740), 
Ready @ 189846 -   mf: uid=4294639, sid4294967295:w4294967295, part=3, addr=0xd345b380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189750), 
Ready @ 189857 -   mf: uid=4294580, sid4294967295:w4294967295, part=3, addr=0xd345bf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189761), 
Ready @ 189868 -   mf: uid=4294782, sid4294967295:w4294967295, part=3, addr=0xd345bf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189772), 
Ready @ 189878 -   mf: uid=4294758, sid4294967295:w4294967295, part=3, addr=0xd345d700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189782), 
Ready @ 189889 -   mf: uid=4294928, sid4294967295:w4294967295, part=3, addr=0xd345d780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189793), 
Ready @ 189891 -   mf: uid=4294946, sid4294967295:w4294967295, part=3, addr=0xd345e300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189795), 
Ready @ 189893 -   mf: uid=4295082, sid4294967295:w4294967295, part=3, addr=0xd345e380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189797), 
Ready @ 189894 -   mf: uid=4295081, sid4294967295:w4294967295, part=3, addr=0xd345cb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189798), 
Ready @ 189896 -   mf: uid=4295207, sid4294967295:w4294967295, part=3, addr=0xd345cb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189800), 
Ready @ 189907 -   mf: uid=4295206, sid4294967295:w4294967295, part=3, addr=0xd345ef00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189811), 
Ready @ 189917 -   mf: uid=4295484, sid4294967295:w4294967295, part=3, addr=0xd345ef80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189821), 
Ready @ 189919 -   mf: uid=4295679, sid4294967295:w4294967295, part=3, addr=0xd345fb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189823), 
Ready @ 189930 -   mf: uid=4296279, sid4294967295:w4294967295, part=3, addr=0xd345fb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189834), 
Ready @ 189932 -   mf: uid=4296343, sid4294967295:w4294967295, part=3, addr=0xd3460700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189836), 
Ready @ 189942 -   mf: uid=4296556, sid4294967295:w4294967295, part=3, addr=0xd3460780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189846), 
Ready @ 189944 -   mf: uid=4296650, sid4294967295:w4294967295, part=3, addr=0xd3461300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189848), 
Ready @ 189946 -   mf: uid=4296844, sid4294967295:w4294967295, part=3, addr=0xd3461380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189850), 
Ready @ 189947 -   mf: uid=4297063, sid4294967295:w4294967295, part=3, addr=0xd3462b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189851), 
Ready @ 189949 -   mf: uid=4297317, sid4294967295:w4294967295, part=3, addr=0xd3462b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189853), 
Ready @ 189950 -   mf: uid=4297562, sid4294967295:w4294967295, part=3, addr=0xd3463700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189854), 
Ready @ 189961 -   mf: uid=4297678, sid4294967295:w4294967295, part=3, addr=0xd3463780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189865), 
Ready @ 189972 -   mf: uid=4297942, sid4294967295:w4294967295, part=3, addr=0xd3461f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189876), 
Ready @ 189983 -   mf: uid=4298223, sid4294967295:w4294967295, part=3, addr=0xd3461f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189887), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=486973 n_nop=372298 n_act=1744 n_pre=1728 n_ref_event=0 n_req=27875 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=111214 bw_util=0.9135
n_activity=445010 dram_eff=0.9997
bk0: 0a 228574i bk1: 0a 227683i bk2: 0a 179473i bk3: 0a 175330i bk4: 0a 224602i bk5: 0a 223864i bk6: 0a 180042i bk7: 0a 180042i bk8: 0a 236474i bk9: 0a 230408i bk10: 0a 175673i bk11: 0a 176421i bk12: 0a 231820i bk13: 0a 227746i bk14: 0a 169620i bk15: 0a 168902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937291
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937291
Bank_Level_Parallism = 10.299417
Bank_Level_Parallism_Col = 10.180444
Bank_Level_Parallism_Ready = 7.421238
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.996073 

BW Util details:
bwutil = 0.913513 
total_CMD = 486973 
util_bw = 444856 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 42058 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 486973 
n_nop = 372298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 111214 
n_act = 1744 
n_pre = 1728 
n_ref = 0 
n_req = 27875 
total_req = 111214 

Dual Bus Interface Util: 
issued_total_row = 3472 
issued_total_col = 111214 
Row_Bus_Util =  0.007130 
CoL_Bus_Util = 0.228378 
Either_Row_CoL_Bus_Util = 0.235485 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000096 
queue_avg = 58.112484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.1125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 33): 
Ready @ 189788 -   mf: uid=4293000, sid4294967295:w4294967295, part=4, addr=0xd3459000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189692), 
Ready @ 189792 -   mf: uid=4293076, sid4294967295:w4294967295, part=4, addr=0xd3459c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189696), 
Ready @ 189800 -   mf: uid=4293185, sid4294967295:w4294967295, part=4, addr=0xd3459c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189704), 
Ready @ 189813 -   mf: uid=4293509, sid4294967295:w4294967295, part=4, addr=0xd345a880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189717), 
Ready @ 189814 -   mf: uid=4293625, sid4294967295:w4294967295, part=4, addr=0xd345a800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189718), 
Ready @ 189816 -   mf: uid=4293905, sid4294967295:w4294967295, part=4, addr=0xd345cc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189720), 
Ready @ 189817 -   mf: uid=4293918, sid4294967295:w4294967295, part=4, addr=0xd345cc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189721), 
Ready @ 189819 -   mf: uid=4294145, sid4294967295:w4294967295, part=4, addr=0xd345b480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189723), 
Ready @ 189820 -   mf: uid=4294376, sid4294967295:w4294967295, part=4, addr=0xd345b400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189724), 
Ready @ 189825 -   mf: uid=4294353, sid4294967295:w4294967295, part=4, addr=0xd345e480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189729), 
Ready @ 189827 -   mf: uid=4294430, sid4294967295:w4294967295, part=4, addr=0xd345c000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189731), 
Ready @ 189839 -   mf: uid=4294783, sid4294967295:w4294967295, part=4, addr=0xd345d880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189743), 
Ready @ 189842 -   mf: uid=4294993, sid4294967295:w4294967295, part=4, addr=0xd345e400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189746), 
Ready @ 189850 -   mf: uid=4295185, sid4294967295:w4294967295, part=4, addr=0xd345c080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189754), 
Ready @ 189855 -   mf: uid=4295334, sid4294967295:w4294967295, part=4, addr=0xd345d800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189759), 
Ready @ 189863 -   mf: uid=4295592, sid4294967295:w4294967295, part=4, addr=0xd3460880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189767), 
Ready @ 189867 -   mf: uid=4295591, sid4294967295:w4294967295, part=4, addr=0xd3460800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189771), 
Ready @ 189875 -   mf: uid=4295915, sid4294967295:w4294967295, part=4, addr=0xd3461480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189779), 
Ready @ 189880 -   mf: uid=4295947, sid4294967295:w4294967295, part=4, addr=0xd3461400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189784), 
Ready @ 189891 -   mf: uid=4296196, sid4294967295:w4294967295, part=4, addr=0xd345f080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189795), 
Ready @ 189901 -   mf: uid=4296223, sid4294967295:w4294967295, part=4, addr=0xd345f000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189805), 
Ready @ 189912 -   mf: uid=4296425, sid4294967295:w4294967295, part=4, addr=0xd345fc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189816), 
Ready @ 189923 -   mf: uid=4296451, sid4294967295:w4294967295, part=4, addr=0xd345fc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189827), 
Ready @ 189934 -   mf: uid=4296576, sid4294967295:w4294967295, part=4, addr=0xd3462080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189838), 
Ready @ 189942 -   mf: uid=4296780, sid4294967295:w4294967295, part=4, addr=0xd3462000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189846), 
Ready @ 189953 -   mf: uid=4296998, sid4294967295:w4294967295, part=4, addr=0xd3463880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189857), 
Ready @ 189964 -   mf: uid=4297019, sid4294967295:w4294967295, part=4, addr=0xd3463800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189868), 
Ready @ 189972 -   mf: uid=4297093, sid4294967295:w4294967295, part=4, addr=0xd3462c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189876), 
Ready @ 189973 -   mf: uid=4297109, sid4294967295:w4294967295, part=4, addr=0xd3462c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189877), 
Ready @ 189984 -   mf: uid=4297257, sid4294967295:w4294967295, part=4, addr=0xd344c480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189888), 
Ready @ 189986 -   mf: uid=4297318, sid4294967295:w4294967295, part=4, addr=0xd344c400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189890), 
Ready @ 189986 -   mf: uid=4297487, sid4294967295:w4294967295, part=4, addr=0xd344d080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189890), 
Ready @ 189987 -   mf: uid=4297513, sid4294967295:w4294967295, part=4, addr=0xd344dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189891), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=486973 n_nop=372274 n_act=1744 n_pre=1730 n_ref_event=0 n_req=27879 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=111236 bw_util=0.9137
n_activity=445103 dram_eff=0.9996
bk0: 0a 224952i bk1: 0a 223709i bk2: 0a 168622i bk3: 0a 172853i bk4: 0a 222275i bk5: 0a 221351i bk6: 0a 171954i bk7: 0a 177156i bk8: 0a 232925i bk9: 0a 234506i bk10: 0a 181523i bk11: 0a 180571i bk12: 0a 224922i bk13: 0a 224211i bk14: 0a 172636i bk15: 0a 174340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937228
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937228
Bank_Level_Parallism = 10.363358
Bank_Level_Parallism_Col = 10.245411
Bank_Level_Parallism_Ready = 7.476338
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995818 

BW Util details:
bwutil = 0.913693 
total_CMD = 486973 
util_bw = 444941 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 41956 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 486973 
n_nop = 372274 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 111236 
n_act = 1744 
n_pre = 1730 
n_ref = 0 
n_req = 27879 
total_req = 111236 

Dual Bus Interface Util: 
issued_total_row = 3474 
issued_total_col = 111236 
Row_Bus_Util =  0.007134 
CoL_Bus_Util = 0.228423 
Either_Row_CoL_Bus_Util = 0.235535 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000096 
queue_avg = 58.088451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.0885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 44): 
Ready @ 189683 -   mf: uid=4291209, sid4294967295:w4294967295, part=5, addr=0xd346ed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189587), 
Ready @ 189685 -   mf: uid=4291325, sid4294967295:w4294967295, part=5, addr=0xd3458500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189589), 
Ready @ 189696 -   mf: uid=4291420, sid4294967295:w4294967295, part=5, addr=0xd346f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189600), 
Ready @ 189697 -   mf: uid=4291569, sid4294967295:w4294967295, part=5, addr=0xd3459100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189601), 
Ready @ 189708 -   mf: uid=4291653, sid4294967295:w4294967295, part=5, addr=0xd3458580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189612), 
Ready @ 189719 -   mf: uid=4291724, sid4294967295:w4294967295, part=5, addr=0xd345a900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189623), 
Ready @ 189730 -   mf: uid=4291943, sid4294967295:w4294967295, part=5, addr=0xd3459180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189634), 
Ready @ 189741 -   mf: uid=4292040, sid4294967295:w4294967295, part=5, addr=0xd3459d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189645), 
Ready @ 189752 -   mf: uid=4292131, sid4294967295:w4294967295, part=5, addr=0xd3459d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189656), 
Ready @ 189763 -   mf: uid=4292232, sid4294967295:w4294967295, part=5, addr=0xd345cd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189667), 
Ready @ 189774 -   mf: uid=4292276, sid4294967295:w4294967295, part=5, addr=0xd345a980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189678), 
Ready @ 189781 -   mf: uid=4292493, sid4294967295:w4294967295, part=5, addr=0xd345b500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189685), 
Ready @ 189783 -   mf: uid=4292742, sid4294967295:w4294967295, part=5, addr=0xd345cd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189687), 
Ready @ 189785 -   mf: uid=4292720, sid4294967295:w4294967295, part=5, addr=0xd345e500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189689), 
Ready @ 189785 -   mf: uid=4292908, sid4294967295:w4294967295, part=5, addr=0xd345b580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189689), 
Ready @ 189786 -   mf: uid=4293050, sid4294967295:w4294967295, part=5, addr=0xd345d900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189690), 
Ready @ 189788 -   mf: uid=4293001, sid4294967295:w4294967295, part=5, addr=0xd345c180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189692), 
Ready @ 189788 -   mf: uid=4293264, sid4294967295:w4294967295, part=5, addr=0xd345c100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189692), 
Ready @ 189799 -   mf: uid=4293431, sid4294967295:w4294967295, part=5, addr=0xd345e580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189703), 
Ready @ 189800 -   mf: uid=4293448, sid4294967295:w4294967295, part=5, addr=0xd3460900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189704), 
Ready @ 189802 -   mf: uid=4293765, sid4294967295:w4294967295, part=5, addr=0xd345d980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189706), 
Ready @ 189803 -   mf: uid=4293786, sid4294967295:w4294967295, part=5, addr=0xd3461500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189707), 
Ready @ 189805 -   mf: uid=4293919, sid4294967295:w4294967295, part=5, addr=0xd3460980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189709), 
Ready @ 189806 -   mf: uid=4293962, sid4294967295:w4294967295, part=5, addr=0xd345f100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189710), 
Ready @ 189808 -   mf: uid=4294073, sid4294967295:w4294967295, part=5, addr=0xd345fd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189712), 
Ready @ 189813 -   mf: uid=4294072, sid4294967295:w4294967295, part=5, addr=0xd345fd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189717), 
Ready @ 189824 -   mf: uid=4294189, sid4294967295:w4294967295, part=5, addr=0xd3461580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189728), 
Ready @ 189834 -   mf: uid=4294377, sid4294967295:w4294967295, part=5, addr=0xd3462100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189738), 
Ready @ 189847 -   mf: uid=4294516, sid4294967295:w4294967295, part=5, addr=0xd345f180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189751), 
Ready @ 189848 -   mf: uid=4294759, sid4294967295:w4294967295, part=5, addr=0xd3463900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189752), 
Ready @ 189859 -   mf: uid=4294947, sid4294967295:w4294967295, part=5, addr=0xd3462180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189763), 
Ready @ 189870 -   mf: uid=4294965, sid4294967295:w4294967295, part=5, addr=0xd3462d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189774), 
Ready @ 189872 -   mf: uid=4295186, sid4294967295:w4294967295, part=5, addr=0xd3463980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189776), 
Ready @ 189883 -   mf: uid=4295379, sid4294967295:w4294967295, part=5, addr=0xd344c500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189787), 
Ready @ 189894 -   mf: uid=4295709, sid4294967295:w4294967295, part=5, addr=0xd3462d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189798), 
Ready @ 189905 -   mf: uid=4296108, sid4294967295:w4294967295, part=5, addr=0xd344dd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189809), 
Ready @ 189916 -   mf: uid=4296305, sid4294967295:w4294967295, part=5, addr=0xd344c580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189820), 
Ready @ 189926 -   mf: uid=4296607, sid4294967295:w4294967295, part=5, addr=0xd344d100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189830), 
Ready @ 189937 -   mf: uid=4296889, sid4294967295:w4294967295, part=5, addr=0xd344dd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189841), 
Ready @ 189948 -   mf: uid=4296966, sid4294967295:w4294967295, part=5, addr=0xd344e900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189852), 
Ready @ 189956 -   mf: uid=4297127, sid4294967295:w4294967295, part=5, addr=0xd344d180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189860), 
Ready @ 189972 -   mf: uid=4297544, sid4294967295:w4294967295, part=5, addr=0xd3450100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189876), 
Ready @ 189976 -   mf: uid=4297694, sid4294967295:w4294967295, part=5, addr=0xd344e980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189880), 
Ready @ 189987 -   mf: uid=4297789, sid4294967295:w4294967295, part=5, addr=0xd3450d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189891), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=486973 n_nop=372282 n_act=1744 n_pre=1728 n_ref_event=0 n_req=27874 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=111229 bw_util=0.9136
n_activity=445061 dram_eff=0.9997
bk0: 0a 223577i bk1: 0a 228763i bk2: 0a 173722i bk3: 0a 173960i bk4: 0a 221133i bk5: 0a 223802i bk6: 0a 174576i bk7: 0a 174508i bk8: 0a 231263i bk9: 0a 233419i bk10: 0a 179281i bk11: 0a 179768i bk12: 0a 219538i bk13: 0a 226042i bk14: 0a 169777i bk15: 0a 173932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937289
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937289
Bank_Level_Parallism = 10.362166
Bank_Level_Parallism_Col = 10.260469
Bank_Level_Parallism_Ready = 7.483826
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995377 

BW Util details:
bwutil = 0.913636 
total_CMD = 486973 
util_bw = 444913 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 41980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 486973 
n_nop = 372282 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 111229 
n_act = 1744 
n_pre = 1728 
n_ref = 0 
n_req = 27874 
total_req = 111229 

Dual Bus Interface Util: 
issued_total_row = 3472 
issued_total_col = 111229 
Row_Bus_Util =  0.007130 
CoL_Bus_Util = 0.228409 
Either_Row_CoL_Bus_Util = 0.235518 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000087 
queue_avg = 58.092396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.0924
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 92): 
Ready @ 189413 -   mf: uid=4289662, sid4294967295:w4294967295, part=6, addr=0xd346ee80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189317), 
Ready @ 189413 -   mf: uid=4290204, sid4294967295:w4294967295, part=6, addr=0xd346fa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189317), 
Ready @ 189417 -   mf: uid=4290236, sid4294967295:w4294967295, part=6, addr=0xd346fa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189321), 
Ready @ 189425 -   mf: uid=4290318, sid4294967295:w4294967295, part=6, addr=0xd3458600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189329), 
Ready @ 189433 -   mf: uid=4290373, sid4294967295:w4294967295, part=6, addr=0xd3458680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189337), 
Ready @ 189434 -   mf: uid=4290629, sid4294967295:w4294967295, part=6, addr=0xd3459200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189338), 
Ready @ 189436 -   mf: uid=4290630, sid4294967295:w4294967295, part=6, addr=0xd3459280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189340), 
Ready @ 189437 -   mf: uid=4291045, sid4294967295:w4294967295, part=6, addr=0xd3459e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189341), 
Ready @ 189439 -   mf: uid=4291059, sid4294967295:w4294967295, part=6, addr=0xd3459e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189343), 
Ready @ 189441 -   mf: uid=4291139, sid4294967295:w4294967295, part=6, addr=0xd345aa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189345), 
Ready @ 189442 -   mf: uid=4291123, sid4294967295:w4294967295, part=6, addr=0xd345aa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189346), 
Ready @ 189447 -   mf: uid=4291747, sid4294967295:w4294967295, part=6, addr=0xd345ce00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189351), 
Ready @ 189458 -   mf: uid=4291777, sid4294967295:w4294967295, part=6, addr=0xd345b680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189362), 
Ready @ 189469 -   mf: uid=4291900, sid4294967295:w4294967295, part=6, addr=0xd345b600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189373), 
Ready @ 189470 -   mf: uid=4291868, sid4294967295:w4294967295, part=6, addr=0xd345ce80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189374), 
Ready @ 189481 -   mf: uid=4292106, sid4294967295:w4294967295, part=6, addr=0xd345c200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189385), 
Ready @ 189483 -   mf: uid=4292163, sid4294967295:w4294967295, part=6, addr=0xd345c280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189387), 
Ready @ 189494 -   mf: uid=4292243, sid4294967295:w4294967295, part=6, addr=0xd345e600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189398), 
Ready @ 189501 -   mf: uid=4292360, sid4294967295:w4294967295, part=6, addr=0xd345e680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189405), 
Ready @ 189506 -   mf: uid=4292823, sid4294967295:w4294967295, part=6, addr=0xd345da00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189410), 
Ready @ 189517 -   mf: uid=4292659, sid4294967295:w4294967295, part=6, addr=0xd345da80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189421), 
Ready @ 189528 -   mf: uid=4292965, sid4294967295:w4294967295, part=6, addr=0xd3460a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189432), 
Ready @ 189539 -   mf: uid=4293002, sid4294967295:w4294967295, part=6, addr=0xd3460a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189443), 
Ready @ 189550 -   mf: uid=4293186, sid4294967295:w4294967295, part=6, addr=0xd345f200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189454), 
Ready @ 189561 -   mf: uid=4293265, sid4294967295:w4294967295, part=6, addr=0xd345f280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189465), 
Ready @ 189572 -   mf: uid=4293373, sid4294967295:w4294967295, part=6, addr=0xd3461600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189476), 
Ready @ 189579 -   mf: uid=4293432, sid4294967295:w4294967295, part=6, addr=0xd3461680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189483), 
Ready @ 189581 -   mf: uid=4293559, sid4294967295:w4294967295, part=6, addr=0xd345fe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189485), 
Ready @ 189581 -   mf: uid=4293604, sid4294967295:w4294967295, part=6, addr=0xd345fe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189485), 
Ready @ 189582 -   mf: uid=4293742, sid4294967295:w4294967295, part=6, addr=0xd3462200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189486), 
Ready @ 189583 -   mf: uid=4293839, sid4294967295:w4294967295, part=6, addr=0xd3462280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189487), 
Ready @ 189587 -   mf: uid=4294087, sid4294967295:w4294967295, part=6, addr=0xd3463a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189491), 
Ready @ 189590 -   mf: uid=4294167, sid4294967295:w4294967295, part=6, addr=0xd3463a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189494), 
Ready @ 189601 -   mf: uid=4294227, sid4294967295:w4294967295, part=6, addr=0xd3462e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189505), 
Ready @ 189603 -   mf: uid=4294291, sid4294967295:w4294967295, part=6, addr=0xd3462e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189507), 
Ready @ 189604 -   mf: uid=4294475, sid4294967295:w4294967295, part=6, addr=0xd344c600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189508), 
Ready @ 189607 -   mf: uid=4294581, sid4294967295:w4294967295, part=6, addr=0xd344c680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189511), 
Ready @ 189609 -   mf: uid=4295335, sid4294967295:w4294967295, part=6, addr=0xd344d200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189513), 
Ready @ 189611 -   mf: uid=4295403, sid4294967295:w4294967295, part=6, addr=0xd344d280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189515), 
Ready @ 189612 -   mf: uid=4295426, sid4294967295:w4294967295, part=6, addr=0xd344ea00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189516), 
Ready @ 189614 -   mf: uid=4295534, sid4294967295:w4294967295, part=6, addr=0xd344de80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189518), 
Ready @ 189618 -   mf: uid=4295628, sid4294967295:w4294967295, part=6, addr=0xd344de00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189522), 
Ready @ 189629 -   mf: uid=4295741, sid4294967295:w4294967295, part=6, addr=0xd344ea80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189533), 
Ready @ 189653 -   mf: uid=4295916, sid4294967295:w4294967295, part=6, addr=0xd3450200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189557), 
Ready @ 189654 -   mf: uid=4296049, sid4294967295:w4294967295, part=6, addr=0xd3450280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189558), 
Ready @ 189665 -   mf: uid=4296197, sid4294967295:w4294967295, part=6, addr=0xd344f600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189569), 
Ready @ 189667 -   mf: uid=4296426, sid4294967295:w4294967295, part=6, addr=0xd344f680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189571), 
Ready @ 189678 -   mf: uid=4296381, sid4294967295:w4294967295, part=6, addr=0xd3450e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189582), 
Ready @ 189689 -   mf: uid=4296536, sid4294967295:w4294967295, part=6, addr=0xd3450e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189593), 
Ready @ 189700 -   mf: uid=4296688, sid4294967295:w4294967295, part=6, addr=0xd3451a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189604), 
Ready @ 189710 -   mf: uid=4296757, sid4294967295:w4294967295, part=6, addr=0xd3451a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189614), 
Ready @ 189718 -   mf: uid=4297286, sid4294967295:w4294967295, part=6, addr=0xd3452600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189622), 
Ready @ 189729 -   mf: uid=4297392, sid4294967295:w4294967295, part=6, addr=0xd3452680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189633), 
Ready @ 189740 -   mf: uid=4297488, sid4294967295:w4294967295, part=6, addr=0xd3453e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189644), 
Ready @ 189751 -   mf: uid=4297545, sid4294967295:w4294967295, part=6, addr=0xd3453e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189655), 
Ready @ 189762 -   mf: uid=4297650, sid4294967295:w4294967295, part=6, addr=0xd3454a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189666), 
Ready @ 189770 -   mf: uid=4297707, sid4294967295:w4294967295, part=6, addr=0xd3454a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189674), 
Ready @ 189771 -   mf: uid=4298304, sid4294967295:w4294967295, part=6, addr=0xd3455600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189675), 
Ready @ 189773 -   mf: uid=4298356, sid4294967295:w4294967295, part=6, addr=0xd3455680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189677), 
Ready @ 189774 -   mf: uid=4298448, sid4294967295:w4294967295, part=6, addr=0xd3456200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189678), 
Ready @ 189785 -   mf: uid=4298537, sid4294967295:w4294967295, part=6, addr=0xd3456280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189689), 
Ready @ 189787 -   mf: uid=4298748, sid4294967295:w4294967295, part=6, addr=0xd3456e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189691), 
Ready @ 189798 -   mf: uid=4298749, sid4294967295:w4294967295, part=6, addr=0xd3453280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189702), 
Ready @ 189799 -   mf: uid=4298947, sid4294967295:w4294967295, part=6, addr=0xd3453200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189703), 
Ready @ 189800 -   mf: uid=4298871, sid4294967295:w4294967295, part=6, addr=0xd3456e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189704), 
Ready @ 189800 -   mf: uid=4299029, sid4294967295:w4294967295, part=6, addr=0xd3457a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189704), 
Ready @ 189810 -   mf: uid=4299052, sid4294967295:w4294967295, part=6, addr=0xd3457a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189714), 
Ready @ 189812 -   mf: uid=4299191, sid4294967295:w4294967295, part=6, addr=0xd3440600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189716), 
Ready @ 189813 -   mf: uid=4299284, sid4294967295:w4294967295, part=6, addr=0xd3440680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189717), 
Ready @ 189824 -   mf: uid=4299375, sid4294967295:w4294967295, part=6, addr=0xd3441200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189728), 
Ready @ 189826 -   mf: uid=4299440, sid4294967295:w4294967295, part=6, addr=0xd3441280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189730), 
Ready @ 189829 -   mf: uid=4300123, sid4294967295:w4294967295, part=6, addr=0xd3442a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189733), 
Ready @ 189834 -   mf: uid=4300211, sid4294967295:w4294967295, part=6, addr=0xd3442a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189738), 
Ready @ 189835 -   mf: uid=4300289, sid4294967295:w4294967295, part=6, addr=0xd3441e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189739), 
Ready @ 189837 -   mf: uid=4300331, sid4294967295:w4294967295, part=6, addr=0xd3441e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189741), 
Ready @ 189838 -   mf: uid=4300864, sid4294967295:w4294967295, part=6, addr=0xd3443600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189742), 
Ready @ 189840 -   mf: uid=4300937, sid4294967295:w4294967295, part=6, addr=0xd3443680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189744), 
Ready @ 189845 -   mf: uid=4301156, sid4294967295:w4294967295, part=6, addr=0xd3444200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189749), 
Ready @ 189855 -   mf: uid=4301214, sid4294967295:w4294967295, part=6, addr=0xd3444280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189759), 
Ready @ 189866 -   mf: uid=4301325, sid4294967295:w4294967295, part=6, addr=0xd3444e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189770), 
Ready @ 189877 -   mf: uid=4301384, sid4294967295:w4294967295, part=6, addr=0xd3444e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189781), 
Ready @ 189888 -   mf: uid=4301746, sid4294967295:w4294967295, part=6, addr=0xd3446600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189792), 
Ready @ 189890 -   mf: uid=4301847, sid4294967295:w4294967295, part=6, addr=0xd3446680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189794), 
Ready @ 189901 -   mf: uid=4301913, sid4294967295:w4294967295, part=6, addr=0xd3445a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189805), 
Ready @ 189912 -   mf: uid=4301939, sid4294967295:w4294967295, part=6, addr=0xd3445a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189816), 
Ready @ 189923 -   mf: uid=4302049, sid4294967295:w4294967295, part=6, addr=0xd3447200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189827), 
Ready @ 189930 -   mf: uid=4302189, sid4294967295:w4294967295, part=6, addr=0xd3447280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189834), 
Ready @ 189938 -   mf: uid=4302329, sid4294967295:w4294967295, part=6, addr=0xd3447e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189842), 
Ready @ 189949 -   mf: uid=4302428, sid4294967295:w4294967295, part=6, addr=0xd3447e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189853), 
Ready @ 189960 -   mf: uid=4302757, sid4294967295:w4294967295, part=6, addr=0xd3448a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189864), 
Ready @ 189971 -   mf: uid=4302833, sid4294967295:w4294967295, part=6, addr=0xd3448a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189875), 
Ready @ 189982 -   mf: uid=4302900, sid4294967295:w4294967295, part=6, addr=0xd3449600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189886), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=486973 n_nop=372294 n_act=1744 n_pre=1728 n_ref_event=0 n_req=27873 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=111219 bw_util=0.9136
n_activity=445027 dram_eff=0.9997
bk0: 0a 228870i bk1: 0a 226647i bk2: 0a 173929i bk3: 0a 173410i bk4: 0a 226502i bk5: 0a 223324i bk6: 0a 180652i bk7: 0a 178803i bk8: 0a 236298i bk9: 0a 234817i bk10: 0a 182859i bk11: 0a 178960i bk12: 0a 222935i bk13: 0a 225141i bk14: 0a 173885i bk15: 0a 168337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937286
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937286
Bank_Level_Parallism = 10.301540
Bank_Level_Parallism_Col = 10.183550
Bank_Level_Parallism_Ready = 7.424910
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.996002 

BW Util details:
bwutil = 0.913554 
total_CMD = 486973 
util_bw = 444875 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 42029 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 486973 
n_nop = 372294 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 111219 
n_act = 1744 
n_pre = 1728 
n_ref = 0 
n_req = 27873 
total_req = 111219 

Dual Bus Interface Util: 
issued_total_row = 3472 
issued_total_col = 111219 
Row_Bus_Util =  0.007130 
CoL_Bus_Util = 0.228388 
Either_Row_CoL_Bus_Util = 0.235494 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000105 
queue_avg = 58.097916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.0979
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 189806 -   mf: uid=4293920, sid4294967295:w4294967295, part=7, addr=0xd346ef00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189710), 
Ready @ 189806 -   mf: uid=4294089, sid4294967295:w4294967295, part=7, addr=0xd346fb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189710), 
Ready @ 189816 -   mf: uid=4294088, sid4294967295:w4294967295, part=7, addr=0xd346fb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189720), 
Ready @ 189818 -   mf: uid=4294190, sid4294967295:w4294967295, part=7, addr=0xd3458780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189722), 
Ready @ 189820 -   mf: uid=4294228, sid4294967295:w4294967295, part=7, addr=0xd3458700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189724), 
Ready @ 189831 -   mf: uid=4294421, sid4294967295:w4294967295, part=7, addr=0xd3459380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189735), 
Ready @ 189841 -   mf: uid=4294640, sid4294967295:w4294967295, part=7, addr=0xd3459300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189745), 
Ready @ 189852 -   mf: uid=4294736, sid4294967295:w4294967295, part=7, addr=0xd3459f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189756), 
Ready @ 189854 -   mf: uid=4294803, sid4294967295:w4294967295, part=7, addr=0xd3459f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189758), 
Ready @ 189855 -   mf: uid=4294994, sid4294967295:w4294967295, part=7, addr=0xd345ab80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189759), 
Ready @ 189857 -   mf: uid=4295288, sid4294967295:w4294967295, part=7, addr=0xd345ab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189761), 
Ready @ 189859 -   mf: uid=4295606, sid4294967295:w4294967295, part=7, addr=0xd345b780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189763), 
Ready @ 189870 -   mf: uid=4295865, sid4294967295:w4294967295, part=7, addr=0xd345b700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189774), 
Ready @ 189882 -   mf: uid=4295828, sid4294967295:w4294967295, part=7, addr=0xd345cf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189786), 
Ready @ 189887 -   mf: uid=4295979, sid4294967295:w4294967295, part=7, addr=0xd345cf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189791), 
Ready @ 189894 -   mf: uid=4296320, sid4294967295:w4294967295, part=7, addr=0xd345e780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189798), 
Ready @ 189910 -   mf: uid=4296280, sid4294967295:w4294967295, part=7, addr=0xd345c300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189814), 
Ready @ 189912 -   mf: uid=4296509, sid4294967295:w4294967295, part=7, addr=0xd345c380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189816), 
Ready @ 189923 -   mf: uid=4296689, sid4294967295:w4294967295, part=7, addr=0xd345e700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189827), 
Ready @ 189924 -   mf: uid=4296845, sid4294967295:w4294967295, part=7, addr=0xd345db80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189828), 
Ready @ 189935 -   mf: uid=4296910, sid4294967295:w4294967295, part=7, addr=0xd345db00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189839), 
Ready @ 189937 -   mf: uid=4297020, sid4294967295:w4294967295, part=7, addr=0xd3460b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189841), 
Ready @ 189938 -   mf: uid=4297071, sid4294967295:w4294967295, part=7, addr=0xd345f300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189842), 
Ready @ 189949 -   mf: uid=4297227, sid4294967295:w4294967295, part=7, addr=0xd345f380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189853), 
Ready @ 189960 -   mf: uid=4297319, sid4294967295:w4294967295, part=7, addr=0xd3460b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189864), 
Ready @ 189971 -   mf: uid=4297438, sid4294967295:w4294967295, part=7, addr=0xd3461780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189875), 
Ready @ 189982 -   mf: uid=4297514, sid4294967295:w4294967295, part=7, addr=0xd3461700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189886), 
Ready @ 189983 -   mf: uid=4297574, sid4294967295:w4294967295, part=7, addr=0xd345ff80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189887), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=486973 n_nop=372299 n_act=1744 n_pre=1728 n_ref_event=0 n_req=27873 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=111214 bw_util=0.9135
n_activity=445010 dram_eff=0.9997
bk0: 0a 230816i bk1: 0a 226883i bk2: 0a 174754i bk3: 0a 175572i bk4: 0a 223699i bk5: 0a 222951i bk6: 0a 174709i bk7: 0a 181164i bk8: 0a 233975i bk9: 0a 230279i bk10: 0a 176500i bk11: 0a 176940i bk12: 0a 224874i bk13: 0a 221836i bk14: 0a 172510i bk15: 0a 175046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937286
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937286
Bank_Level_Parallism = 10.334580
Bank_Level_Parallism_Col = 10.216144
Bank_Level_Parallism_Ready = 7.451689
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995698 

BW Util details:
bwutil = 0.913513 
total_CMD = 486973 
util_bw = 444855 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 42058 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 486973 
n_nop = 372299 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 111214 
n_act = 1744 
n_pre = 1728 
n_ref = 0 
n_req = 27873 
total_req = 111214 

Dual Bus Interface Util: 
issued_total_row = 3472 
issued_total_col = 111214 
Row_Bus_Util =  0.007130 
CoL_Bus_Util = 0.228378 
Either_Row_CoL_Bus_Util = 0.235483 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000105 
queue_avg = 58.108345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.1083
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 35): 
Ready @ 189779 -   mf: uid=4293766, sid4294967295:w4294967295, part=8, addr=0xd346f000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189683), 
Ready @ 189779 -   mf: uid=4293673, sid4294967295:w4294967295, part=8, addr=0xd345a080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189683), 
Ready @ 189783 -   mf: uid=4293906, sid4294967295:w4294967295, part=8, addr=0xd345ac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189687), 
Ready @ 189795 -   mf: uid=4294055, sid4294967295:w4294967295, part=8, addr=0xd345ac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189699), 
Ready @ 189797 -   mf: uid=4294168, sid4294967295:w4294967295, part=8, addr=0xd345b800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189701), 
Ready @ 189802 -   mf: uid=4294378, sid4294967295:w4294967295, part=8, addr=0xd345c480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189706), 
Ready @ 189809 -   mf: uid=4294403, sid4294967295:w4294967295, part=8, addr=0xd345c400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189713), 
Ready @ 189814 -   mf: uid=4294495, sid4294967295:w4294967295, part=8, addr=0xd345b880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189718), 
Ready @ 189822 -   mf: uid=4294544, sid4294967295:w4294967295, part=8, addr=0xd345d000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189726), 
Ready @ 189827 -   mf: uid=4294696, sid4294967295:w4294967295, part=8, addr=0xd345d080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189731), 
Ready @ 189834 -   mf: uid=4294737, sid4294967295:w4294967295, part=8, addr=0xd345dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189738), 
Ready @ 189839 -   mf: uid=4294804, sid4294967295:w4294967295, part=8, addr=0xd345dc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189743), 
Ready @ 189847 -   mf: uid=4294848, sid4294967295:w4294967295, part=8, addr=0xd345e800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189751), 
Ready @ 189852 -   mf: uid=4294966, sid4294967295:w4294967295, part=8, addr=0xd345f480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189756), 
Ready @ 189859 -   mf: uid=4295083, sid4294967295:w4294967295, part=8, addr=0xd345f400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189763), 
Ready @ 189864 -   mf: uid=4295049, sid4294967295:w4294967295, part=8, addr=0xd345e880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189768), 
Ready @ 189872 -   mf: uid=4295380, sid4294967295:w4294967295, part=8, addr=0xd3460000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189776), 
Ready @ 189877 -   mf: uid=4295512, sid4294967295:w4294967295, part=8, addr=0xd3460c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189781), 
Ready @ 189884 -   mf: uid=4295629, sid4294967295:w4294967295, part=8, addr=0xd3460c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189788), 
Ready @ 189889 -   mf: uid=4295710, sid4294967295:w4294967295, part=8, addr=0xd3460080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189793), 
Ready @ 189897 -   mf: uid=4295917, sid4294967295:w4294967295, part=8, addr=0xd3462400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189801), 
Ready @ 189901 -   mf: uid=4296166, sid4294967295:w4294967295, part=8, addr=0xd3462480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189805), 
Ready @ 189909 -   mf: uid=4296403, sid4294967295:w4294967295, part=8, addr=0xd3463000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189813), 
Ready @ 189914 -   mf: uid=4296669, sid4294967295:w4294967295, part=8, addr=0xd3463080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189818), 
Ready @ 189922 -   mf: uid=4296863, sid4294967295:w4294967295, part=8, addr=0xd3461800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189826), 
Ready @ 189926 -   mf: uid=4297072, sid4294967295:w4294967295, part=8, addr=0xd3463c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189830), 
Ready @ 189934 -   mf: uid=4297393, sid4294967295:w4294967295, part=8, addr=0xd3463c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189838), 
Ready @ 189939 -   mf: uid=4297575, sid4294967295:w4294967295, part=8, addr=0xd3461880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189843), 
Ready @ 189939 -   mf: uid=4297588, sid4294967295:w4294967295, part=8, addr=0xd344c800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189843), 
Ready @ 189940 -   mf: uid=4297633, sid4294967295:w4294967295, part=8, addr=0xd344c880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189844), 
Ready @ 189947 -   mf: uid=4297762, sid4294967295:w4294967295, part=8, addr=0xd344d400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189851), 
Ready @ 189953 -   mf: uid=4297790, sid4294967295:w4294967295, part=8, addr=0xd344d480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189857), 
Ready @ 189961 -   mf: uid=4297918, sid4294967295:w4294967295, part=8, addr=0xd344e000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189865), 
Ready @ 189969 -   mf: uid=4298025, sid4294967295:w4294967295, part=8, addr=0xd344e080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189873), 
Ready @ 189979 -   mf: uid=4298105, sid4294967295:w4294967295, part=8, addr=0xd344ec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189883), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=486973 n_nop=372273 n_act=1746 n_pre=1730 n_ref_event=0 n_req=27882 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=111237 bw_util=0.9137
n_activity=445088 dram_eff=0.9997
bk0: 0a 228303i bk1: 0a 223401i bk2: 0a 173410i bk3: 0a 174050i bk4: 0a 220751i bk5: 0a 224004i bk6: 0a 180768i bk7: 0a 181279i bk8: 0a 232082i bk9: 0a 227065i bk10: 0a 176533i bk11: 0a 177089i bk12: 0a 224945i bk13: 0a 223787i bk14: 0a 170808i bk15: 0a 169310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937235
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937235
Bank_Level_Parallism = 10.362617
Bank_Level_Parallism_Col = 10.244332
Bank_Level_Parallism_Ready = 7.474604
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995966 

BW Util details:
bwutil = 0.913702 
total_CMD = 486973 
util_bw = 444945 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 41963 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 486973 
n_nop = 372273 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 111237 
n_act = 1746 
n_pre = 1730 
n_ref = 0 
n_req = 27882 
total_req = 111237 

Dual Bus Interface Util: 
issued_total_row = 3476 
issued_total_col = 111237 
Row_Bus_Util =  0.007138 
CoL_Bus_Util = 0.228425 
Either_Row_CoL_Bus_Util = 0.235537 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000113 
queue_avg = 58.099731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.0997
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 68): 
Ready @ 189581 -   mf: uid=4290773, sid4294967295:w4294967295, part=9, addr=0xd345a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189485), 
Ready @ 189581 -   mf: uid=4290774, sid4294967295:w4294967295, part=9, addr=0xd345a180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189485), 
Ready @ 189581 -   mf: uid=4291026, sid4294967295:w4294967295, part=9, addr=0xd345ad00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189485), 
Ready @ 189582 -   mf: uid=4291141, sid4294967295:w4294967295, part=9, addr=0xd345ad80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189486), 
Ready @ 189596 -   mf: uid=4291384, sid4294967295:w4294967295, part=9, addr=0xd345b900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189500), 
Ready @ 189598 -   mf: uid=4291606, sid4294967295:w4294967295, part=9, addr=0xd345b980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189502), 
Ready @ 189609 -   mf: uid=4291516, sid4294967295:w4294967295, part=9, addr=0xd345c500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189513), 
Ready @ 189620 -   mf: uid=4291672, sid4294967295:w4294967295, part=9, addr=0xd345c580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189524), 
Ready @ 189630 -   mf: uid=4291778, sid4294967295:w4294967295, part=9, addr=0xd345d100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189534), 
Ready @ 189641 -   mf: uid=4291901, sid4294967295:w4294967295, part=9, addr=0xd345d180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189545), 
Ready @ 189652 -   mf: uid=4291914, sid4294967295:w4294967295, part=9, addr=0xd345dd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189556), 
Ready @ 189663 -   mf: uid=4292018, sid4294967295:w4294967295, part=9, addr=0xd345dd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189567), 
Ready @ 189665 -   mf: uid=4292403, sid4294967295:w4294967295, part=9, addr=0xd345f500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189569), 
Ready @ 189676 -   mf: uid=4292554, sid4294967295:w4294967295, part=9, addr=0xd345f580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189580), 
Ready @ 189687 -   mf: uid=4292596, sid4294967295:w4294967295, part=9, addr=0xd345e900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189591), 
Ready @ 189688 -   mf: uid=4292938, sid4294967295:w4294967295, part=9, addr=0xd3460180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189592), 
Ready @ 189699 -   mf: uid=4292765, sid4294967295:w4294967295, part=9, addr=0xd3460100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189603), 
Ready @ 189701 -   mf: uid=4293022, sid4294967295:w4294967295, part=9, addr=0xd3460d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189605), 
Ready @ 189712 -   mf: uid=4292937, sid4294967295:w4294967295, part=9, addr=0xd3460d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189616), 
Ready @ 189716 -   mf: uid=4293119, sid4294967295:w4294967295, part=9, addr=0xd345e980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189620), 
Ready @ 189727 -   mf: uid=4293583, sid4294967295:w4294967295, part=9, addr=0xd3462500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189631), 
Ready @ 189729 -   mf: uid=4293674, sid4294967295:w4294967295, part=9, addr=0xd3462580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189633), 
Ready @ 189730 -   mf: uid=4293922, sid4294967295:w4294967295, part=9, addr=0xd3463100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189634), 
Ready @ 189732 -   mf: uid=4294012, sid4294967295:w4294967295, part=9, addr=0xd3463180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189636), 
Ready @ 189733 -   mf: uid=4294229, sid4294967295:w4294967295, part=9, addr=0xd3463d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189637), 
Ready @ 189735 -   mf: uid=4294314, sid4294967295:w4294967295, part=9, addr=0xd3463d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189639), 
Ready @ 189737 -   mf: uid=4294379, sid4294967295:w4294967295, part=9, addr=0xd3461900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189641), 
Ready @ 189747 -   mf: uid=4294432, sid4294967295:w4294967295, part=9, addr=0xd344c980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189651), 
Ready @ 189749 -   mf: uid=4294431, sid4294967295:w4294967295, part=9, addr=0xd344c900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189653), 
Ready @ 189751 -   mf: uid=4294517, sid4294967295:w4294967295, part=9, addr=0xd3461980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189655), 
Ready @ 189758 -   mf: uid=4294829, sid4294967295:w4294967295, part=9, addr=0xd344d500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189662), 
Ready @ 189763 -   mf: uid=4294929, sid4294967295:w4294967295, part=9, addr=0xd344d580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189667), 
Ready @ 189771 -   mf: uid=4295084, sid4294967295:w4294967295, part=9, addr=0xd344e100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189675), 
Ready @ 189771 -   mf: uid=4295187, sid4294967295:w4294967295, part=9, addr=0xd344e180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189675), 
Ready @ 189772 -   mf: uid=4295454, sid4294967295:w4294967295, part=9, addr=0xd344ed00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189676), 
Ready @ 189776 -   mf: uid=4295607, sid4294967295:w4294967295, part=9, addr=0xd344ed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189680), 
Ready @ 189779 -   mf: uid=4295563, sid4294967295:w4294967295, part=9, addr=0xd344f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189683), 
Ready @ 189786 -   mf: uid=4295803, sid4294967295:w4294967295, part=9, addr=0xd344f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189690), 
Ready @ 189797 -   mf: uid=4295829, sid4294967295:w4294967295, part=9, addr=0xd3450500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189701), 
Ready @ 189805 -   mf: uid=4295980, sid4294967295:w4294967295, part=9, addr=0xd3450580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189709), 
Ready @ 189816 -   mf: uid=4296109, sid4294967295:w4294967295, part=9, addr=0xd3451100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189720), 
Ready @ 189827 -   mf: uid=4296321, sid4294967295:w4294967295, part=9, addr=0xd3451180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189731), 
Ready @ 189838 -   mf: uid=4296758, sid4294967295:w4294967295, part=9, addr=0xd3451d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189742), 
Ready @ 189849 -   mf: uid=4296846, sid4294967295:w4294967295, part=9, addr=0xd3451d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189753), 
Ready @ 189860 -   mf: uid=4296974, sid4294967295:w4294967295, part=9, addr=0xd3452900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189764), 
Ready @ 189885 -   mf: uid=4297045, sid4294967295:w4294967295, part=9, addr=0xd3452980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189789), 
Ready @ 189886 -   mf: uid=4297081, sid4294967295:w4294967295, part=9, addr=0xd3454100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189790), 
Ready @ 189899 -   mf: uid=4297287, sid4294967295:w4294967295, part=9, addr=0xd3454180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189803), 
Ready @ 189910 -   mf: uid=4297415, sid4294967295:w4294967295, part=9, addr=0xd3453500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189814), 
Ready @ 189911 -   mf: uid=4297708, sid4294967295:w4294967295, part=9, addr=0xd3453580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189815), 
Ready @ 189922 -   mf: uid=4297763, sid4294967295:w4294967295, part=9, addr=0xd3454d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189826), 
Ready @ 189924 -   mf: uid=4297829, sid4294967295:w4294967295, part=9, addr=0xd3454d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189828), 
Ready @ 189930 -   mf: uid=4298175, sid4294967295:w4294967295, part=9, addr=0xd3455900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189834), 
Ready @ 189932 -   mf: uid=4298079, sid4294967295:w4294967295, part=9, addr=0xd3455980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189836), 
Ready @ 189936 -   mf: uid=4298579, sid4294967295:w4294967295, part=9, addr=0xd3457100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189840), 
Ready @ 189938 -   mf: uid=4298602, sid4294967295:w4294967295, part=9, addr=0xd3456580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189842), 
Ready @ 189939 -   mf: uid=4298733, sid4294967295:w4294967295, part=9, addr=0xd3456500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189843), 
Ready @ 189941 -   mf: uid=4298685, sid4294967295:w4294967295, part=9, addr=0xd3457180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189845), 
Ready @ 189942 -   mf: uid=4298837, sid4294967295:w4294967295, part=9, addr=0xd3457d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189846), 
Ready @ 189944 -   mf: uid=4298966, sid4294967295:w4294967295, part=9, addr=0xd3457d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189848), 
Ready @ 189955 -   mf: uid=4299030, sid4294967295:w4294967295, part=9, addr=0xd3440900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189859), 
Ready @ 189955 -   mf: uid=4299149, sid4294967295:w4294967295, part=9, addr=0xd3440980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189859), 
Ready @ 189960 -   mf: uid=4299219, sid4294967295:w4294967295, part=9, addr=0xd3441500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189864), 
Ready @ 189967 -   mf: uid=4299359, sid4294967295:w4294967295, part=9, addr=0xd3441580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189871), 
Ready @ 189968 -   mf: uid=4299582, sid4294967295:w4294967295, part=9, addr=0xd3442100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189872), 
Ready @ 189972 -   mf: uid=4299698, sid4294967295:w4294967295, part=9, addr=0xd3442180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189876), 
Ready @ 189985 -   mf: uid=4299904, sid4294967295:w4294967295, part=9, addr=0xd3442d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189889), 
Ready @ 189986 -   mf: uid=4300073, sid4294967295:w4294967295, part=9, addr=0xd3442d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189890), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=486973 n_nop=372274 n_act=1746 n_pre=1730 n_ref_event=0 n_req=27882 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=111231 bw_util=0.9137
n_activity=445093 dram_eff=0.9996
bk0: 0a 227180i bk1: 0a 223484i bk2: 0a 179630i bk3: 0a 173782i bk4: 0a 223668i bk5: 0a 221669i bk6: 0a 178029i bk7: 0a 177290i bk8: 0a 230322i bk9: 0a 229569i bk10: 0a 179927i bk11: 0a 174291i bk12: 0a 227675i bk13: 0a 226162i bk14: 0a 175108i bk15: 0a 172627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937235
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937235
Bank_Level_Parallism = 10.333845
Bank_Level_Parallism_Col = 10.215917
Bank_Level_Parallism_Ready = 7.452208
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995604 

BW Util details:
bwutil = 0.913652 
total_CMD = 486973 
util_bw = 444924 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 41973 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 486973 
n_nop = 372274 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 111231 
n_act = 1746 
n_pre = 1730 
n_ref = 0 
n_req = 27882 
total_req = 111231 

Dual Bus Interface Util: 
issued_total_row = 3476 
issued_total_col = 111231 
Row_Bus_Util =  0.007138 
CoL_Bus_Util = 0.228413 
Either_Row_CoL_Bus_Util = 0.235535 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000070 
queue_avg = 58.107742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.1077
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 30): 
Ready @ 189806 -   mf: uid=4294099, sid4294967295:w4294967295, part=10, addr=0xd346fe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189710), 
Ready @ 189808 -   mf: uid=4294169, sid4294967295:w4294967295, part=10, addr=0xd3458a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189712), 
Ready @ 189808 -   mf: uid=4294230, sid4294967295:w4294967295, part=10, addr=0xd3458a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189712), 
Ready @ 189808 -   mf: uid=4294315, sid4294967295:w4294967295, part=10, addr=0xd346f200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189712), 
Ready @ 189818 -   mf: uid=4294316, sid4294967295:w4294967295, part=10, addr=0xd346f280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189722), 
Ready @ 189820 -   mf: uid=4294391, sid4294967295:w4294967295, part=10, addr=0xd3459600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189724), 
Ready @ 189831 -   mf: uid=4294641, sid4294967295:w4294967295, part=10, addr=0xd3459680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189735), 
Ready @ 189832 -   mf: uid=4294717, sid4294967295:w4294967295, part=10, addr=0xd345a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189736), 
Ready @ 189834 -   mf: uid=4294792, sid4294967295:w4294967295, part=10, addr=0xd345a280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189738), 
Ready @ 189836 -   mf: uid=4294865, sid4294967295:w4294967295, part=10, addr=0xd345ae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189740), 
Ready @ 189837 -   mf: uid=4295017, sid4294967295:w4294967295, part=10, addr=0xd345ae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189741), 
Ready @ 189839 -   mf: uid=4295031, sid4294967295:w4294967295, part=10, addr=0xd345ba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189743), 
Ready @ 189840 -   mf: uid=4295188, sid4294967295:w4294967295, part=10, addr=0xd345ba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189744), 
Ready @ 189842 -   mf: uid=4295142, sid4294967295:w4294967295, part=10, addr=0xd345c600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189746), 
Ready @ 189850 -   mf: uid=4295289, sid4294967295:w4294967295, part=10, addr=0xd345c680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189754), 
Ready @ 189861 -   mf: uid=4295455, sid4294967295:w4294967295, part=10, addr=0xd345d200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189765), 
Ready @ 189871 -   mf: uid=4295742, sid4294967295:w4294967295, part=10, addr=0xd345d280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189775), 
Ready @ 189882 -   mf: uid=4295680, sid4294967295:w4294967295, part=10, addr=0xd345de00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189786), 
Ready @ 189893 -   mf: uid=4295981, sid4294967295:w4294967295, part=10, addr=0xd345de80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189797), 
Ready @ 189895 -   mf: uid=4296080, sid4294967295:w4294967295, part=10, addr=0xd345ea00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189799), 
Ready @ 189906 -   mf: uid=4296383, sid4294967295:w4294967295, part=10, addr=0xd345f680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189810), 
Ready @ 189907 -   mf: uid=4296382, sid4294967295:w4294967295, part=10, addr=0xd345f600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189811), 
Ready @ 189918 -   mf: uid=4296577, sid4294967295:w4294967295, part=10, addr=0xd345ea80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189822), 
Ready @ 189929 -   mf: uid=4296890, sid4294967295:w4294967295, part=10, addr=0xd3460200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189833), 
Ready @ 189940 -   mf: uid=4297094, sid4294967295:w4294967295, part=10, addr=0xd3460280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189844), 
Ready @ 189951 -   mf: uid=4297228, sid4294967295:w4294967295, part=10, addr=0xd3460e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189855), 
Ready @ 189962 -   mf: uid=4297525, sid4294967295:w4294967295, part=10, addr=0xd3460e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189866), 
Ready @ 189973 -   mf: uid=4297775, sid4294967295:w4294967295, part=10, addr=0xd3462600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189877), 
Ready @ 189984 -   mf: uid=4298014, sid4294967295:w4294967295, part=10, addr=0xd3462680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189888), 
Ready @ 189988 -   mf: uid=4297993, sid4294967295:w4294967295, part=10, addr=0xd3463200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189892), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=486973 n_nop=372293 n_act=1744 n_pre=1728 n_ref_event=0 n_req=27875 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=111222 bw_util=0.9136
n_activity=445030 dram_eff=0.9997
bk0: 0a 227498i bk1: 0a 226485i bk2: 0a 176267i bk3: 0a 173853i bk4: 0a 223906i bk5: 0a 224623i bk6: 0a 181187i bk7: 0a 175275i bk8: 0a 231755i bk9: 0a 231012i bk10: 0a 177420i bk11: 0a 174910i bk12: 0a 224380i bk13: 0a 224767i bk14: 0a 174629i bk15: 0a 172889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937291
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937291
Bank_Level_Parallism = 10.333896
Bank_Level_Parallism_Col = 10.215345
Bank_Level_Parallism_Ready = 7.447456
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995739 

BW Util details:
bwutil = 0.913578 
total_CMD = 486973 
util_bw = 444886 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 42023 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 486973 
n_nop = 372293 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 111222 
n_act = 1744 
n_pre = 1728 
n_ref = 0 
n_req = 27875 
total_req = 111222 

Dual Bus Interface Util: 
issued_total_row = 3472 
issued_total_col = 111222 
Row_Bus_Util =  0.007130 
CoL_Bus_Util = 0.228395 
Either_Row_CoL_Bus_Util = 0.235496 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000122 
queue_avg = 58.108971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.109
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 41): 
Ready @ 189753 -   mf: uid=4292826, sid4294967295:w4294967295, part=11, addr=0xd3459700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189657), 
Ready @ 189764 -   mf: uid=4293051, sid4294967295:w4294967295, part=11, addr=0xd3459780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189668), 
Ready @ 189775 -   mf: uid=4293584, sid4294967295:w4294967295, part=11, addr=0xd345a300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189679), 
Ready @ 189786 -   mf: uid=4293865, sid4294967295:w4294967295, part=11, addr=0xd345a380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189690), 
Ready @ 189797 -   mf: uid=4293923, sid4294967295:w4294967295, part=11, addr=0xd345af00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189701), 
Ready @ 189805 -   mf: uid=4294146, sid4294967295:w4294967295, part=11, addr=0xd345af80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189709), 
Ready @ 189816 -   mf: uid=4294121, sid4294967295:w4294967295, part=11, addr=0xd345c700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189720), 
Ready @ 189827 -   mf: uid=4294354, sid4294967295:w4294967295, part=11, addr=0xd345c780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189731), 
Ready @ 189827 -   mf: uid=4294329, sid4294967295:w4294967295, part=11, addr=0xd345bb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189731), 
Ready @ 189827 -   mf: uid=4294477, sid4294967295:w4294967295, part=11, addr=0xd345bb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189731), 
Ready @ 189828 -   mf: uid=4294476, sid4294967295:w4294967295, part=11, addr=0xd345d300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189732), 
Ready @ 189830 -   mf: uid=4294614, sid4294967295:w4294967295, part=11, addr=0xd345d380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189734), 
Ready @ 189831 -   mf: uid=4294642, sid4294967295:w4294967295, part=11, addr=0xd345df00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189735), 
Ready @ 189833 -   mf: uid=4294784, sid4294967295:w4294967295, part=11, addr=0xd345df80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189737), 
Ready @ 189834 -   mf: uid=4294793, sid4294967295:w4294967295, part=11, addr=0xd345eb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189738), 
Ready @ 189836 -   mf: uid=4294949, sid4294967295:w4294967295, part=11, addr=0xd345eb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189740), 
Ready @ 189847 -   mf: uid=4294948, sid4294967295:w4294967295, part=11, addr=0xd345f700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189751), 
Ready @ 189848 -   mf: uid=4295119, sid4294967295:w4294967295, part=11, addr=0xd345f780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189752), 
Ready @ 189859 -   mf: uid=4295118, sid4294967295:w4294967295, part=11, addr=0xd3460300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189763), 
Ready @ 189861 -   mf: uid=4295291, sid4294967295:w4294967295, part=11, addr=0xd3460380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189765), 
Ready @ 189872 -   mf: uid=4295290, sid4294967295:w4294967295, part=11, addr=0xd3460f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189776), 
Ready @ 189873 -   mf: uid=4295381, sid4294967295:w4294967295, part=11, addr=0xd3460f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189777), 
Ready @ 189880 -   mf: uid=4295535, sid4294967295:w4294967295, part=11, addr=0xd3462700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189784), 
Ready @ 189881 -   mf: uid=4295630, sid4294967295:w4294967295, part=11, addr=0xd3462780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189785), 
Ready @ 189895 -   mf: uid=4295649, sid4294967295:w4294967295, part=11, addr=0xd3461b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189799), 
Ready @ 189906 -   mf: uid=4295830, sid4294967295:w4294967295, part=11, addr=0xd3461b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189810), 
Ready @ 189908 -   mf: uid=4296224, sid4294967295:w4294967295, part=11, addr=0xd3463300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189812), 
Ready @ 189919 -   mf: uid=4296249, sid4294967295:w4294967295, part=11, addr=0xd3463380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189823), 
Ready @ 189920 -   mf: uid=4296477, sid4294967295:w4294967295, part=11, addr=0xd3463f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189824), 
Ready @ 189931 -   mf: uid=4296510, sid4294967295:w4294967295, part=11, addr=0xd3463f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189835), 
Ready @ 189933 -   mf: uid=4296712, sid4294967295:w4294967295, part=11, addr=0xd344cb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189837), 
Ready @ 189944 -   mf: uid=4296938, sid4294967295:w4294967295, part=11, addr=0xd344cb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189848), 
Ready @ 189945 -   mf: uid=4297196, sid4294967295:w4294967295, part=11, addr=0xd344d700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189849), 
Ready @ 189956 -   mf: uid=4297515, sid4294967295:w4294967295, part=11, addr=0xd344d780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189860), 
Ready @ 189958 -   mf: uid=4297651, sid4294967295:w4294967295, part=11, addr=0xd344e300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189862), 
Ready @ 189969 -   mf: uid=4297808, sid4294967295:w4294967295, part=11, addr=0xd344e380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189873), 
Ready @ 189970 -   mf: uid=4298041, sid4294967295:w4294967295, part=11, addr=0xd344ef00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189874), 
Ready @ 189976 -   mf: uid=4298224, sid4294967295:w4294967295, part=11, addr=0xd344ef80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189880), 
Ready @ 189977 -   mf: uid=4298197, sid4294967295:w4294967295, part=11, addr=0xd344fb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189881), 
Ready @ 189977 -   mf: uid=4298347, sid4294967295:w4294967295, part=11, addr=0xd344fb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189881), 
Ready @ 189987 -   mf: uid=4298329, sid4294967295:w4294967295, part=11, addr=0xd3450700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (189891), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=486973 n_nop=372284 n_act=1745 n_pre=1730 n_ref_event=0 n_req=27880 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=111222 bw_util=0.9136
n_activity=445027 dram_eff=0.9997
bk0: 0a 229831i bk1: 0a 227847i bk2: 0a 177468i bk3: 0a 173349i bk4: 0a 224568i bk5: 0a 225495i bk6: 0a 173333i bk7: 0a 176126i bk8: 0a 234581i bk9: 0a 233454i bk10: 0a 180136i bk11: 0a 177616i bk12: 0a 229643i bk13: 0a 229368i bk14: 0a 174969i bk15: 0a 173511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937230
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937230
Bank_Level_Parallism = 10.288120
Bank_Level_Parallism_Col = 10.168674
Bank_Level_Parallism_Ready = 7.413569
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995388 

BW Util details:
bwutil = 0.913578 
total_CMD = 486973 
util_bw = 444885 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 42018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 486973 
n_nop = 372284 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 111222 
n_act = 1745 
n_pre = 1730 
n_ref = 0 
n_req = 27880 
total_req = 111222 

Dual Bus Interface Util: 
issued_total_row = 3475 
issued_total_col = 111222 
Row_Bus_Util =  0.007136 
CoL_Bus_Util = 0.228395 
Either_Row_CoL_Bus_Util = 0.235514 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000070 
queue_avg = 58.107658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.1077

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 60150, Miss = 60150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1443606
L2_total_cache_misses = 1443606
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1082704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443606
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.295
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1443606
icnt_total_pkts_simt_to_mem=1443606
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1443606
Req_Network_cycles = 189893
Req_Network_injected_packets_per_cycle =       7.6022 
Req_Network_conflicts_per_cycle =       1.3148
Req_Network_conflicts_per_cycle_util =       1.3620
Req_Bank_Level_Parallism =       7.8752
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8073
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.5290

Reply_Network_injected_packets_num = 1443606
Reply_Network_cycles = 189893
Reply_Network_injected_packets_per_cycle =        7.6022
Reply_Network_conflicts_per_cycle =        4.3780
Reply_Network_conflicts_per_cycle_util =       4.5239
Reply_Bank_Level_Parallism =       7.8555
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0212
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2534
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 30 sec (2070 sec)
gpgpu_simulation_rate = 72529 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 15000000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA BC solver (45113 CTAs/SM, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0e2d30e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e2d2e94..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2e88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2e80..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e29e96fda4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z6insert9Worklist2iPiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0d0 (bc_linear_base.1.sm_75.ptx:97) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (bc_linear_base.1.sm_75.ptx:123) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (bc_linear_base.1.sm_75.ptx:104) @%p2 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (bc_linear_base.1.sm_75.ptx:112) cvta.to.global.u64 %rd16, %rd10;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6insert9Worklist2iPiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6insert9Worklist2iPiS0_'.
GPGPU-Sim PTX: pushing kernel '_Z6insert9Worklist2iPiS0_' to stream 0, gridDim= (1,1,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6insert9Worklist2iPiS0_'
GPGPU-Sim uArch: CTA/core = 16, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 2: size 0
kernel_name = _Z6insert9Worklist2iPiS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 6030
gpu_sim_insn = 31
gpu_ipc =       0.0051
gpu_tot_sim_cycle = 195923
gpu_tot_sim_insn = 150135763
gpu_tot_ipc =     766.2998
gpu_tot_issued_cta = 45114
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 83.2059% 
max_total_param_size = 0
gpu_stall_dramfull = 76121
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0008
partiton_level_parallism_total  =       7.3683
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8748
L2_BW  =       0.0362 GB/Sec
L2_BW_total  =     321.8455 GB/Sec
gpu_total_sim_rate=72319

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 47968, Miss = 47968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29371
	L1D_cache_core[1]: Access = 48224, Miss = 48224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29224
	L1D_cache_core[2]: Access = 48160, Miss = 48160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28318
	L1D_cache_core[3]: Access = 47584, Miss = 47584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29614
	L1D_cache_core[4]: Access = 48000, Miss = 48000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29238
	L1D_cache_core[5]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28854
	L1D_cache_core[6]: Access = 48224, Miss = 48224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29027
	L1D_cache_core[7]: Access = 48672, Miss = 48672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27824
	L1D_cache_core[8]: Access = 48544, Miss = 48544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28087
	L1D_cache_core[9]: Access = 48096, Miss = 48096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28816
	L1D_cache_core[10]: Access = 47968, Miss = 47968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28463
	L1D_cache_core[11]: Access = 47840, Miss = 47840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29048
	L1D_cache_core[12]: Access = 47584, Miss = 47584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29525
	L1D_cache_core[13]: Access = 47712, Miss = 47712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29000
	L1D_cache_core[14]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28617
	L1D_cache_core[15]: Access = 48256, Miss = 48256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28726
	L1D_cache_core[16]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29829
	L1D_cache_core[17]: Access = 48096, Miss = 48096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28559
	L1D_cache_core[18]: Access = 48576, Miss = 48576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28510
	L1D_cache_core[19]: Access = 48576, Miss = 48576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28226
	L1D_cache_core[20]: Access = 48544, Miss = 48544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28498
	L1D_cache_core[21]: Access = 47360, Miss = 47360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29284
	L1D_cache_core[22]: Access = 47520, Miss = 47520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29459
	L1D_cache_core[23]: Access = 47670, Miss = 47670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28720
	L1D_cache_core[24]: Access = 48196, Miss = 48196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28665
	L1D_cache_core[25]: Access = 48480, Miss = 48480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28198
	L1D_cache_core[26]: Access = 48032, Miss = 48032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28745
	L1D_cache_core[27]: Access = 48640, Miss = 48640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28174
	L1D_cache_core[28]: Access = 48640, Miss = 48640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27995
	L1D_cache_core[29]: Access = 48736, Miss = 48736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28308
	L1D_total_cache_accesses = 1443610
	L1D_total_cache_misses = 1443610
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 862922
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 862922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1082704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443609

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 862922
ctas_completed 45114, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5250, 5250, 5250, 5250, 5250, 5250, 5250, 5250, 5264, 5264, 5264, 5264, 5264, 5264, 5264, 5264, 
gpgpu_n_tot_thrd_icount = 161685728
gpgpu_n_tot_w_icount = 5052679
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2
gpgpu_n_mem_write_global = 1443609
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2
gpgpu_n_store_insn = 11548848
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23097862
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:957121	W0_Idle:12407420	W0_Scoreboard:3760584	W1:33	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:5	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5052641
single_issue_nums: WS0:1263197	WS1:1263164	WS2:1263159	WS3:1263159	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57744360 {40:1443609,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11548872 {8:1443609,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 603 
max_icnt2mem_latency = 403 
maxmrqlatency = 1500 
max_icnt2sh_latency = 135 
averagemflatency = 330 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 396 
avg_icnt2sh_latency = 5 
mrq_lat_table:21035 	48 	125 	315 	595 	4553 	46768 	51156 	109488 	95662 	6585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	342389 	1099753 	1469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	1279990 	152243 	8693 	2684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	935143 	289639 	132097 	57349 	26665 	2712 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17542     17520     16147     16139     16564     16550     16357     16361     16849     16856     16702     16708     17193     17201     17013     17011 
dram[1]:     17519     17543     16143     16153     16554     16579     16366     16371     16858     16868     16711     16717     17201     17208     17015     17023 
dram[2]:     17548     17522     16166     16169     16578     16568     16376     16379     16871     16878     16719     16726     17209     17214     17028     17033 
dram[3]:     17535     17546     16169     16170     16581     16578     16379     16379     16882     16874     16725     16726     17214     17216     17033     17034 
dram[4]:     17510     17514     16147     16139     16564     16550     16357     16361     16864     16877     16702     16706     17203     17206     17017     17021 
dram[5]:     17518     17522     16143     16153     16554     16569     16366     16371     16861     16876     16717     16715     17205     17213     17025     17029 
dram[6]:     17528     17531     16166     16169     16574     16568     16376     16379     16889     16896     16722     16733     17218     17222     17033     17035 
dram[7]:     17531     17529     16169     16170     16579     16576     16379     16379     16882     16896     16726     16728     17226     17226     17036     17037 
dram[8]:     17553     17555     16173     16168     16568     16579     16403     16395     16862     16856     16702     16710     17203     17210     17019     17023 
dram[9]:     17560     17568     16151     16152     16579     16582     16399     16407     16861     16874     16715     16718     17209     17221     17026     17029 
dram[10]:     17573     17576     16162     16165     16587     16590     16411     16415     16872     16875     16724     16730     17225     17231     17041     17046 
dram[11]:     17576     17576     16175     16168     16589     16591     16416     16417     16880     16879     16724     16728     17232     17233     17047     17047 
average row accesses per activate:
dram[0]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.963636 15.963636 16.000000 16.000000 
dram[1]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.963636 15.963636 16.000000 16.000000 
dram[2]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.963636 15.963636 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[5]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 15.863636 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[6]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 15.863636 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[7]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[8]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[9]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[10]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[11]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
average row locality = 336330/21052 = 15.976154
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7024      7024      7040      7040 
dram[1]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7024      7024      7040      7040 
dram[2]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7024      7024      7040      7040 
dram[3]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[4]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[5]:      6976      6976      6984      6984      7040      7040      7040      7040      6980      6976      6976      6976      7020      7020      7040      7040 
dram[6]:      6976      6976      6984      6984      7040      7040      7040      7040      6980      6976      6976      6976      7020      7020      7040      7040 
dram[7]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[8]:      6976      6976      6988      6988      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[9]:      6976      6976      6988      6988      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[10]:      6976      6976      6988      6988      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[11]:      6976      6976      6988      6988      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
total dram writes = 1345312
bank skew: 7040/6976 = 1.01
chip skew: 112112/112104 = 1.00
average mf latency per bank:
dram[0]:        273       273       271       273       272       273       273       275       275       276       275       275       271       271       271       270
dram[1]:        280       286       280       285       281       288       283       288       284       290       283       289       279       285       278       283
dram[2]:        424       430       421       428       421       428       423       429       425       431       426       432       419       425       420       426
dram[3]:        410       416       409       415       408       414       409       414       410       416       410       416       406       411       405       411
dram[4]:        386       379       386       379       384       377       386       379       388       381       387       381       382       375       381       375
dram[5]:        310       328       310       327       310       328       312       329       312       331       314       331       308       325       306       324
dram[6]:        284       286       283       286       285       287       286       288       287       290       286       288       282       284       281       283
dram[7]:        443       437       442       436       441       435       444       437       445       439       446       439       438       432       438       433
dram[8]:        372       377       371       377       370       375       370       376       372       378       373       379       366       372       368       373
dram[9]:        273       279       273       277       274       279       276       280       276       281       276       279       271       276       271       276
dram[10]:        421       426       419       425       417       423       421       426       421       427       421       427       416       422       415       419
dram[11]:        359       365       357       363       356       363       357       362       359       364       356       362       355       360       354       360
maximum mf latency per bank:
dram[0]:        464       464       587       466       595       598       603       602       596       588       476       470       481       475       449       449
dram[1]:        468       496       449       486       591       593       599       598       588       592       465       460       465       483       443       471
dram[2]:        497       515       500       500       594       599       603       601       595       595       499       498       496       509       531       533
dram[3]:        477       476       478       580       599       593       601       595       595       588       480       486       478       484       485       489
dram[4]:        475       470       587       456       595       598       603       602       596       588       485       475       481       475       469       464
dram[5]:        389       394       406       402       591       593       599       598       588       592       465       435       465       459       381       397
dram[6]:        470       477       470       470       594       599       603       601       595       595       466       470       471       470       474       473
dram[7]:        507       493       518       580       599       593       601       595       595       588       521       508       516       512       506       503
dram[8]:        482       484       588       461       595       599       603       602       596       588       476       470       481       475       458       459
dram[9]:        493       493       466       465       592       594       599       598       588       592       472       487       481       472       480       461
dram[10]:        481       478       480       486       595       600       603       601       595       595       482       491       487       498       494       501
dram[11]:        502       495       459       581       600       594       601       595       595       588       467       480       466       467       458       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=502435 n_nop=386844 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8925
n_activity=448629 dram_eff=0.9996
bk0: 0a 239593i bk1: 0a 236454i bk2: 0a 181794i bk3: 0a 183043i bk4: 0a 238198i bk5: 0a 237480i bk6: 0a 191284i bk7: 0a 187194i bk8: 0a 248000i bk9: 0a 243891i bk10: 0a 195067i bk11: 0a 196330i bk12: 0a 239509i bk13: 0a 234768i bk14: 0a 183928i bk15: 0a 183635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.359693
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.471845
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.892549 
total_CMD = 502435 
util_bw = 448448 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 53910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 502435 
n_nop = 386844 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.223137 
Either_Row_CoL_Bus_Util = 0.230062 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000112 
queue_avg = 56.679436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6794
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 196006 -   mf: uid=4306284, sid4294967295:w4294967295, part=1, addr=0xd3482d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (195910), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=502435 n_nop=386851 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8925
n_activity=448628 dram_eff=0.9996
bk0: 0a 233947i bk1: 0a 232782i bk2: 0a 183600i bk3: 0a 185464i bk4: 0a 232500i bk5: 0a 236633i bk6: 0a 186185i bk7: 0a 190459i bk8: 0a 244760i bk9: 0a 244868i bk10: 0a 190824i bk11: 0a 189380i bk12: 0a 233671i bk13: 0a 236547i bk14: 0a 184176i bk15: 0a 185187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.422751
Bank_Level_Parallism_Col = 10.321512
Bank_Level_Parallism_Ready = 7.524168
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995039 

BW Util details:
bwutil = 0.892549 
total_CMD = 502435 
util_bw = 448448 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 53893 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 502435 
n_nop = 386851 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.223137 
Either_Row_CoL_Bus_Util = 0.230048 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000173 
queue_avg = 56.691071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6911
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=502435 n_nop=386844 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8925
n_activity=448618 dram_eff=0.9996
bk0: 0a 246471i bk1: 0a 243176i bk2: 0a 188775i bk3: 0a 184810i bk4: 0a 234789i bk5: 0a 237233i bk6: 0a 193614i bk7: 0a 190653i bk8: 0a 245789i bk9: 0a 245359i bk10: 0a 191189i bk11: 0a 188207i bk12: 0a 242447i bk13: 0a 240957i bk14: 0a 189052i bk15: 0a 187490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.293136
Bank_Level_Parallism_Col = 10.175035
Bank_Level_Parallism_Ready = 7.416601
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995483 

BW Util details:
bwutil = 0.892549 
total_CMD = 502435 
util_bw = 448448 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 53918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 502435 
n_nop = 386844 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.223137 
Either_Row_CoL_Bus_Util = 0.230062 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000112 
queue_avg = 56.700859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7009
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=502435 n_nop=386850 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28026 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112104 bw_util=0.8925
n_activity=448590 dram_eff=0.9996
bk0: 0a 241180i bk1: 0a 240261i bk2: 0a 191985i bk3: 0a 187834i bk4: 0a 236769i bk5: 0a 235999i bk6: 0a 193040i bk7: 0a 193028i bk8: 0a 250267i bk9: 0a 244189i bk10: 0a 189401i bk11: 0a 190168i bk12: 0a 245766i bk13: 0a 241322i bk14: 0a 182151i bk15: 0a 181449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937415
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937415
Bank_Level_Parallism = 10.305740
Bank_Level_Parallism_Col = 10.187030
Bank_Level_Parallism_Ready = 7.426564
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995618 

BW Util details:
bwutil = 0.892486 
total_CMD = 502435 
util_bw = 448416 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 53958 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 502435 
n_nop = 386850 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112104 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28026 
total_req = 112104 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112104 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.223121 
Either_Row_CoL_Bus_Util = 0.230050 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000095 
queue_avg = 56.697323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6973
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=502435 n_nop=386850 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28026 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112104 bw_util=0.8925
n_activity=448596 dram_eff=0.9996
bk0: 0a 238104i bk1: 0a 236868i bk2: 0a 181140i bk3: 0a 185333i bk4: 0a 234285i bk5: 0a 233553i bk6: 0a 184991i bk7: 0a 190696i bk8: 0a 247002i bk9: 0a 248316i bk10: 0a 195314i bk11: 0a 194374i bk12: 0a 237980i bk13: 0a 237761i bk14: 0a 185393i bk15: 0a 187305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937415
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937415
Bank_Level_Parallism = 10.367233
Bank_Level_Parallism_Col = 10.249549
Bank_Level_Parallism_Ready = 7.479814
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995395 

BW Util details:
bwutil = 0.892486 
total_CMD = 502435 
util_bw = 448416 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 53943 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 502435 
n_nop = 386850 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112104 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28026 
total_req = 112104 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112104 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.223121 
Either_Row_CoL_Bus_Util = 0.230050 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000095 
queue_avg = 56.665665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6657
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=502435 n_nop=386840 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28028 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112108 bw_util=0.8925
n_activity=448702 dram_eff=0.9994
bk0: 0a 236608i bk1: 0a 241798i bk2: 0a 186178i bk3: 0a 186424i bk4: 0a 233704i bk5: 0a 236408i bk6: 0a 187368i bk7: 0a 187270i bk8: 0a 244703i bk9: 0a 246947i bk10: 1a 192991i bk11: 0a 193260i bk12: 0a 232808i bk13: 0a 239351i bk14: 0a 183480i bk15: 0a 187605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937348
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937382
Bank_Level_Parallism = 10.363324
Bank_Level_Parallism_Col = 10.262324
Bank_Level_Parallism_Ready = 7.486691
write_to_read_ratio_blp_rw_average = 0.999960
GrpLevelPara = 3.994500 

BW Util details:
bwutil = 0.892525 
total_CMD = 502435 
util_bw = 448436 
Wasted_Col = 134 
Wasted_Row = 24 
Idle = 53841 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 502435 
n_nop = 386840 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112108 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28028 
total_req = 112109 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112109 
Row_Bus_Util =  0.006958 
CoL_Bus_Util = 0.223131 
Either_Row_CoL_Bus_Util = 0.230070 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000087 
queue_avg = 56.673233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6732
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=502435 n_nop=386842 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28028 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112108 bw_util=0.8925
n_activity=448714 dram_eff=0.9994
bk0: 0a 241781i bk1: 0a 239540i bk2: 0a 186325i bk3: 0a 185844i bk4: 0a 238969i bk5: 0a 236091i bk6: 0a 193400i bk7: 0a 191736i bk8: 0a 249638i bk9: 0a 248612i bk10: 1a 196187i bk11: 0a 192369i bk12: 0a 236435i bk13: 0a 238575i bk14: 0a 186857i bk15: 0a 181541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937348
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937382
Bank_Level_Parallism = 10.305077
Bank_Level_Parallism_Col = 10.187800
Bank_Level_Parallism_Ready = 7.429734
write_to_read_ratio_blp_rw_average = 0.999960
GrpLevelPara = 3.995173 

BW Util details:
bwutil = 0.892525 
total_CMD = 502435 
util_bw = 448436 
Wasted_Col = 131 
Wasted_Row = 24 
Idle = 53844 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 56 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 502435 
n_nop = 386842 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112108 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28028 
total_req = 112109 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112109 
Row_Bus_Util =  0.006958 
CoL_Bus_Util = 0.223131 
Either_Row_CoL_Bus_Util = 0.230066 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000104 
queue_avg = 56.685402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6854
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=502435 n_nop=386851 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28026 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112104 bw_util=0.8925
n_activity=448595 dram_eff=0.9996
bk0: 0a 243817i bk1: 0a 239856i bk2: 0a 187206i bk3: 0a 188004i bk4: 0a 236492i bk5: 0a 235738i bk6: 0a 187415i bk7: 0a 194125i bk8: 0a 247128i bk9: 0a 243408i bk10: 0a 189977i bk11: 0a 190057i bk12: 0a 238126i bk13: 0a 235063i bk14: 0a 185947i bk15: 0a 188459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937415
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937415
Bank_Level_Parallism = 10.340135
Bank_Level_Parallism_Col = 10.221958
Bank_Level_Parallism_Ready = 7.456693
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995362 

BW Util details:
bwutil = 0.892486 
total_CMD = 502435 
util_bw = 448416 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 53953 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 502435 
n_nop = 386851 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112104 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28026 
total_req = 112104 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112104 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.223121 
Either_Row_CoL_Bus_Util = 0.230048 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000104 
queue_avg = 56.694614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6946
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 196017 -   mf: uid=4306285, sid4294967295:w4294967295, part=8, addr=0xd3491800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (195921), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=502435 n_nop=386844 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8925
n_activity=448609 dram_eff=0.9996
bk0: 0a 241276i bk1: 0a 236345i bk2: 0a 185821i bk3: 0a 186457i bk4: 0a 233489i bk5: 0a 236710i bk6: 0a 193820i bk7: 0a 193991i bk8: 0a 245420i bk9: 0a 240391i bk10: 0a 189840i bk11: 0a 190384i bk12: 0a 238368i bk13: 0a 237196i bk14: 0a 183319i bk15: 0a 181781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.372258
Bank_Level_Parallism_Col = 10.254376
Bank_Level_Parallism_Ready = 7.482852
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995534 

BW Util details:
bwutil = 0.892549 
total_CMD = 502435 
util_bw = 448448 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 53922 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 502435 
n_nop = 386844 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.223137 
Either_Row_CoL_Bus_Util = 0.230062 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000112 
queue_avg = 56.681786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6818
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=502435 n_nop=386839 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8925
n_activity=448639 dram_eff=0.9996
bk0: 0a 240292i bk1: 0a 236529i bk2: 0a 192102i bk3: 0a 186269i bk4: 0a 236413i bk5: 0a 234406i bk6: 0a 191051i bk7: 0a 189962i bk8: 0a 243832i bk9: 0a 243083i bk10: 0a 193696i bk11: 0a 188044i bk12: 0a 240746i bk13: 0a 239103i bk14: 0a 187846i bk15: 0a 185349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.340262
Bank_Level_Parallism_Col = 10.222741
Bank_Level_Parallism_Ready = 7.458288
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995202 

BW Util details:
bwutil = 0.892549 
total_CMD = 502435 
util_bw = 448448 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 53907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 502435 
n_nop = 386839 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.223137 
Either_Row_CoL_Bus_Util = 0.230072 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000069 
queue_avg = 56.693058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6931
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 195985 -   mf: uid=4306283, sid4294967295:w4294967295, part=10, addr=0xd3472e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (195889), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=502435 n_nop=386845 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8925
n_activity=448622 dram_eff=0.9996
bk0: 0a 240347i bk1: 0a 239556i bk2: 0a 188453i bk3: 0a 186067i bk4: 0a 236417i bk5: 0a 237094i bk6: 0a 193356i bk7: 0a 187464i bk8: 0a 245215i bk9: 0a 244464i bk10: 0a 191661i bk11: 0a 189129i bk12: 0a 237779i bk13: 0a 238140i bk14: 0a 187546i bk15: 0a 185838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.340711
Bank_Level_Parallism_Col = 10.222425
Bank_Level_Parallism_Ready = 7.453502
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995389 

BW Util details:
bwutil = 0.892549 
total_CMD = 502435 
util_bw = 448448 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 53911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 502435 
n_nop = 386845 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.223137 
Either_Row_CoL_Bus_Util = 0.230060 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000121 
queue_avg = 56.696289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6963
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=502435 n_nop=386839 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8925
n_activity=448608 dram_eff=0.9996
bk0: 0a 242878i bk1: 0a 240836i bk2: 0a 189867i bk3: 0a 185752i bk4: 0a 237054i bk5: 0a 237973i bk6: 0a 185794i bk7: 0a 188767i bk8: 0a 247553i bk9: 0a 246418i bk10: 0a 194144i bk11: 0a 191784i bk12: 0a 242790i bk13: 0a 242457i bk14: 0a 187712i bk15: 0a 186219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.297677
Bank_Level_Parallism_Col = 10.178621
Bank_Level_Parallism_Ready = 7.421793
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994979 

BW Util details:
bwutil = 0.892549 
total_CMD = 502435 
util_bw = 448448 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 53917 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 502435 
n_nop = 386839 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.223137 
Either_Row_CoL_Bus_Util = 0.230072 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000069 
queue_avg = 56.695423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6954

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 60153, Miss = 60153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 60150, Miss = 60150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 60149, Miss = 60149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 60149, Miss = 60149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 60153, Miss = 60153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60153, Miss = 60153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1443611
L2_total_cache_misses = 1443611
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360905
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1082704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443609
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.286
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1443611
icnt_total_pkts_simt_to_mem=1443611
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1443611
Req_Network_cycles = 195923
Req_Network_injected_packets_per_cycle =       7.3683 
Req_Network_conflicts_per_cycle =       1.2743
Req_Network_conflicts_per_cycle_util =       1.3619
Req_Bank_Level_Parallism =       7.8750
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7825
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.5127

Reply_Network_injected_packets_num = 1443611
Reply_Network_cycles = 195923
Reply_Network_injected_packets_per_cycle =        7.3683
Reply_Network_conflicts_per_cycle =        4.2433
Reply_Network_conflicts_per_cycle_util =       4.5238
Reply_Bank_Level_Parallism =       7.8554
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9898
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2456
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 36 sec (2076 sec)
gpgpu_simulation_rate = 72319 (inst/sec)
gpgpu_simulation_rate = 94 (cycle/sec)
gpgpu_silicon_slowdown = 14521276x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0e2d30e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2ea0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e2d2e9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e29e96ff36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding dominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: reconvergence points for _Z13push_frontier9Worklist2Pii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d8 (bc_linear_base.1.sm_75.ptx:150) @%p3 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (bc_linear_base.1.sm_75.ptx:159) @%p5 bra $L__BB2_4;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x208 (bc_linear_base.1.sm_75.ptx:159) @%p5 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (bc_linear_base.1.sm_75.ptx:168) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z13push_frontier9Worklist2Pii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13push_frontier9Worklist2Pii'.
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 3: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5910
gpu_sim_insn = 3848
gpu_ipc =       0.6511
gpu_tot_sim_cycle = 201833
gpu_tot_sim_insn = 150139611
gpu_tot_ipc =     743.8804
gpu_tot_issued_cta = 45115
gpu_occupancy = 10.3180% 
gpu_tot_occupancy = 83.1940% 
max_total_param_size = 0
gpu_stall_dramfull = 76121
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       7.1525
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8747
L2_BW  =       0.0222 GB/Sec
L2_BW_total  =     312.4220 GB/Sec
gpu_total_sim_rate=72147

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 47968, Miss = 47968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29371
	L1D_cache_core[1]: Access = 48224, Miss = 48224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29224
	L1D_cache_core[2]: Access = 48160, Miss = 48160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28318
	L1D_cache_core[3]: Access = 47584, Miss = 47584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29614
	L1D_cache_core[4]: Access = 48000, Miss = 48000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29238
	L1D_cache_core[5]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28854
	L1D_cache_core[6]: Access = 48224, Miss = 48224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29027
	L1D_cache_core[7]: Access = 48672, Miss = 48672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27824
	L1D_cache_core[8]: Access = 48544, Miss = 48544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28087
	L1D_cache_core[9]: Access = 48096, Miss = 48096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28816
	L1D_cache_core[10]: Access = 47968, Miss = 47968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28463
	L1D_cache_core[11]: Access = 47840, Miss = 47840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29048
	L1D_cache_core[12]: Access = 47584, Miss = 47584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29525
	L1D_cache_core[13]: Access = 47712, Miss = 47712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29000
	L1D_cache_core[14]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28617
	L1D_cache_core[15]: Access = 48256, Miss = 48256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28726
	L1D_cache_core[16]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29829
	L1D_cache_core[17]: Access = 48096, Miss = 48096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28559
	L1D_cache_core[18]: Access = 48576, Miss = 48576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28510
	L1D_cache_core[19]: Access = 48576, Miss = 48576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28226
	L1D_cache_core[20]: Access = 48544, Miss = 48544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28498
	L1D_cache_core[21]: Access = 47360, Miss = 47360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29284
	L1D_cache_core[22]: Access = 47520, Miss = 47520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29459
	L1D_cache_core[23]: Access = 47670, Miss = 47670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28720
	L1D_cache_core[24]: Access = 48196, Miss = 48196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28665
	L1D_cache_core[25]: Access = 48490, Miss = 48483, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 28198
	L1D_cache_core[26]: Access = 48032, Miss = 48032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28745
	L1D_cache_core[27]: Access = 48640, Miss = 48640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28174
	L1D_cache_core[28]: Access = 48640, Miss = 48640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27995
	L1D_cache_core[29]: Access = 48736, Miss = 48736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28308
	L1D_total_cache_accesses = 1443620
	L1D_total_cache_misses = 1443613
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 7
	L1D_total_cache_reservation_fails = 862922
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 862922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1082704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443610

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 862922
ctas_completed 45115, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5250, 5250, 5250, 5250, 5250, 5250, 5250, 5250, 5264, 5264, 5264, 5264, 5264, 5264, 5264, 5264, 
gpgpu_n_tot_thrd_icount = 161689888
gpgpu_n_tot_w_icount = 5052809
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4
gpgpu_n_mem_write_global = 1443610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259
gpgpu_n_store_insn = 11548849
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23098886
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:957181	W0_Idle:12409509	W0_Scoreboard:3761941	W1:43	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:5	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5052761
single_issue_nums: WS0:1263237	WS1:1263194	WS2:1263189	WS3:1263189	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57744400 {40:1443610,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120 {40:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11548880 {8:1443610,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 603 
max_icnt2mem_latency = 403 
maxmrqlatency = 1500 
max_icnt2sh_latency = 135 
averagemflatency = 330 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 396 
avg_icnt2sh_latency = 5 
mrq_lat_table:21039 	48 	125 	315 	595 	4553 	46768 	51156 	109488 	95662 	6585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	342391 	1099754 	1469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	1279993 	152243 	8693 	2684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	935146 	289639 	132097 	57349 	26665 	2712 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17542     17520     16147     16139     16564     16550     16357     16361     16849     16856     16702     16708     17193     17201     17013     17011 
dram[1]:     17519     17543     16143     16153     16554     16579     16366     16371     16858     16868     16711     16717     17201     17208     17015     17023 
dram[2]:     17548     17522     16166     16169     16578     16568     16376     16379     16871     16878     16719     16726     17209     17214     17028     17033 
dram[3]:     17535     17546     16169     16170     16581     16578     16379     16379     16882     16874     16725     16726     17214     17216     17033     17034 
dram[4]:     17510     17514     16147     16139     16564     16550     16357     16361     16864     16877     16702     16706     17203     17206     17017     17021 
dram[5]:     17518     17522     16143     16153     16554     16569     16366     16371     16861     16876     16717     16715     17205     17213     17025     17029 
dram[6]:     17528     17531     16166     16169     16574     16568     16376     16379     16889     16896     16722     16733     17218     17222     17033     17035 
dram[7]:     17531     17529     16169     16170     16579     16576     16379     16379     16882     16896     16726     16728     17226     17226     17036     17037 
dram[8]:     17553     17555     16173     16168     16568     16579     16403     16395     16862     16856     16702     16710     17203     17210     17019     17023 
dram[9]:     17560     17568     16151     16152     16579     16582     16399     16407     16861     16874     16715     16718     17209     17221     17026     17029 
dram[10]:     17573     17576     16162     16165     16587     16590     16411     16415     16872     16875     16724     16730     17225     17231     17041     17046 
dram[11]:     17576     17576     16175     16168     16589     16591     16416     16417     16880     16879     16724     16728     17232     17233     17047     17047 
average row accesses per activate:
dram[0]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.963636 15.963636 16.000000 16.000000 
dram[1]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 15.963636 15.963636 16.000000 16.000000 
dram[2]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.963636 15.963636 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[5]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 15.863636 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[6]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 15.863636 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[7]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[8]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.963636 15.954545 16.000000 16.000000 
dram[9]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[10]: 16.000000 16.000000 15.747747 15.881818 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[11]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
average row locality = 336334/21055 = 15.974068
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7024      7024      7040      7040 
dram[1]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6980      6976      7024      7024      7040      7040 
dram[2]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7024      7024      7040      7040 
dram[3]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[4]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[5]:      6976      6976      6984      6984      7040      7040      7040      7040      6980      6976      6976      6976      7020      7020      7040      7040 
dram[6]:      6976      6976      6984      6984      7040      7040      7040      7040      6980      6976      6976      6976      7020      7020      7040      7040 
dram[7]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[8]:      6976      6976      6988      6988      7040      7040      7040      7040      6976      6976      6976      6976      7024      7020      7040      7040 
dram[9]:      6976      6976      6988      6988      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[10]:      6976      6976      6988      6988      7040      7040      7040      7040      6980      6976      6976      6976      7020      7020      7040      7040 
dram[11]:      6976      6976      6988      6988      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
total dram writes = 1345324
bank skew: 7040/6976 = 1.01
chip skew: 112116/112104 = 1.00
average mf latency per bank:
dram[0]:        273       273       271       273       272       273       273       275       275       276       275       275       271       271       271       270
dram[1]:        280       286       280       285       281       288       283       288       284       290       282       289       279       285       278       283
dram[2]:        424       430       421       428       421       428       423       429       425       431       426       432       419       425       420       426
dram[3]:        410       416       409       415       408       414       409       414       410       416       410       416       406       411       405       411
dram[4]:        386       379       386       379       384       377       386       379       388       381       387       381       382       375       381       375
dram[5]:        310       328       310       327       310       328       312       329       312       331       314       331       308       325       306       324
dram[6]:        284       286       283       286       285       287       286       288       287       290       286       288       282       284       281       283
dram[7]:        443       437       442       436       441       435       444       437       445       439       446       439       438       432       438       433
dram[8]:        372       377       371       377       370       375       370       376       372       378       373       379       366       372       368       373
dram[9]:        273       279       273       277       274       279       276       280       276       281       276       279       271       276       271       276
dram[10]:        421       426       419       425       417       423       421       426       421       427       421       427       416       422       415       419
dram[11]:        359       365       357       363       356       363       357       362       359       364       356       362       355       360       354       360
maximum mf latency per bank:
dram[0]:        464       464       587       466       595       598       603       602       596       588       476       470       481       475       449       449
dram[1]:        468       496       449       486       591       593       599       598       588       592       465       460       465       483       443       471
dram[2]:        497       515       500       500       594       599       603       601       595       595       499       498       496       509       531       533
dram[3]:        477       476       478       580       599       593       601       595       595       588       480       486       478       484       485       489
dram[4]:        475       470       587       456       595       598       603       602       596       588       485       475       481       475       469       464
dram[5]:        389       394       406       402       591       593       599       598       588       592       465       435       465       459       381       397
dram[6]:        470       477       470       470       594       599       603       601       595       595       466       470       471       470       474       473
dram[7]:        507       493       518       580       599       593       601       595       595       588       521       508       516       512       506       503
dram[8]:        482       484       588       461       595       599       603       602       596       588       476       470       481       475       458       459
dram[9]:        493       493       466       465       592       594       599       598       588       592       472       487       481       472       480       461
dram[10]:        481       478       480       486       595       600       603       601       595       595       482       491       487       498       494       501
dram[11]:        502       495       459       581       600       594       601       595       595       588       467       480       466       467       458       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=517589 n_nop=401998 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8664
n_activity=448629 dram_eff=0.9996
bk0: 0a 254747i bk1: 0a 251608i bk2: 0a 196948i bk3: 0a 198197i bk4: 0a 253352i bk5: 0a 252634i bk6: 0a 206438i bk7: 0a 202348i bk8: 0a 263154i bk9: 0a 259045i bk10: 0a 210221i bk11: 0a 211484i bk12: 0a 254663i bk13: 0a 249922i bk14: 0a 199082i bk15: 0a 198789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.359693
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.471845
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.866417 
total_CMD = 517589 
util_bw = 448448 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 69064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 517589 
n_nop = 401998 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006747 
CoL_Bus_Util = 0.216604 
Either_Row_CoL_Bus_Util = 0.223326 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000112 
queue_avg = 55.019970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.02
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=517589 n_nop=401999 n_act=1755 n_pre=1739 n_ref_event=0 n_req=28029 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112116 bw_util=0.8664
n_activity=448730 dram_eff=0.9994
bk0: 0a 249100i bk1: 0a 247935i bk2: 0a 198754i bk3: 0a 200618i bk4: 0a 247655i bk5: 0a 251788i bk6: 0a 201340i bk7: 0a 205614i bk8: 0a 259915i bk9: 0a 260023i bk10: 0a 205921i bk11: 0a 204533i bk12: 0a 248824i bk13: 0a 251700i bk14: 0a 199329i bk15: 0a 200340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937386
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937386
Bank_Level_Parallism = 10.421533
Bank_Level_Parallism_Col = 10.320827
Bank_Level_Parallism_Ready = 7.523935
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994819 

BW Util details:
bwutil = 0.866448 
total_CMD = 517589 
util_bw = 448464 
Wasted_Col = 115 
Wasted_Row = 24 
Idle = 68986 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 57 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 517589 
n_nop = 401999 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112116 
n_act = 1755 
n_pre = 1739 
n_ref = 0 
n_req = 28029 
total_req = 112116 

Dual Bus Interface Util: 
issued_total_row = 3494 
issued_total_col = 112116 
Row_Bus_Util =  0.006751 
CoL_Bus_Util = 0.216612 
Either_Row_CoL_Bus_Util = 0.223324 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.000173 
queue_avg = 55.031265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0313
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=517589 n_nop=401998 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8664
n_activity=448618 dram_eff=0.9996
bk0: 0a 261625i bk1: 0a 258330i bk2: 0a 203929i bk3: 0a 199964i bk4: 0a 249943i bk5: 0a 252387i bk6: 0a 208768i bk7: 0a 205807i bk8: 0a 260943i bk9: 0a 260513i bk10: 0a 206343i bk11: 0a 203361i bk12: 0a 257601i bk13: 0a 256111i bk14: 0a 204206i bk15: 0a 202644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.293136
Bank_Level_Parallism_Col = 10.175035
Bank_Level_Parallism_Ready = 7.416601
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995483 

BW Util details:
bwutil = 0.866417 
total_CMD = 517589 
util_bw = 448448 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 69072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 517589 
n_nop = 401998 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006747 
CoL_Bus_Util = 0.216604 
Either_Row_CoL_Bus_Util = 0.223326 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000112 
queue_avg = 55.040768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0408
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 201927 -   mf: uid=4306372, sid4294967295:w4294967295, part=3, addr=0xd3490700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (201831), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=517589 n_nop=402004 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28026 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112104 bw_util=0.8664
n_activity=448590 dram_eff=0.9996
bk0: 0a 256334i bk1: 0a 255415i bk2: 0a 207139i bk3: 0a 202988i bk4: 0a 251923i bk5: 0a 251153i bk6: 0a 208194i bk7: 0a 208182i bk8: 0a 265421i bk9: 0a 259343i bk10: 0a 204555i bk11: 0a 205322i bk12: 0a 260920i bk13: 0a 256476i bk14: 0a 197305i bk15: 0a 196603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937415
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937415
Bank_Level_Parallism = 10.305740
Bank_Level_Parallism_Col = 10.187030
Bank_Level_Parallism_Ready = 7.426564
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995618 

BW Util details:
bwutil = 0.866355 
total_CMD = 517589 
util_bw = 448416 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 69112 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 517589 
n_nop = 402004 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112104 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28026 
total_req = 112104 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112104 
Row_Bus_Util =  0.006747 
CoL_Bus_Util = 0.216589 
Either_Row_CoL_Bus_Util = 0.223314 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000095 
queue_avg = 55.037338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0373
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=517589 n_nop=402004 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28026 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112104 bw_util=0.8664
n_activity=448596 dram_eff=0.9996
bk0: 0a 253258i bk1: 0a 252022i bk2: 0a 196294i bk3: 0a 200487i bk4: 0a 249439i bk5: 0a 248707i bk6: 0a 200145i bk7: 0a 205850i bk8: 0a 262156i bk9: 0a 263470i bk10: 0a 210468i bk11: 0a 209528i bk12: 0a 253134i bk13: 0a 252915i bk14: 0a 200547i bk15: 0a 202459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937415
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937415
Bank_Level_Parallism = 10.367233
Bank_Level_Parallism_Col = 10.249549
Bank_Level_Parallism_Ready = 7.479814
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995395 

BW Util details:
bwutil = 0.866355 
total_CMD = 517589 
util_bw = 448416 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 69097 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 517589 
n_nop = 402004 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112104 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28026 
total_req = 112104 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112104 
Row_Bus_Util =  0.006747 
CoL_Bus_Util = 0.216589 
Either_Row_CoL_Bus_Util = 0.223314 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000095 
queue_avg = 55.006607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0066
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=517589 n_nop=401994 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28028 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112108 bw_util=0.8664
n_activity=448702 dram_eff=0.9994
bk0: 0a 251762i bk1: 0a 256952i bk2: 0a 201332i bk3: 0a 201578i bk4: 0a 248858i bk5: 0a 251562i bk6: 0a 202522i bk7: 0a 202424i bk8: 0a 259857i bk9: 0a 262101i bk10: 1a 208145i bk11: 0a 208414i bk12: 0a 247962i bk13: 0a 254505i bk14: 0a 198634i bk15: 0a 202759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937348
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937382
Bank_Level_Parallism = 10.363324
Bank_Level_Parallism_Col = 10.262324
Bank_Level_Parallism_Ready = 7.486691
write_to_read_ratio_blp_rw_average = 0.999960
GrpLevelPara = 3.994500 

BW Util details:
bwutil = 0.866394 
total_CMD = 517589 
util_bw = 448436 
Wasted_Col = 134 
Wasted_Row = 24 
Idle = 68995 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 517589 
n_nop = 401994 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112108 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28028 
total_req = 112109 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112109 
Row_Bus_Util =  0.006754 
CoL_Bus_Util = 0.216598 
Either_Row_CoL_Bus_Util = 0.223334 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000087 
queue_avg = 55.013950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.014
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=517589 n_nop=401996 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28028 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112108 bw_util=0.8664
n_activity=448714 dram_eff=0.9994
bk0: 0a 256935i bk1: 0a 254694i bk2: 0a 201479i bk3: 0a 200998i bk4: 0a 254123i bk5: 0a 251245i bk6: 0a 208554i bk7: 0a 206890i bk8: 0a 264792i bk9: 0a 263766i bk10: 1a 211341i bk11: 0a 207523i bk12: 0a 251589i bk13: 0a 253729i bk14: 0a 202011i bk15: 0a 196695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937348
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937382
Bank_Level_Parallism = 10.305077
Bank_Level_Parallism_Col = 10.187800
Bank_Level_Parallism_Ready = 7.429734
write_to_read_ratio_blp_rw_average = 0.999960
GrpLevelPara = 3.995173 

BW Util details:
bwutil = 0.866394 
total_CMD = 517589 
util_bw = 448436 
Wasted_Col = 131 
Wasted_Row = 24 
Idle = 68998 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 56 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 517589 
n_nop = 401996 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112108 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28028 
total_req = 112109 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112109 
Row_Bus_Util =  0.006754 
CoL_Bus_Util = 0.216598 
Either_Row_CoL_Bus_Util = 0.223330 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000104 
queue_avg = 55.025764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0258
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=517589 n_nop=402005 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28026 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112104 bw_util=0.8664
n_activity=448595 dram_eff=0.9996
bk0: 0a 258971i bk1: 0a 255010i bk2: 0a 202360i bk3: 0a 203158i bk4: 0a 251646i bk5: 0a 250892i bk6: 0a 202569i bk7: 0a 209279i bk8: 0a 262282i bk9: 0a 258562i bk10: 0a 205131i bk11: 0a 205211i bk12: 0a 253280i bk13: 0a 250217i bk14: 0a 201101i bk15: 0a 203613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937415
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937415
Bank_Level_Parallism = 10.340135
Bank_Level_Parallism_Col = 10.221958
Bank_Level_Parallism_Ready = 7.456693
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995362 

BW Util details:
bwutil = 0.866355 
total_CMD = 517589 
util_bw = 448416 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 69107 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 517589 
n_nop = 402005 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112104 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28026 
total_req = 112104 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112104 
Row_Bus_Util =  0.006747 
CoL_Bus_Util = 0.216589 
Either_Row_CoL_Bus_Util = 0.223312 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000104 
queue_avg = 55.034706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0347
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=517589 n_nop=401994 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28029 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112116 bw_util=0.8664
n_activity=448649 dram_eff=0.9996
bk0: 0a 256430i bk1: 0a 251499i bk2: 0a 200975i bk3: 0a 201611i bk4: 0a 248643i bk5: 0a 251864i bk6: 0a 208974i bk7: 0a 209145i bk8: 0a 260574i bk9: 0a 255545i bk10: 0a 204994i bk11: 0a 205538i bk12: 0a 253504i bk13: 0a 252350i bk14: 0a 198473i bk15: 0a 196935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937422
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937422
Bank_Level_Parallism = 10.371861
Bank_Level_Parallism_Col = 10.253984
Bank_Level_Parallism_Ready = 7.482621
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995407 

BW Util details:
bwutil = 0.866448 
total_CMD = 517589 
util_bw = 448464 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 69054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 517589 
n_nop = 401994 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112116 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28029 
total_req = 112116 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112116 
Row_Bus_Util =  0.006747 
CoL_Bus_Util = 0.216612 
Either_Row_CoL_Bus_Util = 0.223334 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000112 
queue_avg = 55.022251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0223
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=517589 n_nop=401993 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8664
n_activity=448639 dram_eff=0.9996
bk0: 0a 255446i bk1: 0a 251683i bk2: 0a 207256i bk3: 0a 201423i bk4: 0a 251567i bk5: 0a 249560i bk6: 0a 206205i bk7: 0a 205116i bk8: 0a 258986i bk9: 0a 258237i bk10: 0a 208850i bk11: 0a 203198i bk12: 0a 255900i bk13: 0a 254257i bk14: 0a 203000i bk15: 0a 200503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.340262
Bank_Level_Parallism_Col = 10.222741
Bank_Level_Parallism_Ready = 7.458288
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995202 

BW Util details:
bwutil = 0.866417 
total_CMD = 517589 
util_bw = 448448 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 69061 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 517589 
n_nop = 401993 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006747 
CoL_Bus_Util = 0.216604 
Either_Row_CoL_Bus_Util = 0.223336 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000069 
queue_avg = 55.033195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0332
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=517589 n_nop=401990 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28030 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112116 bw_util=0.8665
n_activity=448826 dram_eff=0.9992
bk0: 0a 255501i bk1: 0a 254712i bk2: 1a 203560i bk3: 0a 201221i bk4: 0a 251571i bk5: 0a 252248i bk6: 0a 208510i bk7: 0a 202618i bk8: 0a 260311i bk9: 0a 259616i bk10: 0a 206814i bk11: 0a 204282i bk12: 0a 252933i bk13: 0a 253294i bk14: 0a 202700i bk15: 0a 200992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937353
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937386
Bank_Level_Parallism = 10.338483
Bank_Level_Parallism_Col = 10.221252
Bank_Level_Parallism_Ready = 7.453214
write_to_read_ratio_blp_rw_average = 0.999946
GrpLevelPara = 3.995008 

BW Util details:
bwutil = 0.866456 
total_CMD = 517589 
util_bw = 448468 
Wasted_Col = 121 
Wasted_Row = 48 
Idle = 68952 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 59 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 517589 
n_nop = 401990 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112116 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28030 
total_req = 112117 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112117 
Row_Bus_Util =  0.006754 
CoL_Bus_Util = 0.216614 
Either_Row_CoL_Bus_Util = 0.223341 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000121 
queue_avg = 55.036331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0363
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=517589 n_nop=401993 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8664
n_activity=448608 dram_eff=0.9996
bk0: 0a 258032i bk1: 0a 255990i bk2: 0a 205021i bk3: 0a 200906i bk4: 0a 252208i bk5: 0a 253127i bk6: 0a 200948i bk7: 0a 203921i bk8: 0a 262707i bk9: 0a 261572i bk10: 0a 209298i bk11: 0a 206938i bk12: 0a 257944i bk13: 0a 257611i bk14: 0a 202866i bk15: 0a 201373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.297677
Bank_Level_Parallism_Col = 10.178621
Bank_Level_Parallism_Ready = 7.421793
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994979 

BW Util details:
bwutil = 0.866417 
total_CMD = 517589 
util_bw = 448448 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 69071 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 517589 
n_nop = 401993 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006747 
CoL_Bus_Util = 0.216604 
Either_Row_CoL_Bus_Util = 0.223336 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000069 
queue_avg = 55.035488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0355

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 60153, Miss = 60153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 60150, Miss = 60150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 60149, Miss = 60149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 60149, Miss = 60149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 60150, Miss = 60149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 60153, Miss = 60153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60154, Miss = 60154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1443614
L2_total_cache_misses = 1443613
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1082704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443610
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1443614
icnt_total_pkts_simt_to_mem=1443614
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1443614
Req_Network_cycles = 201833
Req_Network_injected_packets_per_cycle =       7.1525 
Req_Network_conflicts_per_cycle =       1.2370
Req_Network_conflicts_per_cycle_util =       1.3619
Req_Bank_Level_Parallism =       7.8749
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7596
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4977

Reply_Network_injected_packets_num = 1443614
Reply_Network_cycles = 201833
Reply_Network_injected_packets_per_cycle =        7.1525
Reply_Network_conflicts_per_cycle =        4.1190
Reply_Network_conflicts_per_cycle_util =       4.5237
Reply_Bank_Level_Parallism =       7.8552
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9608
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2384
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 41 sec (2081 sec)
gpgpu_simulation_rate = 72147 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
gpgpu_silicon_slowdown = 14218750x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2e40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e2d2e3c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0e2d30c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0e2d30e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e29e9702d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (bc_linear_base.1.sm_75.ptx:245) @%p3 bra $L__BB4_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (bc_linear_base.1.sm_75.ptx:254) @%p35 bra $L__BB4_50;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3b0 (bc_linear_base.1.sm_75.ptx:254) @%p35 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (bc_linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e8 (bc_linear_base.1.sm_75.ptx:262) @%p5 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (bc_linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x420 (bc_linear_base.1.sm_75.ptx:270) @%p6 bra $L__BB4_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (bc_linear_base.1.sm_75.ptx:351) not.b32 %r43, %r4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x468 (bc_linear_base.1.sm_75.ptx:283) @%p7 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (bc_linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x488 (bc_linear_base.1.sm_75.ptx:288) @%p8 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (bc_linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (bc_linear_base.1.sm_75.ptx:293) @%p9 bra $L__BB4_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (bc_linear_base.1.sm_75.ptx:300) setp.lt.s32 %p10, %r10, %r11;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d0 (bc_linear_base.1.sm_75.ptx:301) @%p10 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (bc_linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x558 (bc_linear_base.1.sm_75.ptx:337) @%p11 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (bc_linear_base.1.sm_75.ptx:344) add.s32 %r76, %r76, 1;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x598 (bc_linear_base.1.sm_75.ptx:348) @%p12 bra $L__BB4_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (bc_linear_base.1.sm_75.ptx:351) not.b32 %r43, %r4;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5b8 (bc_linear_base.1.sm_75.ptx:354) @%p13 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (bc_linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5f8 (bc_linear_base.1.sm_75.ptx:365) @%p14 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (bc_linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x618 (bc_linear_base.1.sm_75.ptx:370) @%p15 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (bc_linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x638 (bc_linear_base.1.sm_75.ptx:375) @%p16 bra $L__BB4_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (bc_linear_base.1.sm_75.ptx:382) setp.lt.s32 %p17, %r17, %r18;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x660 (bc_linear_base.1.sm_75.ptx:383) @%p17 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (bc_linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6e8 (bc_linear_base.1.sm_75.ptx:419) @%p18 bra $L__BB4_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x708 (bc_linear_base.1.sm_75.ptx:426) ld.global.u32 %r19, [%rd101+4];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x730 (bc_linear_base.1.sm_75.ptx:431) @%p19 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (bc_linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x750 (bc_linear_base.1.sm_75.ptx:436) @%p20 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (bc_linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x770 (bc_linear_base.1.sm_75.ptx:441) @%p21 bra $L__BB4_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x790 (bc_linear_base.1.sm_75.ptx:448) setp.lt.s32 %p22, %r20, %r21;

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x798 (bc_linear_base.1.sm_75.ptx:449) @%p22 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (bc_linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x820 (bc_linear_base.1.sm_75.ptx:485) @%p23 bra $L__BB4_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x840 (bc_linear_base.1.sm_75.ptx:492) ld.global.u32 %r22, [%rd101+8];

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x868 (bc_linear_base.1.sm_75.ptx:497) @%p24 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (bc_linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x888 (bc_linear_base.1.sm_75.ptx:502) @%p25 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (bc_linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x8a8 (bc_linear_base.1.sm_75.ptx:507) @%p26 bra $L__BB4_37;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (bc_linear_base.1.sm_75.ptx:514) setp.lt.s32 %p27, %r23, %r24;

GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8d0 (bc_linear_base.1.sm_75.ptx:515) @%p27 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (bc_linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x958 (bc_linear_base.1.sm_75.ptx:551) @%p28 bra $L__BB4_41;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (bc_linear_base.1.sm_75.ptx:558) ld.global.u32 %r25, [%rd101+12];

GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x9a0 (bc_linear_base.1.sm_75.ptx:563) @%p29 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (bc_linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x9c0 (bc_linear_base.1.sm_75.ptx:568) @%p30 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (bc_linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x9e0 (bc_linear_base.1.sm_75.ptx:573) @%p31 bra $L__BB4_45;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (bc_linear_base.1.sm_75.ptx:580) setp.lt.s32 %p32, %r26, %r27;

GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xa08 (bc_linear_base.1.sm_75.ptx:581) @%p32 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (bc_linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xa90 (bc_linear_base.1.sm_75.ptx:617) @%p33 bra $L__BB4_49;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab0 (bc_linear_base.1.sm_75.ptx:624) add.s32 %r76, %r76, 4;

GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xac8 (bc_linear_base.1.sm_75.ptx:627) @%p34 bra $L__BB4_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (bc_linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 4: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 5997
gpu_sim_insn = 6922
gpu_ipc =       1.1542
gpu_tot_sim_cycle = 207830
gpu_tot_sim_insn = 150146533
gpu_tot_ipc =     722.4488
gpu_tot_issued_cta = 45116
gpu_occupancy = 10.6721% 
gpu_tot_occupancy = 83.1810% 
max_total_param_size = 0
gpu_stall_dramfull = 76121
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       6.9461
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8745
L2_BW  =       0.0219 GB/Sec
L2_BW_total  =     303.4075 GB/Sec
gpu_total_sim_rate=71978

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 47968, Miss = 47968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29371
	L1D_cache_core[1]: Access = 48224, Miss = 48224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29224
	L1D_cache_core[2]: Access = 48160, Miss = 48160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28318
	L1D_cache_core[3]: Access = 47584, Miss = 47584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29614
	L1D_cache_core[4]: Access = 48000, Miss = 48000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29238
	L1D_cache_core[5]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28854
	L1D_cache_core[6]: Access = 48224, Miss = 48224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29027
	L1D_cache_core[7]: Access = 48672, Miss = 48672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27824
	L1D_cache_core[8]: Access = 48544, Miss = 48544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28087
	L1D_cache_core[9]: Access = 48096, Miss = 48096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28816
	L1D_cache_core[10]: Access = 47968, Miss = 47968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28463
	L1D_cache_core[11]: Access = 47840, Miss = 47840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29048
	L1D_cache_core[12]: Access = 47584, Miss = 47584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29525
	L1D_cache_core[13]: Access = 47712, Miss = 47712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29000
	L1D_cache_core[14]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28617
	L1D_cache_core[15]: Access = 48256, Miss = 48256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28726
	L1D_cache_core[16]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29829
	L1D_cache_core[17]: Access = 48096, Miss = 48096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28559
	L1D_cache_core[18]: Access = 48576, Miss = 48576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28510
	L1D_cache_core[19]: Access = 48576, Miss = 48576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28226
	L1D_cache_core[20]: Access = 48544, Miss = 48544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28498
	L1D_cache_core[21]: Access = 47360, Miss = 47360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29284
	L1D_cache_core[22]: Access = 47520, Miss = 47520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29459
	L1D_cache_core[23]: Access = 47670, Miss = 47670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28720
	L1D_cache_core[24]: Access = 48196, Miss = 48196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28665
	L1D_cache_core[25]: Access = 48490, Miss = 48483, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 28198
	L1D_cache_core[26]: Access = 48043, Miss = 48035, Miss_rate = 1.000, Pending_hits = 8, Reservation_fails = 28745
	L1D_cache_core[27]: Access = 48640, Miss = 48640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28174
	L1D_cache_core[28]: Access = 48640, Miss = 48640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27995
	L1D_cache_core[29]: Access = 48736, Miss = 48736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28308
	L1D_total_cache_accesses = 1443631
	L1D_total_cache_misses = 1443616
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 862922
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 862922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1082704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443610

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 862922
ctas_completed 45116, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5250, 5250, 5250, 5250, 5250, 5250, 5250, 5250, 5264, 5264, 5264, 5264, 5264, 5264, 5264, 5264, 
gpgpu_n_tot_thrd_icount = 161697184
gpgpu_n_tot_w_icount = 5053037
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7
gpgpu_n_mem_write_global = 1443610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 518
gpgpu_n_store_insn = 11548849
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23101446
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:957347	W0_Idle:12411491	W0_Scoreboard:3763549	W1:55	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:5	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5052977
single_issue_nums: WS0:1263303	WS1:1263248	WS2:1263243	WS3:1263243	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57744400 {40:1443610,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 240 {40:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11548880 {8:1443610,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 603 
max_icnt2mem_latency = 403 
maxmrqlatency = 1500 
max_icnt2sh_latency = 135 
averagemflatency = 330 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 396 
avg_icnt2sh_latency = 5 
mrq_lat_table:21042 	48 	125 	315 	595 	4553 	46768 	51156 	109488 	95662 	6585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	342393 	1099755 	1469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	1279996 	152243 	8693 	2684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	935149 	289639 	132097 	57349 	26665 	2712 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17542     17520     16147     16139     16564     16550     16357     16361     16849     16856     16702     16708     17193     17201     17013     17011 
dram[1]:     17519     17543     16143     16153     16554     16579     16366     16371     16858     16868     16711     16717     17201     17208     17015     17023 
dram[2]:     17548     17522     16166     16169     16578     16568     16376     16379     16871     16878     16719     16726     17209     17214     17028     17033 
dram[3]:     17535     17546     16169     16170     16581     16578     16379     16379     16882     16874     16725     16726     17214     17216     17033     17034 
dram[4]:     17510     17514     16147     16139     16564     16550     16357     16361     16864     16877     16702     16706     17203     17206     17017     17021 
dram[5]:     17518     17522     16143     16153     16554     16569     16366     16371     16861     16876     16717     16715     17205     17213     17025     17029 
dram[6]:     17528     17531     16166     16169     16574     16568     16376     16379     16889     16896     16722     16733     17218     17222     17033     17035 
dram[7]:     17531     17529     16169     16170     16579     16576     16379     16379     16882     16896     16726     16728     17226     17226     17036     17037 
dram[8]:     17553     17555     16173     16168     16568     16579     16403     16395     16862     16856     16702     16710     17203     17210     17019     17023 
dram[9]:     17560     17568     16151     16152     16579     16582     16399     16407     16861     16874     16715     16718     17209     17221     17026     17029 
dram[10]:     17573     17576     16162     16165     16587     16590     16411     16415     16872     16875     16724     16730     17225     17231     17041     17046 
dram[11]:     17576     17576     16175     16168     16589     16591     16416     16417     16880     16879     16724     16728     17232     17233     17047     17047 
average row accesses per activate:
dram[0]: 15.863636 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 16.000000 16.000000 15.963636 15.963636 16.000000 16.000000 
dram[1]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 15.963636 15.963636 16.000000 16.000000 
dram[2]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.963636 15.963636 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.963636 15.954545 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[5]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 15.863636 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[6]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 15.863636 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[7]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[8]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.963636 15.954545 16.000000 16.000000 
dram[9]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[10]: 16.000000 16.000000 15.747747 15.881818 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[11]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
average row locality = 336337/21057 = 15.972693
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      6976      6976      6984      6984      7040      7040      7040      7040      6980      6976      6976      6976      7024      7024      7040      7040 
dram[1]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6980      6976      7024      7024      7040      7040 
dram[2]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7024      7024      7040      7040 
dram[3]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7024      7020      7040      7040 
dram[4]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[5]:      6976      6976      6984      6984      7040      7040      7040      7040      6980      6976      6976      6976      7020      7020      7040      7040 
dram[6]:      6976      6976      6984      6984      7040      7040      7040      7040      6980      6976      6976      6976      7020      7020      7040      7040 
dram[7]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[8]:      6976      6976      6988      6988      7040      7040      7040      7040      6976      6976      6976      6976      7024      7020      7040      7040 
dram[9]:      6976      6976      6988      6988      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[10]:      6976      6976      6988      6988      7040      7040      7040      7040      6980      6976      6976      6976      7020      7020      7040      7040 
dram[11]:      6976      6976      6988      6988      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
total dram writes = 1345332
bank skew: 7040/6976 = 1.01
chip skew: 112116/112104 = 1.00
average mf latency per bank:
dram[0]:        273       273       271       273       272       273       273       275       275       276       275       275       271       271       271       270
dram[1]:        280       286       280       285       281       288       283       288       284       290       282       289       279       285       278       283
dram[2]:        424       430       421       428       421       428       423       429       425       431       426       432       419       425       420       426
dram[3]:        410       416       409       415       408       414       409       414       410       416       410       416       406       411       405       411
dram[4]:        386       379       386       379       384       377       386       379       388       381       387       381       382       375       381       375
dram[5]:        310       328       310       327       310       328       312       329       312       331       314       331       308       325       306       324
dram[6]:        284       286       283       286       285       287       286       288       287       290       286       288       282       284       281       283
dram[7]:        443       437       442       436       441       435       444       437       445       439       446       439       438       432       438       433
dram[8]:        372       377       371       377       370       375       370       376       372       378       373       379       366       372       368       373
dram[9]:        273       279       273       277       274       279       276       280       276       281       276       279       271       276       271       276
dram[10]:        421       426       419       425       417       423       421       426       421       427       421       427       416       422       415       419
dram[11]:        359       365       357       363       356       363       357       362       359       364       356       362       355       360       354       360
maximum mf latency per bank:
dram[0]:        464       464       587       466       595       598       603       602       596       588       476       470       481       475       449       449
dram[1]:        468       496       449       486       591       593       599       598       588       592       465       460       465       483       443       471
dram[2]:        497       515       500       500       594       599       603       601       595       595       499       498       496       509       531       533
dram[3]:        477       476       478       580       599       593       601       595       595       588       480       486       478       484       485       489
dram[4]:        475       470       587       456       595       598       603       602       596       588       485       475       481       475       469       464
dram[5]:        389       394       406       402       591       593       599       598       588       592       465       435       465       459       381       397
dram[6]:        470       477       470       470       594       599       603       601       595       595       466       470       471       470       474       473
dram[7]:        507       493       518       580       599       593       601       595       595       588       521       508       516       512       506       503
dram[8]:        482       484       588       461       595       599       603       602       596       588       476       470       481       475       458       459
dram[9]:        493       493       466       465       592       594       599       598       588       592       472       487       481       472       480       461
dram[10]:        481       478       480       486       595       600       603       601       595       595       482       491       487       498       494       501
dram[11]:        502       495       459       581       600       594       601       595       595       588       467       480       466       467       458       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532966 n_nop=417366 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28030 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112116 bw_util=0.8415
n_activity=448743 dram_eff=0.9994
bk0: 1a 270076i bk1: 0a 266984i bk2: 0a 212325i bk3: 0a 213574i bk4: 0a 268730i bk5: 0a 268012i bk6: 0a 221816i bk7: 0a 217726i bk8: 0a 278446i bk9: 0a 274421i bk10: 0a 225597i bk11: 0a 226860i bk12: 0a 270039i bk13: 0a 265298i bk14: 0a 214459i bk15: 0a 214166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937353
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937386
Bank_Level_Parallism = 10.357938
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.471557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.841457 
total_CMD = 532966 
util_bw = 448468 
Wasted_Col = 125 
Wasted_Row = 24 
Idle = 84349 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 55 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 532966 
n_nop = 417366 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112116 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28030 
total_req = 112117 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112117 
Row_Bus_Util =  0.006560 
CoL_Bus_Util = 0.210364 
Either_Row_CoL_Bus_Util = 0.216899 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000112 
queue_avg = 53.432549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4325
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532966 n_nop=417376 n_act=1755 n_pre=1739 n_ref_event=0 n_req=28029 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112116 bw_util=0.8414
n_activity=448730 dram_eff=0.9994
bk0: 0a 264477i bk1: 0a 263312i bk2: 0a 214131i bk3: 0a 215995i bk4: 0a 263032i bk5: 0a 267165i bk6: 0a 216717i bk7: 0a 220991i bk8: 0a 275292i bk9: 0a 275400i bk10: 0a 221298i bk11: 0a 219910i bk12: 0a 264201i bk13: 0a 267077i bk14: 0a 214706i bk15: 0a 215717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937386
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937386
Bank_Level_Parallism = 10.421533
Bank_Level_Parallism_Col = 10.320827
Bank_Level_Parallism_Ready = 7.523935
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994819 

BW Util details:
bwutil = 0.841450 
total_CMD = 532966 
util_bw = 448464 
Wasted_Col = 115 
Wasted_Row = 24 
Idle = 84363 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 57 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532966 
n_nop = 417376 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112116 
n_act = 1755 
n_pre = 1739 
n_ref = 0 
n_req = 28029 
total_req = 112116 

Dual Bus Interface Util: 
issued_total_row = 3494 
issued_total_col = 112116 
Row_Bus_Util =  0.006556 
CoL_Bus_Util = 0.210362 
Either_Row_CoL_Bus_Util = 0.216881 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000173 
queue_avg = 53.443520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4435
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532966 n_nop=417375 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8414
n_activity=448618 dram_eff=0.9996
bk0: 0a 277002i bk1: 0a 273707i bk2: 0a 219306i bk3: 0a 215341i bk4: 0a 265320i bk5: 0a 267764i bk6: 0a 224145i bk7: 0a 221184i bk8: 0a 276320i bk9: 0a 275890i bk10: 0a 221720i bk11: 0a 218738i bk12: 0a 272978i bk13: 0a 271488i bk14: 0a 219583i bk15: 0a 218021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.293136
Bank_Level_Parallism_Col = 10.175035
Bank_Level_Parallism_Ready = 7.416601
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995483 

BW Util details:
bwutil = 0.841420 
total_CMD = 532966 
util_bw = 448448 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 84449 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532966 
n_nop = 417375 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006552 
CoL_Bus_Util = 0.210355 
Either_Row_CoL_Bus_Util = 0.216882 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000112 
queue_avg = 53.452747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4527
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532966 n_nop=417377 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28027 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112108 bw_util=0.8414
n_activity=448630 dram_eff=0.9996
bk0: 0a 271711i bk1: 0a 270792i bk2: 0a 222516i bk3: 0a 218365i bk4: 0a 267300i bk5: 0a 266530i bk6: 0a 223571i bk7: 0a 223559i bk8: 0a 280798i bk9: 0a 274720i bk10: 0a 219932i bk11: 0a 220699i bk12: 0a 276279i bk13: 0a 271853i bk14: 0a 212682i bk15: 0a 211980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937418
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937418
Bank_Level_Parallism = 10.305346
Bank_Level_Parallism_Col = 10.186641
Bank_Level_Parallism_Ready = 7.426335
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995492 

BW Util details:
bwutil = 0.841389 
total_CMD = 532966 
util_bw = 448432 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 84467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532966 
n_nop = 417377 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112108 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28027 
total_req = 112108 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112108 
Row_Bus_Util =  0.006552 
CoL_Bus_Util = 0.210347 
Either_Row_CoL_Bus_Util = 0.216879 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000095 
queue_avg = 53.449413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4494
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532966 n_nop=417381 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28026 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112104 bw_util=0.8414
n_activity=448596 dram_eff=0.9996
bk0: 0a 268635i bk1: 0a 267399i bk2: 0a 211671i bk3: 0a 215864i bk4: 0a 264816i bk5: 0a 264084i bk6: 0a 215522i bk7: 0a 221227i bk8: 0a 277533i bk9: 0a 278847i bk10: 0a 225845i bk11: 0a 224905i bk12: 0a 268511i bk13: 0a 268292i bk14: 0a 215924i bk15: 0a 217836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937415
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937415
Bank_Level_Parallism = 10.367233
Bank_Level_Parallism_Col = 10.249549
Bank_Level_Parallism_Ready = 7.479814
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995395 

BW Util details:
bwutil = 0.841359 
total_CMD = 532966 
util_bw = 448416 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 84474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532966 
n_nop = 417381 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112104 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28026 
total_req = 112104 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112104 
Row_Bus_Util =  0.006552 
CoL_Bus_Util = 0.210340 
Either_Row_CoL_Bus_Util = 0.216871 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000095 
queue_avg = 53.419567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4196
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532966 n_nop=417371 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28028 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112108 bw_util=0.8414
n_activity=448702 dram_eff=0.9994
bk0: 0a 267139i bk1: 0a 272329i bk2: 0a 216709i bk3: 0a 216955i bk4: 0a 264235i bk5: 0a 266939i bk6: 0a 217899i bk7: 0a 217801i bk8: 0a 275234i bk9: 0a 277478i bk10: 1a 223522i bk11: 0a 223791i bk12: 0a 263339i bk13: 0a 269882i bk14: 0a 214011i bk15: 0a 218136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937348
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937382
Bank_Level_Parallism = 10.363324
Bank_Level_Parallism_Col = 10.262324
Bank_Level_Parallism_Ready = 7.486691
write_to_read_ratio_blp_rw_average = 0.999960
GrpLevelPara = 3.994500 

BW Util details:
bwutil = 0.841397 
total_CMD = 532966 
util_bw = 448436 
Wasted_Col = 134 
Wasted_Row = 24 
Idle = 84372 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 532966 
n_nop = 417371 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112108 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28028 
total_req = 112109 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112109 
Row_Bus_Util =  0.006560 
CoL_Bus_Util = 0.210349 
Either_Row_CoL_Bus_Util = 0.216890 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000087 
queue_avg = 53.426704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4267
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532966 n_nop=417373 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28028 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112108 bw_util=0.8414
n_activity=448714 dram_eff=0.9994
bk0: 0a 272312i bk1: 0a 270071i bk2: 0a 216856i bk3: 0a 216375i bk4: 0a 269500i bk5: 0a 266622i bk6: 0a 223931i bk7: 0a 222267i bk8: 0a 280169i bk9: 0a 279143i bk10: 1a 226718i bk11: 0a 222900i bk12: 0a 266966i bk13: 0a 269106i bk14: 0a 217388i bk15: 0a 212072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937348
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937382
Bank_Level_Parallism = 10.305077
Bank_Level_Parallism_Col = 10.187800
Bank_Level_Parallism_Ready = 7.429734
write_to_read_ratio_blp_rw_average = 0.999960
GrpLevelPara = 3.995173 

BW Util details:
bwutil = 0.841397 
total_CMD = 532966 
util_bw = 448436 
Wasted_Col = 131 
Wasted_Row = 24 
Idle = 84375 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 56 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 532966 
n_nop = 417373 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112108 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28028 
total_req = 112109 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112109 
Row_Bus_Util =  0.006560 
CoL_Bus_Util = 0.210349 
Either_Row_CoL_Bus_Util = 0.216886 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000104 
queue_avg = 53.438175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4382
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532966 n_nop=417382 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28026 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112104 bw_util=0.8414
n_activity=448595 dram_eff=0.9996
bk0: 0a 274348i bk1: 0a 270387i bk2: 0a 217737i bk3: 0a 218535i bk4: 0a 267023i bk5: 0a 266269i bk6: 0a 217946i bk7: 0a 224656i bk8: 0a 277659i bk9: 0a 273939i bk10: 0a 220508i bk11: 0a 220588i bk12: 0a 268657i bk13: 0a 265594i bk14: 0a 216478i bk15: 0a 218990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937415
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937415
Bank_Level_Parallism = 10.340135
Bank_Level_Parallism_Col = 10.221958
Bank_Level_Parallism_Ready = 7.456693
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995362 

BW Util details:
bwutil = 0.841359 
total_CMD = 532966 
util_bw = 448416 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 84484 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532966 
n_nop = 417382 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112104 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28026 
total_req = 112104 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112104 
Row_Bus_Util =  0.006552 
CoL_Bus_Util = 0.210340 
Either_Row_CoL_Bus_Util = 0.216869 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000104 
queue_avg = 53.446857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4469
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532966 n_nop=417371 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28029 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112116 bw_util=0.8414
n_activity=448649 dram_eff=0.9996
bk0: 0a 271807i bk1: 0a 266876i bk2: 0a 216352i bk3: 0a 216988i bk4: 0a 264020i bk5: 0a 267241i bk6: 0a 224351i bk7: 0a 224522i bk8: 0a 275951i bk9: 0a 270922i bk10: 0a 220371i bk11: 0a 220915i bk12: 0a 268881i bk13: 0a 267727i bk14: 0a 213850i bk15: 0a 212312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937422
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937422
Bank_Level_Parallism = 10.371861
Bank_Level_Parallism_Col = 10.253984
Bank_Level_Parallism_Ready = 7.482621
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995407 

BW Util details:
bwutil = 0.841450 
total_CMD = 532966 
util_bw = 448464 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 84431 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532966 
n_nop = 417371 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112116 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28029 
total_req = 112116 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112116 
Row_Bus_Util =  0.006552 
CoL_Bus_Util = 0.210362 
Either_Row_CoL_Bus_Util = 0.216890 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000112 
queue_avg = 53.434765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4348
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532966 n_nop=417370 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8414
n_activity=448639 dram_eff=0.9996
bk0: 0a 270823i bk1: 0a 267060i bk2: 0a 222633i bk3: 0a 216800i bk4: 0a 266944i bk5: 0a 264937i bk6: 0a 221582i bk7: 0a 220493i bk8: 0a 274363i bk9: 0a 273614i bk10: 0a 224227i bk11: 0a 218575i bk12: 0a 271277i bk13: 0a 269634i bk14: 0a 218377i bk15: 0a 215880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.340262
Bank_Level_Parallism_Col = 10.222741
Bank_Level_Parallism_Ready = 7.458288
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995202 

BW Util details:
bwutil = 0.841420 
total_CMD = 532966 
util_bw = 448448 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 84438 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532966 
n_nop = 417370 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006552 
CoL_Bus_Util = 0.210355 
Either_Row_CoL_Bus_Util = 0.216892 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000069 
queue_avg = 53.445389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4454
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532966 n_nop=417367 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28030 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112116 bw_util=0.8415
n_activity=448826 dram_eff=0.9992
bk0: 0a 270878i bk1: 0a 270089i bk2: 1a 218937i bk3: 0a 216598i bk4: 0a 266948i bk5: 0a 267625i bk6: 0a 223887i bk7: 0a 217995i bk8: 0a 275688i bk9: 0a 274993i bk10: 0a 222191i bk11: 0a 219659i bk12: 0a 268310i bk13: 0a 268671i bk14: 0a 218077i bk15: 0a 216369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937353
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937386
Bank_Level_Parallism = 10.338483
Bank_Level_Parallism_Col = 10.221252
Bank_Level_Parallism_Ready = 7.453214
write_to_read_ratio_blp_rw_average = 0.999946
GrpLevelPara = 3.995008 

BW Util details:
bwutil = 0.841457 
total_CMD = 532966 
util_bw = 448468 
Wasted_Col = 121 
Wasted_Row = 48 
Idle = 84329 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 59 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532966 
n_nop = 417367 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112116 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28030 
total_req = 112117 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112117 
Row_Bus_Util =  0.006560 
CoL_Bus_Util = 0.210364 
Either_Row_CoL_Bus_Util = 0.216898 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000121 
queue_avg = 53.448437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4484
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532966 n_nop=417370 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8414
n_activity=448608 dram_eff=0.9996
bk0: 0a 273409i bk1: 0a 271367i bk2: 0a 220398i bk3: 0a 216283i bk4: 0a 267585i bk5: 0a 268504i bk6: 0a 216325i bk7: 0a 219298i bk8: 0a 278084i bk9: 0a 276949i bk10: 0a 224675i bk11: 0a 222315i bk12: 0a 273321i bk13: 0a 272988i bk14: 0a 218243i bk15: 0a 216750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.297677
Bank_Level_Parallism_Col = 10.178621
Bank_Level_Parallism_Ready = 7.421793
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994979 

BW Util details:
bwutil = 0.841420 
total_CMD = 532966 
util_bw = 448448 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 84448 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532966 
n_nop = 417370 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006552 
CoL_Bus_Util = 0.210355 
Either_Row_CoL_Bus_Util = 0.216892 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000069 
queue_avg = 53.447620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4476

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60153, Miss = 60153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 60153, Miss = 60153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 60150, Miss = 60150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 60149, Miss = 60149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 60149, Miss = 60149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 60151, Miss = 60149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 60153, Miss = 60153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60155, Miss = 60154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1443617
L2_total_cache_misses = 1443614
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1082704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443610
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.270
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1443617
icnt_total_pkts_simt_to_mem=1443617
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1443617
Req_Network_cycles = 207830
Req_Network_injected_packets_per_cycle =       6.9461 
Req_Network_conflicts_per_cycle =       1.2013
Req_Network_conflicts_per_cycle_util =       1.3619
Req_Bank_Level_Parallism =       7.8748
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7377
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4834

Reply_Network_injected_packets_num = 1443617
Reply_Network_cycles = 207830
Reply_Network_injected_packets_per_cycle =        6.9461
Reply_Network_conflicts_per_cycle =        4.0002
Reply_Network_conflicts_per_cycle_util =       4.5237
Reply_Bank_Level_Parallism =       7.8551
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9331
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2315
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 46 sec (2086 sec)
gpgpu_simulation_rate = 71978 (inst/sec)
gpgpu_simulation_rate = 99 (cycle/sec)
gpgpu_silicon_slowdown = 13787878x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e2d2e2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2e20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2e18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2e10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2e08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2e00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e2d2ec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2df8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e2d2df0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e29e97053a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb68 (bc_linear_base.1.sm_75.ptx:670) @%p1 bra $L__BB5_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf68 (bc_linear_base.1.sm_75.ptx:828) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xbc8 (bc_linear_base.1.sm_75.ptx:683) @%p2 bra $L__BB5_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (bc_linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc10 (bc_linear_base.1.sm_75.ptx:693) @%p3 bra $L__BB5_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (bc_linear_base.1.sm_75.ptx:727) not.b32 %r28, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc58 (bc_linear_base.1.sm_75.ptx:706) @%p4 bra $L__BB5_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (bc_linear_base.1.sm_75.ptx:720) add.s32 %r44, %r44, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcd0 (bc_linear_base.1.sm_75.ptx:724) @%p5 bra $L__BB5_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (bc_linear_base.1.sm_75.ptx:727) not.b32 %r28, %r3;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xcf0 (bc_linear_base.1.sm_75.ptx:730) @%p6 bra $L__BB5_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (bc_linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd30 (bc_linear_base.1.sm_75.ptx:741) @%p7 bra $L__BB5_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (bc_linear_base.1.sm_75.ptx:755) ld.global.u32 %r15, [%rd58+4];

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xdb0 (bc_linear_base.1.sm_75.ptx:760) @%p8 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe08 (bc_linear_base.1.sm_75.ptx:774) ld.global.u32 %r16, [%rd58+8];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe30 (bc_linear_base.1.sm_75.ptx:779) @%p9 bra $L__BB5_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (bc_linear_base.1.sm_75.ptx:793) ld.global.u32 %r17, [%rd58+12];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xeb0 (bc_linear_base.1.sm_75.ptx:798) @%p10 bra $L__BB5_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf08 (bc_linear_base.1.sm_75.ptx:812) add.s32 %r44, %r44, 4;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xf20 (bc_linear_base.1.sm_75.ptx:815) @%p11 bra $L__BB5_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (bc_linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 5: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 6401
gpu_sim_insn = 5139
gpu_ipc =       0.8028
gpu_tot_sim_cycle = 214231
gpu_tot_sim_insn = 150151672
gpu_tot_ipc =     700.8868
gpu_tot_issued_cta = 45117
gpu_occupancy = 4.8874% 
gpu_tot_occupancy = 83.1613% 
max_total_param_size = 0
gpu_stall_dramfull = 76121
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0008
partiton_level_parallism_total  =       6.7386
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8744
L2_BW  =       0.0341 GB/Sec
L2_BW_total  =     294.3431 GB/Sec
gpu_total_sim_rate=71774

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 47968, Miss = 47968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29371
	L1D_cache_core[1]: Access = 48224, Miss = 48224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29224
	L1D_cache_core[2]: Access = 48160, Miss = 48160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28318
	L1D_cache_core[3]: Access = 47584, Miss = 47584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29614
	L1D_cache_core[4]: Access = 48000, Miss = 48000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29238
	L1D_cache_core[5]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28854
	L1D_cache_core[6]: Access = 48224, Miss = 48224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29027
	L1D_cache_core[7]: Access = 48672, Miss = 48672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27824
	L1D_cache_core[8]: Access = 48544, Miss = 48544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28087
	L1D_cache_core[9]: Access = 48096, Miss = 48096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28816
	L1D_cache_core[10]: Access = 47968, Miss = 47968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28463
	L1D_cache_core[11]: Access = 47840, Miss = 47840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29048
	L1D_cache_core[12]: Access = 47584, Miss = 47584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29525
	L1D_cache_core[13]: Access = 47712, Miss = 47712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29000
	L1D_cache_core[14]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28617
	L1D_cache_core[15]: Access = 48256, Miss = 48256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28726
	L1D_cache_core[16]: Access = 47904, Miss = 47904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29829
	L1D_cache_core[17]: Access = 48096, Miss = 48096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28559
	L1D_cache_core[18]: Access = 48576, Miss = 48576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28510
	L1D_cache_core[19]: Access = 48576, Miss = 48576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28226
	L1D_cache_core[20]: Access = 48544, Miss = 48544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28498
	L1D_cache_core[21]: Access = 47360, Miss = 47360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29284
	L1D_cache_core[22]: Access = 47520, Miss = 47520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29459
	L1D_cache_core[23]: Access = 47670, Miss = 47670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28720
	L1D_cache_core[24]: Access = 48196, Miss = 48196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28665
	L1D_cache_core[25]: Access = 48490, Miss = 48483, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 28198
	L1D_cache_core[26]: Access = 48043, Miss = 48035, Miss_rate = 1.000, Pending_hits = 8, Reservation_fails = 28745
	L1D_cache_core[27]: Access = 48646, Miss = 48644, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 28174
	L1D_cache_core[28]: Access = 48640, Miss = 48640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27995
	L1D_cache_core[29]: Access = 48736, Miss = 48736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28308
	L1D_total_cache_accesses = 1443637
	L1D_total_cache_misses = 1443620
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 16
	L1D_total_cache_reservation_fails = 862922
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 862922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1082704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443612

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 862922
ctas_completed 45117, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5236, 5250, 5250, 5250, 5250, 5250, 5250, 5250, 5250, 5264, 5264, 5264, 5264, 5264, 5264, 5264, 5264, 
gpgpu_n_tot_thrd_icount = 161702944
gpgpu_n_tot_w_icount = 5053217
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10
gpgpu_n_mem_write_global = 1443612
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 522
gpgpu_n_store_insn = 11548851
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23103750
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:957551	W0_Idle:12415608	W0_Scoreboard:3764648	W1:75	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:5	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5053137
single_issue_nums: WS0:1263363	WS1:1263288	WS2:1263283	WS3:1263283	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72 {8:9,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57744480 {40:1443612,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 360 {40:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11548896 {8:1443612,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 603 
max_icnt2mem_latency = 403 
maxmrqlatency = 1500 
max_icnt2sh_latency = 135 
averagemflatency = 330 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 396 
avg_icnt2sh_latency = 5 
mrq_lat_table:21046 	48 	125 	315 	595 	4553 	46768 	51156 	109488 	95662 	6585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	342396 	1099757 	1469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	1280001 	152243 	8693 	2684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	935154 	289639 	132097 	57349 	26665 	2712 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17542     17520     16147     16139     16564     16550     16357     16361     16849     16856     16702     16708     17193     17201     17013     17011 
dram[1]:     17519     17543     16143     16153     16554     16579     16366     16371     16858     16868     16711     16717     17201     17208     17015     17023 
dram[2]:     17548     17522     16166     16169     16578     16568     16376     16379     16871     16878     16719     16726     17209     17214     17028     17033 
dram[3]:     17535     17546     16169     16170     16581     16578     16379     16379     16882     16874     16725     16726     17214     17216     17033     17034 
dram[4]:     17510     17514     16147     16139     16564     16550     16357     16361     16864     16877     16702     16706     17203     17206     17017     17021 
dram[5]:     17518     17522     16143     16153     16554     16569     16366     16371     16861     16876     16717     16715     17205     17213     17025     17029 
dram[6]:     17528     17531     16166     16169     16574     16568     16376     16379     16889     16896     16722     16733     17218     17222     17033     17035 
dram[7]:     17531     17529     16169     16170     16579     16576     16379     16379     16882     16896     16726     16728     17226     17226     17036     17037 
dram[8]:     17553     17555     16173     16168     16568     16579     16403     16395     16862     16856     16702     16710     17203     17210     17019     17023 
dram[9]:     17560     17568     16151     16152     16579     16582     16399     16407     16861     16874     16715     16718     17209     17221     17026     17029 
dram[10]:     17573     17576     16162     16165     16587     16590     16411     16415     16872     16875     16724     16730     17225     17231     17041     17046 
dram[11]:     17576     17576     16175     16168     16589     16591     16416     16417     16880     16879     16724     16728     17232     17233     17047     17047 
average row accesses per activate:
dram[0]: 15.863636 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 16.000000 16.000000 15.963636 15.963636 16.000000 16.000000 
dram[1]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 15.963636 15.963636 16.000000 16.000000 
dram[2]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.963636 15.963636 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 15.963636 15.954545 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[5]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 15.863636 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[6]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 15.729730 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[7]: 16.000000 16.000000 15.872727 15.872727 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[8]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.963636 15.954545 16.000000 16.000000 
dram[9]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[10]: 16.000000 16.000000 15.747747 15.881818 16.000000 16.000000 16.000000 16.000000 15.863636 16.000000 16.000000 16.000000 15.954545 15.954545 16.000000 16.000000 
dram[11]: 16.000000 16.000000 15.881818 15.881818 16.000000 16.000000 15.864865 16.000000 16.000000 16.000000 16.000000 16.000000 15.819819 15.954545 16.000000 16.000000 
average row locality = 336341/21061 = 15.969850
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
total dram reads = 6
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      6976      6976      6984      6984      7040      7040      7040      7040      6980      6976      6976      6976      7024      7024      7040      7040 
dram[1]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6980      6976      7024      7024      7040      7040 
dram[2]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7024      7024      7040      7040 
dram[3]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7024      7020      7040      7040 
dram[4]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[5]:      6976      6976      6984      6984      7040      7040      7040      7040      6980      6976      6976      6976      7020      7020      7040      7040 
dram[6]:      6976      6976      6984      6984      7040      7040      7040      7040      6980      6976      6980      6976      7020      7020      7040      7040 
dram[7]:      6976      6976      6984      6984      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[8]:      6976      6976      6988      6988      7040      7040      7040      7040      6976      6976      6976      6976      7024      7020      7040      7040 
dram[9]:      6976      6976      6988      6988      7040      7040      7040      7040      6976      6976      6976      6976      7020      7020      7040      7040 
dram[10]:      6976      6976      6988      6988      7040      7040      7040      7040      6980      6976      6976      6976      7020      7020      7040      7040 
dram[11]:      6976      6976      6988      6988      7040      7040      7044      7040      6976      6976      6976      6976      7020      7020      7040      7040 
total dram writes = 1345340
bank skew: 7044/6976 = 1.01
chip skew: 112116/112104 = 1.00
average mf latency per bank:
dram[0]:        273       273       271       273       272       273       273       275       275       276       275       275       271       271       271       270
dram[1]:        280       286       280       285       281       288       283       288       284       290       282       289       279       285       278       283
dram[2]:        424       430       421       428       421       428       423       429       425       431       426       432       419       425       420       426
dram[3]:        410       416       409       415       408       414       409       414       410       416       410       416       406       411       405       411
dram[4]:        386       379       386       379       384       377       386       379       388       381       387       381       382       375       381       375
dram[5]:        310       328       310       327       310       328       312       329       312       331       314       331       308       325       306       324
dram[6]:        284       286       283       286       285       287       286       288       287       290       286       288       282       284       281       283
dram[7]:        443       437       442       436       441       435       444       437       445       439       446       439       438       432       438       433
dram[8]:        372       377       371       377       370       375       370       376       372       378       373       379       366       372       368       373
dram[9]:        273       279       273       277       274       279       276       280       276       281       276       279       271       276       271       276
dram[10]:        421       426       419       425       417       423       421       426       421       427       421       427       416       422       415       419
dram[11]:        359       365       357       363       356       363       356       362       359       364       356       362       355       360       354       360
maximum mf latency per bank:
dram[0]:        464       464       587       466       595       598       603       602       596       588       476       470       481       475       449       449
dram[1]:        468       496       449       486       591       593       599       598       588       592       465       460       465       483       443       471
dram[2]:        497       515       500       500       594       599       603       601       595       595       499       498       496       509       531       533
dram[3]:        477       476       478       580       599       593       601       595       595       588       480       486       478       484       485       489
dram[4]:        475       470       587       456       595       598       603       602       596       588       485       475       481       475       469       464
dram[5]:        389       394       406       402       591       593       599       598       588       592       465       435       465       459       381       397
dram[6]:        470       477       470       470       594       599       603       601       595       595       466       470       471       470       474       473
dram[7]:        507       493       518       580       599       593       601       595       595       588       521       508       516       512       506       503
dram[8]:        482       484       588       461       595       599       603       602       596       588       476       470       481       475       458       459
dram[9]:        493       493       466       465       592       594       599       598       588       592       472       487       481       472       480       461
dram[10]:        481       478       480       486       595       600       603       601       595       595       482       491       487       498       494       501
dram[11]:        502       495       459       581       600       594       601       595       595       588       467       480       466       467       458       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=549379 n_nop=433779 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28030 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112116 bw_util=0.8163
n_activity=448743 dram_eff=0.9994
bk0: 1a 286489i bk1: 0a 283397i bk2: 0a 228738i bk3: 0a 229987i bk4: 0a 285143i bk5: 0a 284425i bk6: 0a 238229i bk7: 0a 234139i bk8: 0a 294859i bk9: 0a 290834i bk10: 0a 242010i bk11: 0a 243273i bk12: 0a 286452i bk13: 0a 281711i bk14: 0a 230872i bk15: 0a 230579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937353
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937386
Bank_Level_Parallism = 10.357938
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.471557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.816318 
total_CMD = 549379 
util_bw = 448468 
Wasted_Col = 125 
Wasted_Row = 24 
Idle = 100762 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 55 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 549379 
n_nop = 433779 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112116 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28030 
total_req = 112117 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112117 
Row_Bus_Util =  0.006364 
CoL_Bus_Util = 0.204080 
Either_Row_CoL_Bus_Util = 0.210419 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000112 
queue_avg = 51.836224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8362
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=549379 n_nop=433789 n_act=1755 n_pre=1739 n_ref_event=0 n_req=28029 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112116 bw_util=0.8163
n_activity=448730 dram_eff=0.9994
bk0: 0a 280890i bk1: 0a 279725i bk2: 0a 230544i bk3: 0a 232408i bk4: 0a 279445i bk5: 0a 283578i bk6: 0a 233130i bk7: 0a 237404i bk8: 0a 291705i bk9: 0a 291813i bk10: 0a 237711i bk11: 0a 236323i bk12: 0a 280614i bk13: 0a 283490i bk14: 0a 231119i bk15: 0a 232130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937386
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937386
Bank_Level_Parallism = 10.421533
Bank_Level_Parallism_Col = 10.320827
Bank_Level_Parallism_Ready = 7.523935
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994819 

BW Util details:
bwutil = 0.816311 
total_CMD = 549379 
util_bw = 448464 
Wasted_Col = 115 
Wasted_Row = 24 
Idle = 100776 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 57 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549379 
n_nop = 433789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112116 
n_act = 1755 
n_pre = 1739 
n_ref = 0 
n_req = 28029 
total_req = 112116 

Dual Bus Interface Util: 
issued_total_row = 3494 
issued_total_col = 112116 
Row_Bus_Util =  0.006360 
CoL_Bus_Util = 0.204078 
Either_Row_CoL_Bus_Util = 0.210401 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.000173 
queue_avg = 51.846863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8469
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=549379 n_nop=433788 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8163
n_activity=448618 dram_eff=0.9996
bk0: 0a 293415i bk1: 0a 290120i bk2: 0a 235719i bk3: 0a 231754i bk4: 0a 281733i bk5: 0a 284177i bk6: 0a 240558i bk7: 0a 237597i bk8: 0a 292733i bk9: 0a 292303i bk10: 0a 238133i bk11: 0a 235151i bk12: 0a 289391i bk13: 0a 287901i bk14: 0a 235996i bk15: 0a 234434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.293136
Bank_Level_Parallism_Col = 10.175035
Bank_Level_Parallism_Ready = 7.416601
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995483 

BW Util details:
bwutil = 0.816282 
total_CMD = 549379 
util_bw = 448448 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 100862 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549379 
n_nop = 433788 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006356 
CoL_Bus_Util = 0.204070 
Either_Row_CoL_Bus_Util = 0.210403 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000112 
queue_avg = 51.855816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8558
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=549379 n_nop=433787 n_act=1755 n_pre=1739 n_ref_event=0 n_req=28028 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112108 bw_util=0.8163
n_activity=448732 dram_eff=0.9993
bk0: 0a 288123i bk1: 0a 287205i bk2: 0a 238929i bk3: 0a 234778i bk4: 0a 283713i bk5: 0a 282944i bk6: 0a 239985i bk7: 0a 239973i bk8: 0a 297212i bk9: 0a 291134i bk10: 1a 236297i bk11: 0a 237111i bk12: 0a 292691i bk13: 0a 288265i bk14: 0a 229094i bk15: 0a 228392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937384
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937418
Bank_Level_Parallism = 10.304330
Bank_Level_Parallism_Col = 10.186150
Bank_Level_Parallism_Ready = 7.426278
write_to_read_ratio_blp_rw_average = 0.999946
GrpLevelPara = 3.995331 

BW Util details:
bwutil = 0.816260 
total_CMD = 549379 
util_bw = 448436 
Wasted_Col = 91 
Wasted_Row = 24 
Idle = 100828 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549379 
n_nop = 433787 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112108 
n_act = 1755 
n_pre = 1739 
n_ref = 0 
n_req = 28028 
total_req = 112109 

Dual Bus Interface Util: 
issued_total_row = 3494 
issued_total_col = 112109 
Row_Bus_Util =  0.006360 
CoL_Bus_Util = 0.204065 
Either_Row_CoL_Bus_Util = 0.210405 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000095 
queue_avg = 51.852581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8526
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=549379 n_nop=433794 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28026 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112104 bw_util=0.8162
n_activity=448596 dram_eff=0.9996
bk0: 0a 285048i bk1: 0a 283812i bk2: 0a 228084i bk3: 0a 232277i bk4: 0a 281229i bk5: 0a 280497i bk6: 0a 231935i bk7: 0a 237640i bk8: 0a 293946i bk9: 0a 295260i bk10: 0a 242258i bk11: 0a 241318i bk12: 0a 284924i bk13: 0a 284705i bk14: 0a 232337i bk15: 0a 234249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937415
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937415
Bank_Level_Parallism = 10.367233
Bank_Level_Parallism_Col = 10.249549
Bank_Level_Parallism_Ready = 7.479814
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995395 

BW Util details:
bwutil = 0.816223 
total_CMD = 549379 
util_bw = 448416 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 100887 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549379 
n_nop = 433794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112104 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28026 
total_req = 112104 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112104 
Row_Bus_Util =  0.006356 
CoL_Bus_Util = 0.204056 
Either_Row_CoL_Bus_Util = 0.210392 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000095 
queue_avg = 51.823631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8236
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=549379 n_nop=433784 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28028 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112108 bw_util=0.8163
n_activity=448702 dram_eff=0.9994
bk0: 0a 283552i bk1: 0a 288742i bk2: 0a 233122i bk3: 0a 233368i bk4: 0a 280648i bk5: 0a 283352i bk6: 0a 234312i bk7: 0a 234214i bk8: 0a 291647i bk9: 0a 293891i bk10: 1a 239935i bk11: 0a 240204i bk12: 0a 279752i bk13: 0a 286295i bk14: 0a 230424i bk15: 0a 234549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937348
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937382
Bank_Level_Parallism = 10.363324
Bank_Level_Parallism_Col = 10.262324
Bank_Level_Parallism_Ready = 7.486691
write_to_read_ratio_blp_rw_average = 0.999960
GrpLevelPara = 3.994500 

BW Util details:
bwutil = 0.816260 
total_CMD = 549379 
util_bw = 448436 
Wasted_Col = 134 
Wasted_Row = 24 
Idle = 100785 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 549379 
n_nop = 433784 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112108 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28028 
total_req = 112109 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112109 
Row_Bus_Util =  0.006364 
CoL_Bus_Util = 0.204065 
Either_Row_CoL_Bus_Util = 0.210410 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000087 
queue_avg = 51.830551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8306
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=549379 n_nop=433780 n_act=1757 n_pre=1741 n_ref_event=0 n_req=28029 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8163
n_activity=448816 dram_eff=0.9992
bk0: 0a 288725i bk1: 0a 286484i bk2: 0a 233269i bk3: 0a 232788i bk4: 0a 285913i bk5: 0a 283035i bk6: 0a 240344i bk7: 0a 238680i bk8: 0a 296582i bk9: 0a 295556i bk10: 1a 243074i bk11: 0a 239312i bk12: 0a 283379i bk13: 0a 285519i bk14: 0a 233801i bk15: 0a 228485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937315
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937348
Bank_Level_Parallism = 10.303873
Bank_Level_Parallism_Col = 10.187124
Bank_Level_Parallism_Ready = 7.429504
write_to_read_ratio_blp_rw_average = 0.999960
GrpLevelPara = 3.994953 

BW Util details:
bwutil = 0.816289 
total_CMD = 549379 
util_bw = 448452 
Wasted_Col = 152 
Wasted_Row = 48 
Idle = 100727 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 71 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 549379 
n_nop = 433780 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1757 
n_pre = 1741 
n_ref = 0 
n_req = 28029 
total_req = 112113 

Dual Bus Interface Util: 
issued_total_row = 3498 
issued_total_col = 112113 
Row_Bus_Util =  0.006367 
CoL_Bus_Util = 0.204072 
Either_Row_CoL_Bus_Util = 0.210418 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000104 
queue_avg = 51.841679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8417
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=549379 n_nop=433795 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28026 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112104 bw_util=0.8162
n_activity=448595 dram_eff=0.9996
bk0: 0a 290761i bk1: 0a 286800i bk2: 0a 234150i bk3: 0a 234948i bk4: 0a 283436i bk5: 0a 282682i bk6: 0a 234359i bk7: 0a 241069i bk8: 0a 294072i bk9: 0a 290352i bk10: 0a 236921i bk11: 0a 237001i bk12: 0a 285070i bk13: 0a 282007i bk14: 0a 232891i bk15: 0a 235403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937415
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937415
Bank_Level_Parallism = 10.340135
Bank_Level_Parallism_Col = 10.221958
Bank_Level_Parallism_Ready = 7.456693
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995362 

BW Util details:
bwutil = 0.816223 
total_CMD = 549379 
util_bw = 448416 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 100897 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549379 
n_nop = 433795 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112104 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28026 
total_req = 112104 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112104 
Row_Bus_Util =  0.006356 
CoL_Bus_Util = 0.204056 
Either_Row_CoL_Bus_Util = 0.210390 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000104 
queue_avg = 51.850105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8501
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=549379 n_nop=433784 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28029 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112116 bw_util=0.8163
n_activity=448649 dram_eff=0.9996
bk0: 0a 288220i bk1: 0a 283289i bk2: 0a 232765i bk3: 0a 233401i bk4: 0a 280433i bk5: 0a 283654i bk6: 0a 240764i bk7: 0a 240935i bk8: 0a 292364i bk9: 0a 287335i bk10: 0a 236784i bk11: 0a 237328i bk12: 0a 285294i bk13: 0a 284140i bk14: 0a 230263i bk15: 0a 228725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937422
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937422
Bank_Level_Parallism = 10.371861
Bank_Level_Parallism_Col = 10.253984
Bank_Level_Parallism_Ready = 7.482621
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995407 

BW Util details:
bwutil = 0.816311 
total_CMD = 549379 
util_bw = 448464 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 100844 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549379 
n_nop = 433784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112116 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28029 
total_req = 112116 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112116 
Row_Bus_Util =  0.006356 
CoL_Bus_Util = 0.204078 
Either_Row_CoL_Bus_Util = 0.210410 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000112 
queue_avg = 51.838371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8384
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=549379 n_nop=433783 n_act=1754 n_pre=1738 n_ref_event=0 n_req=28028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=112112 bw_util=0.8163
n_activity=448639 dram_eff=0.9996
bk0: 0a 287236i bk1: 0a 283473i bk2: 0a 239046i bk3: 0a 233213i bk4: 0a 283357i bk5: 0a 281350i bk6: 0a 237995i bk7: 0a 236906i bk8: 0a 290776i bk9: 0a 290027i bk10: 0a 240640i bk11: 0a 234988i bk12: 0a 287690i bk13: 0a 286047i bk14: 0a 234790i bk15: 0a 232293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937420
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937420
Bank_Level_Parallism = 10.340262
Bank_Level_Parallism_Col = 10.222741
Bank_Level_Parallism_Ready = 7.458288
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.995202 

BW Util details:
bwutil = 0.816282 
total_CMD = 549379 
util_bw = 448448 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 100851 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549379 
n_nop = 433783 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 112112 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 28028 
total_req = 112112 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 112112 
Row_Bus_Util =  0.006356 
CoL_Bus_Util = 0.204070 
Either_Row_CoL_Bus_Util = 0.210412 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000069 
queue_avg = 51.848679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8487
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=549379 n_nop=433780 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28030 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112116 bw_util=0.8163
n_activity=448826 dram_eff=0.9992
bk0: 0a 287291i bk1: 0a 286502i bk2: 1a 235350i bk3: 0a 233011i bk4: 0a 283361i bk5: 0a 284038i bk6: 0a 240300i bk7: 0a 234408i bk8: 0a 292101i bk9: 0a 291406i bk10: 0a 238604i bk11: 0a 236072i bk12: 0a 284723i bk13: 0a 285084i bk14: 0a 234490i bk15: 0a 232782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937353
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937386
Bank_Level_Parallism = 10.338483
Bank_Level_Parallism_Col = 10.221252
Bank_Level_Parallism_Ready = 7.453214
write_to_read_ratio_blp_rw_average = 0.999946
GrpLevelPara = 3.995008 

BW Util details:
bwutil = 0.816318 
total_CMD = 549379 
util_bw = 448468 
Wasted_Col = 121 
Wasted_Row = 48 
Idle = 100742 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 59 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549379 
n_nop = 433780 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112116 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28030 
total_req = 112117 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112117 
Row_Bus_Util =  0.006364 
CoL_Bus_Util = 0.204080 
Either_Row_CoL_Bus_Util = 0.210418 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000121 
queue_avg = 51.851635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8516
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=549379 n_nop=433774 n_act=1756 n_pre=1740 n_ref_event=0 n_req=28030 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=112116 bw_util=0.8163
n_activity=448722 dram_eff=0.9994
bk0: 0a 289822i bk1: 0a 287781i bk2: 0a 236812i bk3: 0a 232698i bk4: 0a 284000i bk5: 0a 284919i bk6: 0a 232653i bk7: 0a 235710i bk8: 0a 294496i bk9: 0a 293361i bk10: 0a 241088i bk11: 0a 238728i bk12: 1a 289686i bk13: 0a 289398i bk14: 0a 234654i bk15: 0a 233161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937353
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937386
Bank_Level_Parallism = 10.295935
Bank_Level_Parallism_Col = 10.177339
Bank_Level_Parallism_Ready = 7.421506
write_to_read_ratio_blp_rw_average = 0.999960
GrpLevelPara = 3.994578 

BW Util details:
bwutil = 0.816318 
total_CMD = 549379 
util_bw = 448468 
Wasted_Col = 118 
Wasted_Row = 24 
Idle = 100769 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 55 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 549379 
n_nop = 433774 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 112116 
n_act = 1756 
n_pre = 1740 
n_ref = 0 
n_req = 28030 
total_req = 112117 

Dual Bus Interface Util: 
issued_total_row = 3496 
issued_total_col = 112117 
Row_Bus_Util =  0.006364 
CoL_Bus_Util = 0.204080 
Either_Row_CoL_Bus_Util = 0.210429 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000069 
queue_avg = 51.850842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8508

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60154, Miss = 60153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 60153, Miss = 60153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 60150, Miss = 60150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 60150, Miss = 60150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 60149, Miss = 60149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 60152, Miss = 60150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 60148, Miss = 60148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 60153, Miss = 60153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60155, Miss = 60154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 60154, Miss = 60153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 60152, Miss = 60152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1443622
L2_total_cache_misses = 1443617
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360907
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1082704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443612
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.262
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1443622
icnt_total_pkts_simt_to_mem=1443622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1443622
Req_Network_cycles = 214231
Req_Network_injected_packets_per_cycle =       6.7386 
Req_Network_conflicts_per_cycle =       1.1654
Req_Network_conflicts_per_cycle_util =       1.3619
Req_Bank_Level_Parallism =       7.8746
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7156
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4689

Reply_Network_injected_packets_num = 1443622
Reply_Network_cycles = 214231
Reply_Network_injected_packets_per_cycle =        6.7386
Reply_Network_conflicts_per_cycle =        3.8807
Reply_Network_conflicts_per_cycle_util =       4.5235
Reply_Bank_Level_Parallism =       7.8549
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9052
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2246
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 52 sec (2092 sec)
gpgpu_simulation_rate = 71774 (inst/sec)
gpgpu_simulation_rate = 102 (cycle/sec)
gpgpu_silicon_slowdown = 13382352x
