<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="sensor_data.xsl"?>
<!--
****************************************************************************************************
*   If you are reading this, you are not taking advantage of the XML Stylesheet                    *
*                                                                                                  *
*   Instructions for viewing XML SDAT file can be found in:                                        *
*   C:\Aptina Imaging [Dev]\sensor_data\!DevWare XML-formatted SDAT User Guide.exe                 *
****************************************************************************************************
-->
<sensor name="AR1630"
	part_number="AR1630"
	version="2"
	version_name="REV2"
	width="4608"
	height="3456"
	image_type="BAYER"
	bits_per_clock="10"
	clocks_per_pixel="1"
	pixel_clock_polarity="1"
	full_width="4632"
	full_height="3492"
	reg_addr_size="16"
	reg_data_size="8"
	ship_base_address="0x6C 0x6E">
	<demo_system>
		<version_reg_read reg="CUSTOMER_REV" mask="0xF" value="2"></version_reg_read>
	</demo_system>
	<addr_spaces>
		<space name="CONF" type="REG" value="0" desc="SMIA Configuration"></space>
		<space name="PARAM" type="REG" value="1" desc="SMIA Parameter Limits"></space>
		<space name="MFR" type="REG" value="3" desc="Manufacturer Specific"></space>
	</addr_spaces>
	<registers>
		<reg  name="RESERVED_CONF_00" addr="0x0000" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0550"></reg>
		<reg  name="RESERVED_CONF_02" addr="0x0002" space="CONF" confidential="Y" mask="0xFF" display_name="Reserved" range="0x00 0xFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_03" addr="0x0003" space="CONF" confidential="Y" mask="0xFF" display_name="Reserved" range="0x00 0xFF" default="0x06" rw="RO"></reg>
		<reg  name="RESERVED_CONF_04" addr="0x0004" space="CONF" confidential="Y" mask="0xFF" display_name="Reserved" range="0x00 0xFF" default="0x0A" rw="RO"></reg>
		<reg  name="RESERVED_CONF_05" addr="0x0005" space="CONF" confidential="Y" mask="0xFF" display_name="Reserved" range="0x00 0xFF" default="0xFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_06" addr="0x0006" space="CONF" confidential="Y" mask="0x03" display_name="Reserved" range="0x00 0x03" rw="RO"></reg>
		<reg  name="RESERVED_CONF_08" addr="0x0008" space="CONF" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x00A8"></reg>
		<reg  name="RESERVED_CONF_40" addr="0x0040" space="CONF" confidential="Y" mask="0xFF" display_name="Reserved" range="0x00 0xFF" default="0x01" rw="RO"></reg>
		<reg  name="RESERVED_CONF_41" addr="0x0041" space="CONF" confidential="Y" mask="0xFF" display_name="Reserved" range="0x00 0xFF" default="0x12" rw="RO"></reg>
		<reg  name="RESERVED_CONF_42" addr="0x0042" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5218" rw="RO"></reg>
		<reg  name="RESERVED_CONF_44" addr="0x0044" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1002" rw="RO"></reg>
		<reg  name="RESERVED_CONF_46" addr="0x0046" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5DA4" rw="RO"></reg>
		<reg  name="RESERVED_CONF_48" addr="0x0048" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_4A" addr="0x004A" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_4C" addr="0x004C" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_4E" addr="0x004E" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_50" addr="0x0050" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_52" addr="0x0052" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_54" addr="0x0054" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_56" addr="0x0056" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_58" addr="0x0058" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_5A" addr="0x005A" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_5C" addr="0x005C" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_5E" addr="0x005E" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_80" addr="0x0080" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_84" addr="0x0084" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0004" rw="RO"></reg>
		<reg  name="RESERVED_CONF_86" addr="0x0086" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x001F" rw="RO"></reg>
		<reg  name="RESERVED_CONF_88" addr="0x0088" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_CONF_8A" addr="0x008A" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_8C" addr="0x008C" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_CONF_8E" addr="0x008E" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_90" addr="0x0090" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_92" addr="0x0092" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0004" rw="RO"></reg>
		<reg  name="RESERVED_CONF_C0" addr="0x00C0" space="CONF" confidential="Y" mask="0xFF" display_name="Reserved" range="0x00 0xFF" default="0x01" rw="RO"></reg>
		<reg  name="RESERVED_CONF_C1" addr="0x00C1" space="CONF" confidential="Y" mask="0xFF" display_name="Reserved" range="0x00 0xFF" default="0x07" rw="RO"></reg>
		<reg  name="RESERVED_CONF_C2" addr="0x00C2" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0C0C" rw="RO"></reg>
		<reg  name="RESERVED_CONF_C4" addr="0x00C4" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0A0A" rw="RO"></reg>
		<reg  name="RESERVED_CONF_C6" addr="0x00C6" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0808" rw="RO"></reg>
		<reg  name="RESERVED_CONF_C8" addr="0x00C8" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0A08" rw="RO"></reg>
		<reg  name="RESERVED_CONF_CA" addr="0x00CA" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_CC" addr="0x00CC" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_CE" addr="0x00CE" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CONF_D0" addr="0x00D0" space="CONF" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="MODE_SELECT" addr="0x0100" space="CONF" mask="0x01" display_name="mode_select" range="0x00 0x01"><detail>This bit is an alias of R0x301A-B[2].</detail></reg>
		<reg  name="IMAGE_ORIENTATION" addr="0x0101" space="CONF" mask="0x03" display_name="image_orientation" range="0x00 0x03"><detail>IMAGE_ORIENTATION</detail>
			<bitfield  name="IMAGE_ORIENTATION_HORIZ_MIRROR" mask="0x01" display_name="0: image_orientation_horiz_mirror" range="0x00 0x01"><detail>This register field is an alias of R0x3040[14]</detail></bitfield>
			<bitfield  name="IMAGE_ORIENTATION_VERT_FLIP" mask="0x02" display_name="1: image_orientation_vert_flip" range="0x00 0x01"><detail>This register field is an alias of R0x3040[15]</detail></bitfield></reg>
		<reg  name="SOFTWARE_RESET" addr="0x0103" space="CONF" mask="0x01" display_name="software_reset" range="0x00 0x01"><detail>This register field is an alias of R0x301A-B[0].</detail></reg>
		<reg  name="GROUPED_PARAMETER_HOLD" addr="0x0104" space="CONF" mask="0x01" display_name="grouped_parameter_hold" range="0x00 0x01"><detail>This register field is an alias of R0x301A-B[15].</detail></reg>
		<reg  name="RESERVED_CONF_105" addr="0x0105" space="CONF" confidential="Y" mask="0x01" display_name="Reserved" range="0x00 0x01"></reg>
		<reg  name="RESERVED_CONF_110" addr="0x0110" space="CONF" confidential="Y" mask="0x07" display_name="Reserved" range="0x00 0x07"></reg>
		<reg  name="RESERVED_CONF_111" addr="0x0111" space="CONF" confidential="Y" mask="0x01" display_name="Reserved" range="0x00 0x01" default="0x01"></reg>
		<reg  name="CCP_DATA_FORMAT" addr="0x0112" space="CONF" span="2" mask="0xFFFF" display_name="ccp_data_format" range="0x0000 0xFFFF" default="0x0A0A"><detail>CCP_DATA_FORMAT</detail>
			<bitfield  name="COMPRESSED_DATA_FORMAT" mask="0x000F" display_name="0-3: compressed_data_format" range="0x0000 0x000F"><detail>The bit-width of the compressed pixel data</detail></bitfield>
			<bitfield  name="RAW_DATA_FORMAT" mask="0x0F00" display_name="8-11: raw_data_format" range="0x0000 0x000F"><detail>The bit-width of the uncompressed pixel data</detail></bitfield></reg>
		<reg  name="RESERVED_CONF_120" addr="0x0120" space="CONF" confidential="Y" mask="0x01" display_name="Reserved" range="0x00 0x01"></reg>
		<reg  name="COARSE_INTEGRATION_TIME" addr="0x0202" space="CONF" span="2" mask="0xFFFF" display_name="coarse_integration_time" range="0x0000 0xFFFF" default="0x0001"><detail>Integration time programmed in units of line_length_pck. This register is an alias of R0x3012-3.</detail></reg>
		<reg  name="RESERVED_CONF_204" addr="0x0204" space="CONF" span="2" confidential="Y" mask="0x007F" display_name="Reserved" range="0x0000 0x007F" default="0x0004"></reg>
		<reg  name="RESERVED_CONF_206" addr="0x0206" space="CONF" span="2" confidential="Y" mask="0x007F" display_name="Reserved" range="0x0000 0x007F" default="0x0004"></reg>
		<reg  name="RESERVED_CONF_208" addr="0x0208" space="CONF" span="2" confidential="Y" mask="0x007F" display_name="Reserved" range="0x0000 0x007F" default="0x0004"></reg>
		<reg  name="RESERVED_CONF_20A" addr="0x020A" space="CONF" span="2" confidential="Y" mask="0x007F" display_name="Reserved" range="0x0000 0x007F" default="0x0004"></reg>
		<reg  name="RESERVED_CONF_20C" addr="0x020C" space="CONF" span="2" confidential="Y" mask="0x007F" display_name="Reserved" range="0x0000 0x007F" default="0x0004"></reg>
		<reg  name="RESERVED_CONF_20E" addr="0x020E" space="CONF" span="2" confidential="Y" mask="0x07FC" display_name="Reserved" range="0x0000 0x07FC" default="0x0100"></reg>
		<reg  name="RESERVED_CONF_210" addr="0x0210" space="CONF" span="2" confidential="Y" mask="0x07FC" display_name="Reserved" range="0x0000 0x07FC" default="0x0100"></reg>
		<reg  name="RESERVED_CONF_212" addr="0x0212" space="CONF" span="2" confidential="Y" mask="0x07FC" display_name="Reserved" range="0x0000 0x07FC" default="0x0100"></reg>
		<reg  name="RESERVED_CONF_214" addr="0x0214" space="CONF" span="2" confidential="Y" mask="0x07FC" display_name="Reserved" range="0x0000 0x07FC" default="0x0100"></reg>
		<reg  name="VT_PIX_CLK_DIV" addr="0x0300" space="CONF" span="2" mask="0x001F" display_name="vt_pix_clk_div" range="0x0000 0x001F" default="0x0006"><detail>pixel clock divider P2</detail></reg>
		<reg  name="VT_SYS_CLK_DIV" addr="0x0302" space="CONF" span="2" mask="0x1F1F" display_name="vt_sys_clk_div" range="0x0000 0x1F1F" default="0x0C01"><detail>VT_SYS_CLK_DIV</detail>
			<bitfield  name="VT_SYS_CLK_DIV_1" mask="0x001F" display_name="0-4: vt_sys_clk_div_1" range="0x0000 0x001F"><detail>pixel clock divider P1</detail></bitfield>
			<bitfield  name="VT_SYS_CLK_DIV_2" mask="0x1F00" display_name="8-12: vt_sys_clk_div_2" range="0x0000 0x001F"><detail>esc clock divider P5</detail></bitfield></reg>
		<reg  name="PRE_PLL_CLK_DIV" addr="0x0304" space="CONF" span="2" mask="0x3F3F" display_name="pre_pll_clk_div" range="0x0000 0x3F3F" default="0x0A01"><detail>PRE_PLL_CLK_DIV</detail>
			<bitfield  name="PRE_PLL_CLK_DIV_1" mask="0x003F" display_name="0-5: pre_pll_clk_div_1" range="0x0000 0x003F"><detail>pre pll clock divider for clk pixel N</detail></bitfield>
			<bitfield  name="PRE_PLL_CLK_DIV_2" mask="0x3F00" display_name="8-13: pre_pll_clk_div_2" range="0x0000 0x003F"><detail>pre pll clock divider for clk op N</detail></bitfield></reg>
		<reg  name="PLL_MULTIPLIER" addr="0x0306" space="CONF" span="2" mask="0xFFFF" display_name="pll_multiplier" range="0x0000 0xFFFF" default="0x1824"><detail>PLL_MULTIPLIER</detail>
			<bitfield  name="PLL_MULTIPLIER_1" mask="0x00FF" display_name="0-7: pll_multiplier_1" range="0x0000 0x00FF"><detail>pll multiplier for clk pixel M</detail></bitfield>
			<bitfield  name="PLL_MULTIPLIER_2" mask="0xFF00" display_name="8-15: pll_multiplier_2" range="0x0000 0x00FF"><detail>pll multiplier for clk op M</detail></bitfield></reg>
		<reg  name="OP_PIX_CLK_DIV" addr="0x0308" space="CONF" span="2" mask="0x001F" display_name="op_pix_clk_div" range="0x0000 0x001F" default="0x0003"><detail>op clock divider P4</detail></reg>
		<reg  name="OP_SYS_CLK_DIV" addr="0x030A" space="CONF" span="2" mask="0x001F" display_name="op_sys_clk_div" range="0x0000 0x001F" default="0x0001"><detail>op clock divider P3</detail></reg>
		<reg  name="MIPI_INT_PHY_PLL" addr="0x030C" space="CONF" span="2" mask="0xFFFF" display_name="mipi_int_phy_pll" range="0x0000 0xFFFF" default="0x00B4"><detail>MIPI_INT_PHY_PLL</detail>
			<bitfield  name="PHY_PLL_CM" mask="0x00FF" display_name="0-7: phy_pll_cm" range="0x0000 0x00FF"><detail>Control M divider of the Phy PLL (must be the encoded value)</detail></bitfield>
			<bitfield  name="PHY_PLL_CN" mask="0x1F00" display_name="8-12: phy_pll_cn" range="0x0000 0x001F"><detail>Control N divider of the Phy PLL (must be the encoded value)</detail></bitfield>
			<bitfield  name="PD_TX_PLL" mask="0x2000" display_name="13: pd_tx_pll"><detail>pd_tx_pll</detail></bitfield>
			<bitfield  name="PHY_PLL_CO" mask="0xC000" display_name="14-15: phy_pll_co" range="0x0000 0x0003"><detail>Control O divider of the Phy PLL (must be the encoded value)</detail></bitfield></reg>
		<reg  name="PLL_CTRL" addr="0x030E" space="CONF" span="2" mask="0x0003" display_name="pll_ctrl" range="0x0000 0x0003" default="0x0001"><detail>PLL_CTRL</detail>
			<bitfield  name="PHY_PLL_RSEL" mask="0x0003" display_name="0-1: phy_pll_rsel" range="0x0000 0x0003"><detail>Loop filter resistance selection</detail></bitfield></reg>
		<reg  name="FRAME_LENGTH_LINES" addr="0x0340" space="CONF" span="2" mask="0xFFFF" display_name="frame_length_lines" range="0x0000 0xFFFF" default="0x0DC6"><detail>The number of complete lines (rows) in the output frame. This includes visible lines and vertical blanking lines.</detail></reg>
		<reg  name="LINE_LENGTH_PCK" addr="0x0342" space="CONF" span="2" mask="0xFFF0" display_name="line_length_pck" range="0x0000 0xFFF0" default="0x1620"><detail>The number of pixel clock periods in one line (row) time. This includes visible pixels and horizontal blanking time. Need to set twice value of the number of pixel clock in one line row time.</detail></reg>
		<reg  name="X_ADDR_START" addr="0x0344" space="CONF" span="2" mask="0x1FFE" display_name="x_addr_start" range="0x0000 0x1FFE" default="0x0008"><detail>The first column of visible pixels to be read out (not counting any dark columns that may be read). To move the image window, set this register to the starting X value.</detail></reg>
		<reg  name="Y_ADDR_START" addr="0x0346" space="CONF" span="2" mask="0x0FFE" display_name="y_addr_start" range="0x0000 0x0FFE" default="0x0008"><detail>The first row of visible pixels to be read out (not counting any dark rows that may be read). To move the image window, set this register to the starting Y value.</detail></reg>
		<reg  name="X_ADDR_END" addr="0x0348" space="CONF" span="2" mask="0x1FFF" display_name="x_addr_end" range="0x0001 0x1FFF" default="0x121F"><detail>The last column of visible pixels to read out.</detail></reg>
		<reg  name="Y_ADDR_END" addr="0x034A" space="CONF" span="2" mask="0x0FFF" display_name="y_addr_end" range="0x0001 0x0FFF" default="0x0DAB"><detail>The last row of visible pixels to be read out.</detail></reg>
		<reg  name="X_OUTPUT_SIZE" addr="0x034C" space="CONF" span="2" mask="0x1FFE" display_name="x_output_size" range="0x0000 0x1FFE" default="0x1218"><detail>Set X output size of displayed image.</detail></reg>
		<reg  name="Y_OUTPUT_SIZE" addr="0x034E" space="CONF" span="2" mask="0x0FFE" display_name="y_output_size" range="0x0000 0x0FFE" default="0x0DA4"><detail>Set Y output size of the displayed image.</detail></reg>
		<reg  name="RESERVED_CONF_380" addr="0x0380" space="CONF" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001" rw="RO"></reg>
		<reg  name="X_ODD_INC" addr="0x0382" space="CONF" span="2" mask="0x000F" display_name="x_odd_inc" range="0x0000 0x000F" default="0x0001"><detail>This register field is an alias of R0x3040[9:6]</detail></reg>
		<reg  name="RESERVED_CONF_384" addr="0x0384" space="CONF" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001" rw="RO"></reg>
		<reg  name="Y_ODD_INC" addr="0x0386" space="CONF" span="2" mask="0x003F" display_name="y_odd_inc" range="0x0000 0x003F" default="0x0001"><detail>This register field is an alias of R0x3040[5:0]</detail></reg>
		<reg  name="SCALING_MODE" addr="0x0400" space="CONF" span="2" mask="0x0003" display_name="scaling_mode" range="0x0000 0x0003"><detail>0: Disable scaler 1: Enable horizontal scaling 2: Enable horizontal and vertical scaling 3: Reserved</detail></reg>
		<reg  name="SPATIAL_SAMPLING" addr="0x0402" space="CONF" span="2" mask="0x0001" display_name="spatial_sampling" range="0x0000 0x0001"><detail>0: Bayer sampling 1: Co-sited sampling</detail></reg>
		<reg  name="SCALE_M" addr="0x0404" space="CONF" span="2" mask="0x00FF" display_name="scale_m" range="0x0000 0x00FF" default="0x0010"><detail>Scale factor M(horizontal scale factor)</detail></reg>
		<reg  name="RESERVED_CONF_406" addr="0x0406" space="CONF" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x0010"></reg>
		<reg  name="SECOND_RESIDUAL" addr="0x0408" space="CONF" span="2" mask="0xFFFF" display_name="second_residual" range="0x0000 0xFFFF" default="0x1010"><detail>SECOND_RESIDUAL</detail>
			<bitfield  name="SECOND_RESIDUAL_O" mask="0x00FF" display_name="0-7: second_residual_o" range="0x0000 0x00FF"><detail>Second slice residual for odd pixels</detail></bitfield>
			<bitfield  name="SECOND_RESIDUAL_E" mask="0xFF00" display_name="8-15: second_residual_e" range="0x0000 0x00FF"><detail>Second slice residual for even pixels</detail></bitfield></reg>
		<reg  name="SECOND_CROP" addr="0x040A" space="CONF" span="2" mask="0x0FFF" display_name="second_crop" range="0x0000 0x0FFF" default="0x075D"><detail>SECOND_CROP</detail>
			<bitfield  name="SECOND_CROP_O" mask="0x003F" display_name="0-5: second_crop_o" range="0x0000 0x003F"><detail>Second slice crop for odd pixels</detail></bitfield>
			<bitfield  name="SECOND_CROP_E" mask="0x0FC0" display_name="6-11: second_crop_e" range="0x0000 0x003F"><detail>Second slice crop for even pixels</detail></bitfield></reg>
		<reg  name="RESERVED_CONF_500" addr="0x0500" space="CONF" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_CONF_600" addr="0x0600" space="CONF" span="2" confidential="Y" mask="0x0307" display_name="Reserved" range="0x0000 0x0307"></reg>
		<reg  name="RESERVED_CONF_602" addr="0x0602" space="CONF" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_CONF_604" addr="0x0604" space="CONF" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_CONF_606" addr="0x0606" space="CONF" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_CONF_608" addr="0x0608" space="CONF" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_PARAM_1000" addr="0x1000" space="PARAM" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1004" addr="0x1004" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_1006" addr="0x1006" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001"></reg>
		<reg  name="RESERVED_PARAM_1080" addr="0x1080" space="PARAM" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1084" addr="0x1084" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0100" rw="RO" datatype="ufixed8"></reg>
		<reg  name="RESERVED_PARAM_1086" addr="0x1086" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x07FC" rw="RO" datatype="ufixed8"></reg>
		<reg  name="RESERVED_PARAM_1088" addr="0x1088" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0004" rw="RO" datatype="ufixed8"></reg>
		<reg  name="RESERVED_PARAM_1108" addr="0x1108" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_110A" addr="0x110A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0040" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1114" addr="0x1114" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0020" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1116" addr="0x1116" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0180" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1120" addr="0x1120" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1122" addr="0x1122" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0010" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1134" addr="0x1134" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0004" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1136" addr="0x1136" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0010" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1140" addr="0x1140" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0024"></reg>
		<reg  name="RESERVED_PARAM_1142" addr="0x1142" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_1144" addr="0x1144" space="PARAM" span="2" confidential="Y" mask="0xFFF0" display_name="Reserved" range="0x0000 0xFFF0" default="0x1620"></reg>
		<reg  name="RESERVED_PARAM_1146" addr="0x1146" space="PARAM" span="2" confidential="Y" mask="0xFFF0" display_name="Reserved" range="0x0000 0xFFF0" default="0xFFF0"></reg>
		<reg  name="RESERVED_PARAM_1148" addr="0x1148" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0408"></reg>
		<reg  name="RESERVED_PARAM_114A" addr="0x114A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0022"></reg>
		<reg  name="RESERVED_PARAM_1160" addr="0x1160" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1162" addr="0x1162" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0010" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_116C" addr="0x116C" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0006" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_116E" addr="0x116E" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x000A" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1180" addr="0x1180" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1182" addr="0x1182" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1184" addr="0x1184" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1227" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1186" addr="0x1186" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0DB3" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_11C0" addr="0x11C0" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_11C2" addr="0x11C2" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_11C4" addr="0x11C4" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_11C6" addr="0x11C6" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0007" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1200" addr="0x1200" space="PARAM" span="2" confidential="Y" mask="0x0003" display_name="Reserved" range="0x0000 0x0003" default="0x0002" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1204" addr="0x1204" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0010" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1206" addr="0x1206" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0080" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1208" addr="0x1208" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0010" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_120A" addr="0x120A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0010" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1300" addr="0x1300" space="PARAM" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001" rw="RO"></reg>
		<reg  name="CHIP_VERSION_REG" addr="0x3000" space="MFR" span="2" mask="0xFFFF" display_name="chip_version_reg" range="0x0000 0xFFFF" default="0x0550"><detail>This register is an alias of R0x3000-1. Read-only. Can be made read/write by clearing R0x301A-B[3].</detail></reg>
		<reg  name="Y_ADDR_START_" addr="0x3002" space="MFR" span="2" mask="0x0FFE" display_name="y_addr_start_" range="0x0000 0x0FFE" default="0x0008"><detail>The first row of visible pixels to be read out (not counting any dark rows that may be read). To move the image window, set this register to the starting Y value.</detail></reg>
		<reg  name="X_ADDR_START_" addr="0x3004" space="MFR" span="2" mask="0x1FFE" display_name="x_addr_start_" range="0x0000 0x1FFE" default="0x0008"><detail>The first column of visible pixels to be read out (not counting any dark columns that may be read). To move the image window, set this register to the starting X value.</detail></reg>
		<reg  name="Y_ADDR_END_" addr="0x3006" space="MFR" span="2" mask="0x0FFF" display_name="y_addr_end_" range="0x0001 0x0FFF" default="0x0DAB"><detail>The last row of visible pixels to be read out.</detail></reg>
		<reg  name="X_ADDR_END_" addr="0x3008" space="MFR" span="2" mask="0x1FFF" display_name="x_addr_end_" range="0x0001 0x1FFF" default="0x121F"><detail>The last column of visible pixels to read out.</detail></reg>
		<reg  name="FRAME_LENGTH_LINE_" addr="0x300A" space="MFR" span="2" mask="0xFFFF" display_name="frame_length_line_" range="0x0000 0xFFFF" default="0x0DC6"><detail>The number of complete lines (rows) in the output frame. This includes visible lines and vertical blanking lines.</detail></reg>
		<reg  name="LINE_LENGTH_PCK_" addr="0x300C" space="MFR" span="2" mask="0xFFF0" display_name="line_length_pck_" range="0x0000 0xFFF0" default="0x1620"><detail>The number of pixel clock periods in one line (row) time. This includes visible pixels and horizontal blanking time.</detail></reg>
		<reg  name="RESERVED_MFR_300E" addr="0x300E" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF"></reg>
		<reg  name="COARSE_INTEGRATION_TIME_" addr="0x3012" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time_" range="0x0000 0xFFFF" default="0x0004"><detail>Integration time 1 specified in multiples of line_length_pck_.</detail></reg>
		<reg  name="RESERVED_MFR_3016" addr="0x3016" space="MFR" span="2" confidential="Y" mask="0x0777" display_name="Reserved" range="0x0000 0x0777" default="0x0111"></reg>
		<reg  name="EXTRA_DELAY" addr="0x3018" space="MFR" span="2" mask="0xFFFF" display_name="extra_delay" range="0x0000 0xFFFF"><detail>extra delay</detail></reg>
		<reg  name="RESET_REGISTER" addr="0x301A" space="MFR" span="2" mask="0xFF3F" display_name="reset_register" range="0x0000 0xFF3F" default="0x0018"><detail>RESET_REGISTER</detail>
			<bitfield  name="RESET" mask="0x0001" display_name="0: reset" range="0x0000 0x0001"><detail>This bit always reads as 0. Setting this bit initiates a reset sequence: the frame being generated will be truncated.</detail></bitfield>
			<bitfield  name="RESTART" mask="0x0002" display_name="1: restart" range="0x0000 0x0001"><detail>This bit always reads as 0.</detail></bitfield>
			<bitfield  name="STREAM" mask="0x0004" display_name="2: stream" range="0x0000 0x0001"><detail>Setting this bit places the sensor in streaming mode.</detail></bitfield>
			<bitfield  name="LOCK_REG" mask="0x0008" display_name="3: lock_reg" range="0x0000 0x0001"><detail>Many SMIA registers that are specified as read-only are actually implemented as read/write registers. Clearing this bit allows such registers to be written.</detail></bitfield>
			<bitfield  name="BIT_4" confidential="Y" mask="0x0010" display_name="4: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="RESET_LPF_ENABLE" mask="0x0020" display_name="5: reset_lpf_enable" range="0x0000 0x0001"><detail>to prevent reset from POR glitch, enable digital low pass filter</detail></bitfield>
			<bitfield  name="GPI_EN" mask="0x0100" display_name="8: gpi_en" range="0x0000 0x0001"><detail>0: the primary input buffers associated with the GPI0, GPI1, GPI2, GPI3 inputs are powered down and the GPI cannot be used. 1: the input buffers are enabled and can be read through R0x3026-7.</detail></bitfield>
			<bitfield  name="MASK_BAD" mask="0x0200" display_name="9: mask_bad" range="0x0000 0x0001"><detail>0: The sensor will produce bad (corrupted) frames as a result of some register changes. 1: Bad (corrupted) frames are masked within the sensor by extending the vertical blanking time for the duration of the bad frame.</detail></bitfield>
			<bitfield  name="RESTART_BAD" mask="0x0400" display_name="10: restart_bad" range="0x0000 0x0001"><detail>Restart at bad frame</detail></bitfield>
			<bitfield  name="PLL_ALWAYS_ON" mask="0x0800" display_name="11: pll_always_on" range="0x0000 0x0001"><detail>set to 1, to make PLL always on to shorten the state transaction from standby to streaming it is used in 3D support mode</detail></bitfield>
			<bitfield  name="SMIA_DIS" mask="0x1000" display_name="12: smia_dis" range="0x0000 0x0001"><detail>This bit disables the SMIA high-speed serializer and differential output buffers.</detail></bitfield>
			<bitfield  name="FAST_INTEGRATION_TIME_UPDATE" mask="0x2000" display_name="13: fast_integration_time_update" range="0x0000 0x0001"><detail>1= integration time could be updated right next frame 0= integration time update is done conventionally</detail></bitfield>
			<bitfield  name="GAIN_UPDATE_ALL_FRAME" mask="0x4000" display_name="14: gain_update_all_frame" range="0x0000 0x0001"><detail>with this bit set, gain is updated at next frame regardless integration time update. With this bit reset, gain is synced with integration time update.</detail></bitfield>
			<bitfield  name="GROUPED_PARAMETER_HOLD_CTL" mask="0x8000" display_name="15: grouped_parameter_hold_ctl" range="0x0000 0x0001"><detail>Group parameter hold</detail></bitfield></reg>
		<reg  name="MODE_SELECT_" addr="0x301C" space="MFR" mask="0x01" display_name="mode_select_" range="0x00 0x01"><detail>This bit is an alias of R0x301A-B[2].</detail></reg>
		<reg  name="IMAGE_ORIENTATION_" addr="0x301D" space="MFR" mask="0x03" display_name="image_orientation_" range="0x00 0x03"><detail>IMAGE_ORIENTATION_</detail>
			<bitfield  name="IMAGE_ORIENTATION_HORIZ_MIRROR_" mask="0x01" display_name="0: image_orientation_horiz_mirror_" range="0x00 0x01"><detail>This register field is an alias of R0x3040[14]</detail></bitfield>
			<bitfield  name="IMAGE_ORIENTATION_VERT_FLIP_" mask="0x02" display_name="1: image_orientation_vert_flip_" range="0x00 0x01"><detail>This register field is an alias of R0x3040[15]</detail></bitfield></reg>
		<reg  name="DATA_PEDESTAL_" addr="0x301E" space="MFR" span="2" mask="0x0FFF" display_name="data_pedestal_" range="0x0000 0x0FFF" default="0x00A8"><detail>Constant offset that is added to the ADC output for all visible pixels in order to set the black level to a value greater than 0. Read-only. Can be made read/write by clearing R0x301A-B[3].</detail></reg>
		<reg  name="SOFTWARE_RESET_" addr="0x3021" space="MFR" mask="0x01" display_name="software_reset_" range="0x00 0x01"><detail>This bit is an alias of R0x301A-B[0].</detail></reg>
		<reg  name="GROUPED_PARAMETER_HOLD_" addr="0x3022" space="MFR" mask="0x01" display_name="grouped_parameter_hold_" range="0x00 0x01"><detail>This bit is an alias of R0x301A-B[15].</detail></reg>
		<reg  name="MASK_CORRUPTED_FRAMES_" addr="0x3023" space="MFR" mask="0x01" display_name="mask_corrupted_frames_" range="0x00 0x01"><detail>MASK_CORRUPTED_FRAMES_</detail>
			<bitfield  name="MASK_BAD_FRAMES" mask="0x01" display_name="0: mask_bad_frames" range="0x00 0x01"><detail>This bit is an alias of R0x301A-B[9].</detail></bitfield></reg>
		<reg  name="PIXEL_ORDER_" addr="0x3024" space="MFR" mask="0x03" display_name="pixel_order_" range="0x00 0x03" rw="RO"><detail>Pixel Order</detail></reg>
		<reg  name="GPI_STATUS" addr="0x3026" space="MFR" span="2" mask="0xFFFF" display_name="gpi_status" range="0x0000 0xFFFF" default="0xFFFF"><detail>GPI_STATUS</detail>
			<bitfield  name="GPI0" mask="0x0001" display_name="0: gpi0" range="0x0000 0x0001" rw="RO"><detail>Read-only. Return the current state of the GPI0 input pin. Invalid if R0x301A-B[8]=0.</detail></bitfield>
			<bitfield  name="GPI1" mask="0x0002" display_name="1: gpi1" range="0x0000 0x0001" rw="RO"><detail>Read-only. Return the current state of the GPI1 input pin. Invalid if R0x301A-B[8]=0.</detail></bitfield>
			<bitfield  name="GPI2" mask="0x0004" display_name="2: gpi2" range="0x0000 0x0001" rw="RO"><detail>Read-only. Return the current state of the GPI2 input pin. Invalid if R0x301A-B[8]=0.</detail></bitfield>
			<bitfield  name="GPI3" mask="0x0008" display_name="3: gpi3" range="0x0000 0x0001" rw="RO"><detail>Read-only. Return the current state of the GPI3 input pin. Invalid if R0x301A-B[8]=0.</detail></bitfield>
			<bitfield  name="SADDR_PIN_SELECT" mask="0x0070" display_name="4-6: saddr_pin_select" range="0x0000 0x0007"><detail>Associate the SADDR function with an active-high input pin</detail></bitfield>
			<bitfield  name="TRIGGER_PIN_SELECT" mask="0x0380" display_name="7-9: trigger_pin_select" range="0x0000 0x0007"><detail>Associate the trigger function with an active-high input pin</detail></bitfield>
			<bitfield  name="BITS_10_12" confidential="Y" mask="0x1C00" display_name="10-12: Reserved" range="0x0000 0x0007" rw="RO"></bitfield>
			<bitfield  name="STANDBY_PIN_SELECT" mask="0xE000" display_name="13-15: standby_pin_select" range="0x0000 0x0007"><detail>Associate the standby function with an active-high input pin</detail></bitfield></reg>
		<reg  name="GLOBAL_ANALOG_GAIN_" addr="0x3028" space="MFR" span="2" mask="0x003F" display_name="global_analog_gain_" range="0x0000 0x003F" default="0x0004"><detail>global analog gain. Available analog gains: 0.5x through 16x, with step of 0.5</detail></reg>
		<reg  name="RESERVED_MFR_302A" addr="0x302A" space="MFR" span="2" confidential="Y" mask="0x003F" display_name="Reserved" range="0x0000 0x003F" default="0x0004"></reg>
		<reg  name="RESERVED_MFR_302C" addr="0x302C" space="MFR" span="2" confidential="Y" mask="0x003F" display_name="Reserved" range="0x0000 0x003F" default="0x0004"></reg>
		<reg  name="RESERVED_MFR_302E" addr="0x302E" space="MFR" span="2" confidential="Y" mask="0x003F" display_name="Reserved" range="0x0000 0x003F" default="0x0004"></reg>
		<reg  name="RESERVED_MFR_3030" addr="0x3030" space="MFR" span="2" confidential="Y" mask="0x003F" display_name="Reserved" range="0x0000 0x003F" default="0x0004"></reg>
		<reg  name="DIGITAL_GAIN_GREENR_" addr="0x3032" space="MFR" span="2" mask="0x07FC" display_name="digital_gain_greenr_" range="0x0000 0x07FC" default="0x0100"><detail>DIGITAL_GAIN_GREENR_</detail>
			<bitfield  name="DIGITAL_GAIN_FOR_GREENR_" mask="0x07FC" display_name="2-10: digital_gain_for_greenr_" range="0x0000 0x01FF"><detail>same as digital_gain_for_greenr_data, gain = register value/64</detail></bitfield></reg>
		<reg  name="DIGITAL_GAIN_RED_" addr="0x3034" space="MFR" span="2" mask="0x07FC" display_name="digital_gain_red_" range="0x0000 0x07FC" default="0x0100"><detail>DIGITAL_GAIN_RED_</detail>
			<bitfield  name="DIGITAL_GAIN_FOR_RED_" mask="0x07FC" display_name="2-10: digital_gain_for_red_" range="0x0000 0x01FF"><detail>same as digital_gain_for_red_data, gain = register value/64</detail></bitfield></reg>
		<reg  name="DIGITAL_GAIN_BLUE_" addr="0x3036" space="MFR" span="2" mask="0x07FC" display_name="digital_gain_blue_" range="0x0000 0x07FC" default="0x0100"><detail>DIGITAL_GAIN_BLUE_</detail>
			<bitfield  name="DIGITAL_GAIN_FOR_BLUE_" mask="0x07FC" display_name="2-10: digital_gain_for_blue_" range="0x0000 0x01FF"><detail>same as digital_gain_for_blue_data, gain = register value/64</detail></bitfield></reg>
		<reg  name="DIGITAL_GAIN_GREENB_" addr="0x3038" space="MFR" span="2" mask="0x07FC" display_name="digital_gain_greenb_" range="0x0000 0x07FC" default="0x0100"><detail>DIGITAL_GAIN_GREENB_</detail>
			<bitfield  name="DIGITAL_GAIN_FOR_GREENB_" mask="0x07FC" display_name="2-10: digital_gain_for_greenb_" range="0x0000 0x01FF"><detail>same as digital_gain_for_greenb_data, gain = register value/64</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_303A" addr="0x303A" space="MFR" confidential="Y" mask="0xFF" display_name="Reserved" range="0x00 0xFF" default="0x0A" rw="RO"></reg>
		<reg  name="FRAME_COUNT_" addr="0x303B" space="MFR" mask="0xFF" display_name="frame_count_" range="0x00 0xFF" default="0xFF" rw="RO"><detail>frame count</detail></reg>
		<reg  name="FRAME_STATUS" addr="0x303C" space="MFR" span="2" mask="0x0007" display_name="frame_status" range="0x0000 0x0007" rw="RO"><detail>FRAME_STATUS</detail>
			<bitfield  name="FRAME_STATUS_FRAMESYNC" mask="0x0001" display_name="0: frame_status_framesync" range="0x0000 0x0001" rw="RO"><detail>frame status frame synced</detail></bitfield>
			<bitfield  name="FRAME_STATUS_STANDBY" mask="0x0002" display_name="1: frame_status_standby" range="0x0000 0x0001" rw="RO"><detail>frame status standby</detail></bitfield>
			<bitfield  name="FRAME_STATUS_BAD_FRAME" mask="0x0004" display_name="2: frame_status_bad_frame" range="0x0000 0x0001" rw="RO"><detail>indicates current frame is bad</detail></bitfield></reg>
		<reg  name="READ_STYLE" addr="0x303E" space="MFR" span="2" mask="0xE7FF" display_name="read_style" range="0x0000 0xE7FF"><detail>READ_STYLE</detail>
			<bitfield  name="MASK_1ST_FRAME_ENABLE" mask="0x0020" display_name="5: mask_1st_frame_enable" range="0x0000 0x0001"><detail>mark out 1st frame 0: disable 1: enable</detail></bitfield></reg>
		<reg  name="READ_MODE" addr="0x3040" space="MFR" span="2" mask="0xFFFF" display_name="read_mode" range="0x0000 0xFFFF" default="0x0041"><detail>READ_MODE</detail>
			<bitfield  name="Y_ODD_INCREMENT" mask="0x003F" display_name="0-5: y_odd_increment" range="0x0000 0x003F"><detail>Increment applied in Y (row) direction. Read out</detail></bitfield>
			<bitfield  name="X_ODD_INCREMENT" mask="0x03C0" display_name="6-9: x_odd_increment" range="0x0000 0x000F"><detail>Increment applied in X (column) direction. Read out</detail></bitfield>
			<bitfield  name="BIT_10" confidential="Y" mask="0x0400" display_name="10: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="X_BIN_EN" mask="0x0800" display_name="11: x_bin_en" range="0x0000 0x0001"><detail>Enable analogue binning in X (column) direction. When set, x_odd_inc must be set to 3 for column binning along with other register changes.</detail></bitfield>
			<bitfield  name="EIS_MODE" mask="0x1000" display_name="12: eis_mode" range="0x0000 0x0001"><detail>when eis_mode is 1, to disable the bad frame generation when y_start/_end is changed within the window</detail></bitfield>
			<bitfield  name="ROW_SUM" mask="0x2000" display_name="13: row_sum" range="0x0000 0x0001"><detail>Enable analogue summing in Y (row) direction. When set, y_odd_inc must be set to 3 for row summing along with other register changes</detail></bitfield>
			<bitfield  name="HORIZ_MIRROR" mask="0x4000" display_name="14: horiz_mirror" range="0x0000 0x0001"><detail>0 = Normal readout 1 = Readout is mirrored horizontally so that the column specified by x_addr_end_ is read out of the sensor first. Setting this bit will change the bayer pixel order (see R0x3024).</detail></bitfield>
			<bitfield  name="VERT_FLIP" mask="0x8000" display_name="15: vert_flip" range="0x0000 0x0001"><detail>0 = Normal readout 1 = Readout is flipped (mirrored) vertically so that the row specified by y_addr_end_ is read out of the sensor first. Setting this bit will change the bayer pixel order (see R0x3024).</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3042" addr="0x3042" space="MFR" span="2" confidential="Y" mask="0x3F06" display_name="Reserved" range="0x0000 0x3F06"></reg>
		<reg  name="RESERVED_MFR_3044" addr="0x3044" space="MFR" span="2" confidential="Y" mask="0xAFFF" display_name="Reserved" range="0x0000 0xAFFF" default="0x05C0"></reg>
		<reg  name="FLASH" addr="0x3046" space="MFR" span="2" mask="0x3FDF" display_name="flash" range="0x0000 0x3FDF" default="0x0608"><detail>FLASH</detail>
			<bitfield  name="FLASH_SCALE" mask="0x000F" display_name="0-3: flash_scale" range="0x0000 0x000F"><detail>scale the flash count down counter with 2^(flash_scale+1)</detail></bitfield>
			<bitfield  name="FLASH_TRIGGER_TIMED" mask="0x0010" display_name="4: flash_trigger_timed" range="0x0000 0x0001"><detail>At the start of streaming, no frame delay will occur before the xenon flash pulse is triggered.</detail></bitfield>
			<bitfield  name="FLASH_INVERT_FLASH" mask="0x0040" display_name="6: flash_invert_flash" range="0x0000 0x0001"><detail>Enable LED flash. When set, the FLASH output signal will assert prior to the start of the resetting of a frame and will remain asserted until the end of the frame readout.</detail></bitfield>
			<bitfield  name="FLASH_LED_FLASH" mask="0x0080" display_name="7: flash_led_flash" range="0x0000 0x0001"><detail>1 = Flash should be enabled every frame. 0 = Flash should be enabled for 1 frame only.</detail></bitfield>
			<bitfield  name="FLASH_EVERY_FRAME" mask="0x0100" display_name="8: flash_every_frame" range="0x0000 0x0001"><detail>1 = In Xenon mode, the flash is triggered after resetting a frame. 0 = In Xenon mode, the flash is triggered after a frame readout.</detail></bitfield>
			<bitfield  name="FLASH_END_OF_RESET" mask="0x0200" display_name="9: flash_end_of_reset" range="0x0000 0x0001"><detail>Flash pulse delay measured in frames.</detail></bitfield>
			<bitfield  name="FLASH_FRAME_DELAY" mask="0x1C00" display_name="10-12: flash_frame_delay" range="0x0000 0x0007"><detail>Delay time of Xenon flash</detail></bitfield>
			<bitfield  name="FLASH_XENON_FLASH" mask="0x2000" display_name="13: flash_xenon_flash" range="0x0000 0x0001"><detail>Indicates that the FLASH output signal was asserted for the current frame. Read-only.</detail></bitfield></reg>
		<reg  name="FLASH_COUNT" addr="0x3048" space="MFR" span="2" mask="0xFFFF" display_name="flash_count" range="0x0000 0xFFFF" default="0x0008"><detail>Length of flash pulse when Xenon flash is enabled.</detail></reg>
		<reg  name="OTPM_CONTROL" addr="0x304A" space="MFR" span="2" mask="0x0FFF" display_name="otpm_control" range="0x0000 0x0FFF"><detail>OTPM_CONTROL</detail>
			<bitfield  name="OTPM_AUTO_WR_START" mask="0x0001" display_name="0: otpm_auto_wr_start" range="0x0000 0x0001"><detail>Trigger OTPM automatic write sequence.</detail></bitfield>
			<bitfield  name="OTPM_AUTO_WR_END" mask="0x0002" display_name="1: otpm_auto_wr_end" range="0x0000 0x0001" rw="RO"><detail>Indicates whether the automatic write sequence has finished.</detail></bitfield>
			<bitfield  name="OTPM_AUTO_WR_SUCCESS" mask="0x0004" display_name="2: otpm_auto_wr_success" range="0x0000 0x0001" rw="RO"><detail>Indicates whether the automatic write sequence was successful.</detail></bitfield>
			<bitfield  name="OTPM_DISABLE_AUTO_RD" mask="0x0008" display_name="3: otpm_disable_auto_rd" range="0x0000 0x0001"><detail>When register bit is set to 1, disable automatic OTPM read sequence.</detail></bitfield>
			<bitfield  name="OTPM_AUTO_RD_START" mask="0x0010" display_name="4: otpm_auto_rd_start" range="0x0000 0x0001"><detail>Trigger OTPM automatic read sequence.</detail></bitfield>
			<bitfield  name="OTPM_AUTO_RD_END" mask="0x0020" display_name="5: otpm_auto_rd_end" range="0x0000 0x0001" rw="RO"><detail>Indicates whether the automatic read sequence has finished.</detail></bitfield>
			<bitfield  name="OTPM_AUTO_RD_SUCCESS" mask="0x0040" display_name="6: otpm_auto_rd_success" range="0x0000 0x0001" rw="RO"><detail>Indicates whether the automatic read sequence was successful.</detail></bitfield>
			<bitfield  name="OTPM_AUTO_INVALIDATE" mask="0x0080" display_name="7: otpm_auto_invalidate" range="0x0000 0x0001"><detail>When register bit is set to 1, invalidates record written to OTPM address.</detail></bitfield>
			<bitfield  name="OTPM_AUTO_RD_START_NEXT" mask="0x0100" display_name="8: otpm_auto_rd_start_next" range="0x0000 0x0001"><detail>Automatic read start next.</detail></bitfield>
			<bitfield  name="OTPM_SINGLE_RECORD_ONLY" mask="0x0200" display_name="9: otpm_single_record_only" range="0x0000 0x0001"><detail>OTPM single record only.</detail></bitfield>
			<bitfield  name="OTPM_ENABLE_STANDBY" mask="0x0400" display_name="10: otpm_enable_standby" range="0x0000 0x0001"><detail>OTPM standby enable.</detail></bitfield>
			<bitfield  name="OTPM_USER_POWERDOWN" mask="0x0800" display_name="11: otpm_user_powerdown" range="0x0000 0x0001"><detail>enable user powerdown 0: disable 1: enable</detail></bitfield></reg>
		<reg  name="OTPM_RECORD" addr="0x304C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_record" range="0x0000 0xFFFF" default="0x0200"><detail>OTPM_RECORD</detail>
			<bitfield  name="OTPM_RECORD_LENGTH" mask="0x00FF" display_name="0-7: otpm_record_length" range="0x0000 0x00FF"><detail>OTPM record length.</detail></bitfield>
			<bitfield  name="OTPM_RECORD_TYPE" mask="0xFF00" display_name="8-15: otpm_record_type" range="0x0000 0x00FF"><detail>OTPM record type.</detail></bitfield></reg>
		<reg  name="OTPM_STATUS" addr="0x304E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_status" range="0x0000 0xFFFF" rw="RO"><detail>OTPM_STATUS</detail>
			<bitfield  name="OTPM_OP_DONE" mask="0x0001" display_name="0: otpm_op_done" range="0x0000 0x0001" rw="RO"><detail>Read/Write Operation complete.</detail></bitfield>
			<bitfield  name="OTPM_ECC_CHECK_BITS" mask="0x007E" display_name="1-6: otpm_ecc_check_bits" range="0x0000 0x003F" rw="RO"><detail>Check bits produced by ECC.</detail></bitfield>
			<bitfield  name="OTPM_SEC_USED" mask="0x0080" display_name="7: otpm_sec_used" range="0x0000 0x0001" rw="RO"><detail>Set to 1 when an OTPM read results in a detected and corrected single bit error. An OTPM sequence is indicated as successful when single bit errors are corrected. This value is latched untill the next OTPM read operation.</detail></bitfield>
			<bitfield  name="OTPM_DED_PARITY_FAILURE" mask="0x0100" display_name="8: otpm_ded_parity_failure" range="0x0000 0x0001" rw="RO"><detail>OTPM ded parity failure. This value is latched until the next OTPM read operation.</detail></bitfield>
			<bitfield  name="OTPM_FULL" mask="0x0200" display_name="9: otpm_full" range="0x0000 0x0001" rw="RO"><detail>OTPM is full.</detail></bitfield>
			<bitfield  name="OTPM_INSUFFICIENT" mask="0x0400" display_name="10: otpm_insufficient" range="0x0000 0x0001" rw="RO"><detail>Insufficient OTPM space to include a record.</detail></bitfield>
			<bitfield  name="OTPM_OP_BUSY" mask="0x0800" display_name="11: otpm_op_busy" range="0x0000 0x0001" rw="RO"><detail>OTPM operation in progress.</detail></bitfield>
			<bitfield  name="OTPM_SEC_CNT" mask="0xF000" display_name="12-15: otpm_sec_cnt" range="0x0000 0x000F" rw="RO"><detail>Indicates SEC status. Increments on each SEC attempt: &lt;RETURN&gt; 0 = programmed first time &lt;RETURN&gt; 1 = programmed successfully but two passes were needed &lt;RETURN&gt; 2 = two program passes were needed ECC correction is needed.</detail></bitfield></reg>
		<reg  name="OTPM_MANUAL_CONTROL" addr="0x3050" space="MFR" span="2" mask="0x0077" display_name="otpm_manual_control" range="0x0000 0x0077"><detail>OTPM_MANUAL_CONTROL</detail>
			<bitfield  name="OTPM_SINGLE_WR_START" mask="0x0001" display_name="0: otpm_single_wr_start" range="0x0000 0x0001"><detail>Trigger OTPM single write sequence.</detail></bitfield>
			<bitfield  name="OTPM_SINGLE_WR_END" mask="0x0002" display_name="1: otpm_single_wr_end" range="0x0000 0x0001" rw="RO"><detail>Indicates whether the single write sequence has finished.</detail></bitfield>
			<bitfield  name="OTPM_SINGLE_WR_SUCCESS" mask="0x0004" display_name="2: otpm_single_wr_success" range="0x0000 0x0001" rw="RO"><detail>Indicates whether the single write sequence was successful.</detail></bitfield>
			<bitfield  name="OTPM_SINGLE_RD_START" mask="0x0010" display_name="4: otpm_single_rd_start" range="0x0000 0x0001"><detail>Trigger OTPM single read sequence.</detail></bitfield>
			<bitfield  name="OTPM_SINGLE_RD_END" mask="0x0020" display_name="5: otpm_single_rd_end" range="0x0000 0x0001" rw="RO"><detail>Indicates whether the single read sequence has finished.</detail></bitfield>
			<bitfield  name="OTPM_SINGLE_RD_SUCCESS" mask="0x0040" display_name="6: otpm_single_rd_success" range="0x0000 0x0001" rw="RO"><detail>Indicates whether the single read sequence was successful.</detail></bitfield></reg>
		<reg  name="OTPM_MANUAL_ADDR" addr="0x3052" space="MFR" span="2" mask="0x03FF" display_name="otpm_manual_addr" range="0x0000 0x03FF"><detail>Address of the OTPM used for single writes/reads as well as auto writes/reads.</detail></reg>
		<reg  name="OTPM_EXPR" addr="0x3054" space="MFR" span="2" mask="0x0F00" display_name="otpm_expr" range="0x0000 0x0F00"><detail>OTPM_EXPR</detail>
			<bitfield  name="OTPM_BYPASS_RECORD" mask="0x0100" display_name="8: otpm_bypass_record" range="0x0000 0x0001"><detail>OTPM bypass record</detail></bitfield>
			<bitfield  name="OTPM_ECC_BYPASS" mask="0x0200" display_name="9: otpm_ecc_bypass" range="0x0000 0x0001"><detail>When set the ECC logic will be bypassed.</detail></bitfield>
			<bitfield  name="OTPM_DISABLE_AUTO_RAM_LOAD" mask="0x0400" display_name="10: otpm_disable_auto_ram_load" range="0x0000 0x0001"><detail>Disable automatic RAM load for record types supporting RAM load.</detail></bitfield>
			<bitfield  name="OTPM_TRIGGER_AUTO_RAM_LOAD" mask="0x0800" display_name="11: otpm_trigger_auto_ram_load" range="0x0000 0x0001"><detail>Interprete the current content of the otpm_data* as a register upload record and upload it to registers.</detail></bitfield></reg>
		<reg  name="GREENR_GAIN" addr="0x3056" space="MFR" span="2" mask="0xFFFF" display_name="greenr_gain" range="0x0000 0xFFFF" default="0x2000"><detail>GREENR_GAIN</detail>
			<bitfield  name="BITS_0_3" confidential="Y" mask="0x000F" display_name="0-3: Reserved" range="0x0000 0x000F"></bitfield>
			<bitfield  name="BITS_4_5" confidential="Y" mask="0x0030" display_name="4-5: Reserved" range="0x0000 0x0002"></bitfield>
			<bitfield  name="DIGITAL_GAIN_FOR_GREENR_DATA" mask="0xFF80" display_name="7-15: digital_gain_for_greenr_data" range="0x0000 0x01FF"><detail>digital gain for greenR pixel gain = register value/64</detail></bitfield></reg>
		<reg  name="BLUE_GAIN" addr="0x3058" space="MFR" span="2" mask="0xFFFF" display_name="blue_gain" range="0x0000 0xFFFF" default="0x2000"><detail>BLUE_GAIN</detail>
			<bitfield  name="BITS_0_3" confidential="Y" mask="0x000F" display_name="0-3: Reserved" range="0x0000 0x000F"></bitfield>
			<bitfield  name="BITS_4_5" confidential="Y" mask="0x0030" display_name="4-5: Reserved" range="0x0000 0x0002"></bitfield>
			<bitfield  name="DIGITAL_GAIN_FOR_BLUE_DATA" mask="0xFF80" display_name="7-15: digital_gain_for_blue_data" range="0x0000 0x01FF"><detail>digital gain for blue pixel gain = register value/64</detail></bitfield></reg>
		<reg  name="RED_GAIN" addr="0x305A" space="MFR" span="2" mask="0xFFFF" display_name="red_gain" range="0x0000 0xFFFF" default="0x2000"><detail>RED_GAIN</detail>
			<bitfield  name="BITS_0_3" confidential="Y" mask="0x000F" display_name="0-3: Reserved" range="0x0000 0x000F"></bitfield>
			<bitfield  name="BITS_4_5" confidential="Y" mask="0x0030" display_name="4-5: Reserved" range="0x0000 0x0002"></bitfield>
			<bitfield  name="DIGITAL_GAIN_FOR_RED_DATA" mask="0xFF80" display_name="7-15: digital_gain_for_red_data" range="0x0000 0x01FF"><detail>digital gain for red pixel gain = register value/64</detail></bitfield></reg>
		<reg  name="GREENB_GAIN" addr="0x305C" space="MFR" span="2" mask="0xFFFF" display_name="greenb_gain" range="0x0000 0xFFFF" default="0x2000"><detail>GREENB_GAIN</detail>
			<bitfield  name="BITS_0_3" confidential="Y" mask="0x000F" display_name="0-3: Reserved" range="0x0000 0x000F"></bitfield>
			<bitfield  name="BITS_4_5" confidential="Y" mask="0x0030" display_name="4-5: Reserved" range="0x0000 0x0002"></bitfield>
			<bitfield  name="DIGITAL_GAIN_FOR_GREENB_DATA" mask="0xFF80" display_name="7-15: digital_gain_for_greenb_data" range="0x0000 0x01FF"><detail>digital gain for greenB pixel gain = register value/64</detail></bitfield></reg>
		<reg  name="GLOBAL_GAIN" addr="0x305E" space="MFR" span="2" mask="0xFFFF" display_name="global_gain" range="0x0000 0xFFFF" default="0x2000"><detail>GLOBAL_GAIN</detail>
			<bitfield  name="GLOBAL_FINE_ANALOG_GAIN" mask="0x000F" display_name="0-3: global_fine_analog_gain" range="0x0000 0x000F"><detail>global fine analog gain.</detail></bitfield>
			<bitfield  name="GLOBAL_COARSE_ANALOG_GAIN" mask="0x0030" display_name="4-5: global_coarse_analog_gain" range="0x0000 0x0002"><detail>global coarse analog gain.</detail></bitfield>
			<bitfield  name="GLOBAL_DIGITAL_GAIN" mask="0xFF80" display_name="7-15: global_digital_gain" range="0x0000 0x01FF"><detail>global digital gain, gain = register value/64. Accessing these bits will update digital gain of 0x3056 0x3058 0x305a and 0x305c.</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3060" addr="0x3060" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3062" addr="0x3062" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3064" addr="0x3064" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5840"></reg>
		<reg  name="RESERVED_MFR_3066" addr="0x3066" space="MFR" span="2" confidential="Y" mask="0x03FF" display_name="Reserved" range="0x0000 0x03FF"></reg>
		<reg  name="I2C_CONTROL" addr="0x3068" space="MFR" span="2" mask="0x0001" display_name="i2c_control" range="0x0000 0x0001"><detail>I2C_CONTROL</detail>
			<bitfield  name="I2C_AUTO_INC_DISABLE" mask="0x0001" display_name="0: i2c_auto_inc_disable" range="0x0000 0x0001"><detail>Disable auto increment of addresses during i2c access</detail></bitfield></reg>
		<reg  name="ODP_STATUS" addr="0x306A" space="MFR" span="2" mask="0x0378" display_name="odp_status" range="0x0000 0x0378" rw="RO"><detail>ODP_STATUS</detail>
			<bitfield  name="MIPI_FIFO_EMPTY" mask="0x0010" display_name="4: mipi_fifo_empty" range="0x0000 0x0001" rw="RO"><detail>MIPI Framer FIFO empty</detail></bitfield>
			<bitfield  name="MIPI_FIFO_FULL" mask="0x0020" display_name="5: mipi_fifo_full" range="0x0000 0x0001" rw="RO"><detail>MIPI Framer FIFO full</detail></bitfield>
			<bitfield  name="MIPI_UNDERFLOW_ERR" mask="0x0040" display_name="6: mipi_underflow_err" range="0x0000 0x0001" rw="RO"><detail>MIPI Framer FIFO underflow</detail></bitfield>
			<bitfield  name="PACK_FIFO0_OVF" mask="0x0100" display_name="8: pack_fifo0_ovf" range="0x0000 0x0001" rw="RO"><detail>odp_pack_raw16 FIFO overflow</detail></bitfield>
			<bitfield  name="PACK_FIFO0_UNF" mask="0x0200" display_name="9: pack_fifo0_unf" range="0x0000 0x0001" rw="RO"><detail>odp_pack_raw16 FIFO underflow</detail></bitfield></reg>
		<reg  name="DATAPATH_SELECT" addr="0x306E" space="MFR" span="2" mask="0xFFF1" display_name="datapath_select" range="0x0000 0xFFF1" default="0x9080"><detail>DATAPATH_SELECT</detail>
			<bitfield  name="CONT_LV" mask="0x0001" display_name="0: cont_lv" range="0x0000 0x0001"><detail>cont LV</detail></bitfield>
			<bitfield  name="TRUE_BAYER" mask="0x0010" display_name="4: true_bayer" range="0x0000 0x0001"><detail>[4] =1 : enable True_bayer</detail></bitfield>
			<bitfield  name="TRUE_BIN" mask="0x0020" display_name="5: true_bin" range="0x0000 0x0001"><detail>[5] =1 : enable True_bin</detail></bitfield>
			<bitfield  name="SUM2X2" mask="0x0040" display_name="6: sum2x2" range="0x0000 0x0001"><detail>[6] =1 : enable sum 2X2 mode</detail></bitfield>
			<bitfield  name="PROFILE12" mask="0x0080" display_name="7: profile12" range="0x0000 0x0001" rw="RO"><detail>SMIA profile mode</detail></bitfield>
			<bitfield  name="XOR_LV" mask="0x0100" display_name="8: xor_lv" range="0x0000 0x0001"><detail>XOR LV</detail></bitfield>
			<bitfield  name="HI_VCM_SEL" mask="0x0200" display_name="9: hi_vcm_sel" range="0x0000 0x0001"><detail>hi_vcm select</detail></bitfield>
			<bitfield  name="SLEW_B" mask="0x1C00" display_name="10-12: slew_b" range="0x0000 0x0007"><detail>slew rate control b</detail></bitfield>
			<bitfield  name="SLEW_A" mask="0xE000" display_name="13-15: slew_a" range="0x0000 0x0007"><detail>slew rate control a</detail></bitfield></reg>
		<reg  name="TEST_PATTERN_MODE_" addr="0x3070" space="MFR" span="2" mask="0x0307" display_name="test_pattern_mode_" range="0x0000 0x0307"><detail>TEST_PATTERN_MODE_</detail>
			<bitfield  name="TEST_PATTERN_SELECT_" mask="0x0007" display_name="0-2: test_pattern_select_" range="0x0000 0x0007"><detail>If [8]=0, select following test pattern</detail></bitfield>
			<bitfield  name="WALKING_ONE_PATTERN_ENABLE_" mask="0x0300" display_name="8-9: walking_one_pattern_enable_" range="0x0000 0x0003"><detail>1: enable walking one pattern</detail></bitfield></reg>
		<reg  name="TEST_DATA_RED_" addr="0x3072" space="MFR" span="2" mask="0x0FFF" display_name="test_data_red_" range="0x0000 0x0FFF"><detail>red test data for solid test pattern.</detail></reg>
		<reg  name="TEST_DATA_GREENR_" addr="0x3074" space="MFR" span="2" mask="0x0FFF" display_name="test_data_greenr_" range="0x0000 0x0FFF"><detail>greenR test data for solid test pattern.</detail></reg>
		<reg  name="TEST_DATA_BLUE_" addr="0x3076" space="MFR" span="2" mask="0x0FFF" display_name="test_data_blue_" range="0x0000 0x0FFF"><detail>blue test data for solid test pattern.</detail></reg>
		<reg  name="TEST_DATA_GREENB_" addr="0x3078" space="MFR" span="2" mask="0x0FFF" display_name="test_data_greenb_" range="0x0000 0x0FFF"><detail>greenB test data for solid test pattern.</detail></reg>
		<reg  name="RESERVED_MFR_307A" addr="0x307A" space="MFR" span="2" confidential="Y" mask="0x0003" display_name="Reserved" range="0x0000 0x0003"></reg>
		<reg  name="RESERVED_MFR_307C" addr="0x307C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_307E" addr="0x307E" space="MFR" span="2" confidential="Y" mask="0x003F" display_name="Reserved" range="0x0000 0x003F" default="0x0020"></reg>
		<reg  name="X_EVEN_INC_" addr="0x30A0" space="MFR" span="2" mask="0x0001" display_name="x_even_inc_" range="0x0000 0x0001" default="0x0001" rw="RO"><detail>Read-only.</detail></reg>
		<reg  name="X_ODD_INC_" addr="0x30A2" space="MFR" span="2" mask="0x000F" display_name="x_odd_inc_" range="0x0000 0x000F" default="0x0001"><detail>This register field is an alias of R0x3040[9:6]</detail></reg>
		<reg  name="Y_EVEN_INC_" addr="0x30A4" space="MFR" span="2" mask="0x0001" display_name="y_even_inc_" range="0x0000 0x0001" default="0x0001" rw="RO"><detail>Read-only.</detail></reg>
		<reg  name="Y_ODD_INC_" addr="0x30A6" space="MFR" span="2" mask="0x003F" display_name="y_odd_inc_" range="0x0000 0x003F" default="0x0001"><detail>This register field is an alias of R0x3040[5:0]</detail></reg>
		<reg  name="RESERVED_MFR_30A8" addr="0x30A8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_30AC" addr="0x30AC" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF"></reg>
		<reg  name="RESERVED_MFR_30B0" addr="0x30B0" space="MFR" span="2" confidential="Y" mask="0xFFF3" display_name="Reserved" range="0x0000 0xFFF3" default="0x0400"></reg>
		<reg  name="RESERVED_MFR_30B2" addr="0x30B2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="Y_OUTPUT_OFFSET" addr="0x30BC" space="MFR" span="2" mask="0x0FFF" display_name="y_output_offset" range="0x0000 0x0FFF"><detail>Number of rows offset to start of the displayed image ( Y output size)</detail></reg>
		<reg  name="X_OUTPUT_OFFSET" addr="0x30BE" space="MFR" span="2" mask="0x0FFF" display_name="x_output_offset" range="0x0000 0x0FFF"><detail>Number of columns offset to start of the displayed image</detail></reg>
		<reg  name="RESERVED_MFR_30C0" addr="0x30C0" space="MFR" span="2" confidential="Y" mask="0xC0FF" display_name="Reserved" range="0x0000 0xC0FF"></reg>
		<reg  name="RESERVED_MFR_30C2" addr="0x30C2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_30D2" addr="0x30D2" space="MFR" span="2" confidential="Y" mask="0x003F" display_name="Reserved" range="0x0000 0x003F" default="0x0001"></reg>
		<reg  name="RESERVED_MFR_30E0" addr="0x30E0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0064"></reg>
		<reg  name="RESERVED_MFR_30E2" addr="0x30E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0046"></reg>
		<reg  name="RESERVED_MFR_30E4" addr="0x30E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x012C"></reg>
		<reg  name="CTX_CONTROL_REG" addr="0x30E8" space="MFR" span="2" mask="0xC3FF" display_name="ctx_control_reg" range="0x0000 0xC3FF"><detail>CTX_CONTROL_REG</detail>
			<bitfield  name="CONTEXT_SELECT" mask="0x000F" display_name="0-3: context_select" range="0x0000 0x000F"><detail>select context</detail></bitfield>
			<bitfield  name="CONTEXT_MULTI_NUM" mask="0x0070" display_name="4-6: context_multi_num" range="0x0000 0x0007"><detail>Set number of consecutive contexts to read out when ctx_multi is set</detail></bitfield>
			<bitfield  name="CONTEXT_MULTI" mask="0x0080" display_name="7: context_multi" range="0x0000 0x0001"><detail>Enable Multiple context to be read out</detail></bitfield>
			<bitfield  name="CONTEXT_MULTI_SYNC_MODE" mask="0x0100" display_name="8: context_multi_sync_mode" range="0x0000 0x0001"><detail>When set, multiple contexts are synced to the start of readout frames, else they are synced to the start of exposure frames</detail></bitfield>
			<bitfield  name="CONTEXT_MULTI_CYCLE_MODE" mask="0x0200" display_name="9: context_multi_cycle_mode" range="0x0000 0x0001"><detail>context_multi_cycle_mode</detail></bitfield>
			<bitfield  name="CONTEXT_LOAD_FRAME_END" mask="0x4000" display_name="14: context_load_frame_end" range="0x0000 0x0001"><detail>Load context at frame end</detail></bitfield>
			<bitfield  name="CONTEXT_LOAD" mask="0x8000" display_name="15: context_load" range="0x0000 0x0001"><detail>Load context immediately</detail></bitfield></reg>
		<reg  name="CTX_WR_DATA" addr="0x30EA" space="MFR" span="2" mask="0xFFFF" display_name="ctx_wr_data" range="0x0000 0xFFFF"><detail>CTX_WR_DATA</detail>
			<bitfield  name="CTX_WR_ADDR_VALUE_HIGH" mask="0x000F" display_name="0-3: ctx_wr_addr_value_high" range="0x0000 0x000F"><detail>Upper address value.</detail></bitfield>
			<bitfield  name="CTX_WR_CONTEXT_NUM" mask="0x00F0" display_name="4-7: ctx_wr_context_num" range="0x0000 0x000F"><detail>Number of Contexts</detail></bitfield>
			<bitfield  name="CTX_WR_CONTROL_WORD" mask="0xFF00" display_name="8-15: ctx_wr_control_word" range="0x0000 0x00FF"><detail>First Control Word.</detail></bitfield></reg>
		<reg  name="CTX_RD_DATA" addr="0x30EC" space="MFR" span="2" mask="0xFFFF" display_name="ctx_rd_data" range="0x0000 0xFFFF"><detail>context read data</detail></reg>
		<reg  name="RESERVED_MFR_30EE" addr="0x30EE" space="MFR" span="2" confidential="Y" mask="0x9FFF" display_name="Reserved" range="0x0000 0x9FFF" default="0x1140"></reg>
		<reg  name="GPIO_CTRL" addr="0x30F8" space="MFR" span="2" mask="0x3333" display_name="gpio_ctrl" range="0x0000 0x3333" default="0x0033"><detail>GPIO_CTRL</detail>
			<bitfield  name="GPIO0_OE" mask="0x0001" display_name="0: gpio0_oe" range="0x0000 0x0001"><detail>GPIO0 output enable</detail></bitfield>
			<bitfield  name="GPIO1_OE" mask="0x0002" display_name="1: gpio1_oe" range="0x0000 0x0001"><detail>GPIO1 output enable</detail></bitfield>
			<bitfield  name="GPIO0_IP_PD" mask="0x0010" display_name="4: gpio0_ip_pd" range="0x0000 0x0001"><detail>GPIO0 input power down</detail></bitfield>
			<bitfield  name="GPIO1_IP_PD" mask="0x0020" display_name="5: gpio1_ip_pd" range="0x0000 0x0001"><detail>GPIO1 input power down</detail></bitfield>
			<bitfield  name="GPIO0_FSAFE" mask="0x0100" display_name="8: gpio0_fsafe" range="0x0000 0x0001"><detail>GPIO0 disable output and disconnect from supply</detail></bitfield>
			<bitfield  name="GPIO1_FSAFE" mask="0x0200" display_name="9: gpio1_fsafe" range="0x0000 0x0001"><detail>GPIO1 disable output and disconnect from supplt</detail></bitfield>
			<bitfield  name="GPIO0_HOLD" mask="0x1000" display_name="12: gpio0_hold" range="0x0000 0x0001"><detail>GPIO0 hold</detail></bitfield>
			<bitfield  name="GPIO1_HOLD" mask="0x2000" display_name="13: gpio1_hold" range="0x0000 0x0001"><detail>GPIO1 hold</detail></bitfield></reg>
		<reg  name="GPIO_SELECT" addr="0x30FA" space="MFR" span="2" mask="0xFFFF" display_name="gpio_select" range="0x0000 0xFFFF" default="0xFC8C"><detail>GPIO_SELECT</detail>
			<bitfield  name="GPIO0" mask="0x0001" display_name="0: gpio0" range="0x0000 0x0001" rw="RO"><detail>Read-only. Return the current state of the GPIO0 output pin. Invalid if R0x30F8[0]=0.</detail></bitfield>
			<bitfield  name="GPIO1" mask="0x0002" display_name="1: gpio1" range="0x0000 0x0001" rw="RO"><detail>Read-only. Return the current state of the GPIO1 output pin. Invalid if R0x30F8[1]=0.</detail></bitfield>
			<bitfield  name="GPIO2" mask="0x0004" display_name="2: gpio2" range="0x0000 0x0001" rw="RO"><detail>Not used</detail></bitfield>
			<bitfield  name="GPIO3" mask="0x0008" display_name="3: gpio3" range="0x0000 0x0001" rw="RO"><detail>Not used</detail></bitfield>
			<bitfield  name="GPIO0_PIN_SELECT" mask="0x0070" display_name="4-6: gpio0_pin_select" range="0x0000 0x0007"><detail>default is output for Flash signal</detail></bitfield>
			<bitfield  name="GPIO1_PIN_SELECT" mask="0x0380" display_name="7-9: gpio1_pin_select" range="0x0000 0x0007"><detail>default is output for Shutter signal</detail></bitfield>
			<bitfield  name="GPIO2_PIN_SELECT" mask="0x1C00" display_name="10-12: gpio2_pin_select" range="0x0000 0x0007"><detail>Not used</detail></bitfield>
			<bitfield  name="GPIO3_PIN_SELECT" mask="0xE000" display_name="13-15: gpio3_pin_select" range="0x0000 0x0007"><detail>Not used</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_30FC" addr="0x30FC" space="MFR" span="2" confidential="Y" mask="0x003C" display_name="Reserved" range="0x0000 0x003C"></reg>
		<reg  name="RESERVED_MFR_3112" addr="0x3112" space="MFR" span="2" confidential="Y" mask="0xF8FF" display_name="Reserved" range="0x0000 0xF8FF" default="0x8000"></reg>
		<reg  name="RESERVED_MFR_3114" addr="0x3114" space="MFR" span="2" confidential="Y" mask="0xF8FF" display_name="Reserved" range="0x0000 0xF8FF" default="0x8000"></reg>
		<reg  name="RESERVED_MFR_3116" addr="0x3116" space="MFR" span="2" confidential="Y" mask="0xF8FF" display_name="Reserved" range="0x0000 0xF8FF" default="0x8000"></reg>
		<reg  name="RESERVED_MFR_3118" addr="0x3118" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x4040"></reg>
		<reg  name="RESERVED_MFR_311A" addr="0x311A" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x4040"></reg>
		<reg  name="RESERVED_MFR_311C" addr="0x311C" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x4040"></reg>
		<reg  name="RESERVED_MFR_311E" addr="0x311E" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x4040"></reg>
		<reg  name="RESERVED_MFR_3120" addr="0x3120" space="MFR" span="2" confidential="Y" mask="0x000F" display_name="Reserved" range="0x0000 0x000F"></reg>
		<reg  name="TEMP_THRESHOLD_VALUE" addr="0x3122" space="MFR" span="2" mask="0xFFFF" display_name="temp_threshold_value" range="0x0000 0xFFFF" default="0x0007"><detail>tempsens_threshold</detail></reg>
		<reg  name="TEMPSENS_DATA_REG" addr="0x3124" space="MFR" span="2" mask="0x03FF" display_name="tempsens_data_reg" range="0x0000 0x03FF" rw="RO"><detail>Data from temperature sensor</detail></reg>
		<reg  name="TEMPSENS_CTRL_REG" addr="0x3126" space="MFR" span="2" mask="0x007F" display_name="tempsens_ctrl_reg" range="0x0000 0x007F"><detail>tempsens_ctrl_reg</detail>
			<bitfield  name="TEMPSENS_POWER_ON" mask="0x0001" display_name="0: tempsens_power_on" range="0x0000 0x0001"><detail>tempsens power on when set.</detail></bitfield>
			<bitfield  name="TEMPSENS_TEST_CTRL" mask="0x000E" display_name="1-3: tempsens_test_ctrl" range="0x0000 0x0007"><detail>tempsens test ctrl</detail></bitfield>
			<bitfield  name="TEMP_START_CONVERSION" mask="0x0010" display_name="4: temp_start_conversion" range="0x0000 0x0001"><detail>tempsens start conversion when set</detail></bitfield>
			<bitfield  name="TEMP_CLEAR_VALUE" mask="0x0020" display_name="5: temp_clear_value" range="0x0000 0x0001"><detail>tempsens clear value when set.</detail></bitfield>
			<bitfield  name="TEMPSENS_BLC_TRIG_EN" mask="0x0040" display_name="6: tempsens_blc_trig_en" range="0x0000 0x0001"><detail>enable blc retrigger if temperature difference is more than threshold</detail></bitfield></reg>
		<reg  name="TEMPSENS_CALIB1" addr="0x3128" space="MFR" span="2" mask="0xFFFF" display_name="tempsens_calib1" range="0x0000 0xFFFF" default="0x0123"><detail>user calibration register 1</detail></reg>
		<reg  name="TEMPSENS_CALIB2" addr="0x312A" space="MFR" span="2" mask="0xFFFF" display_name="tempsens_calib2" range="0x0000 0xFFFF" default="0x4567"><detail>user calibration register 2</detail></reg>
		<reg  name="TEMPSENS_CALIB3" addr="0x312C" space="MFR" span="2" mask="0xFFFF" display_name="tempsens_calib3" range="0x0000 0xFFFF" default="0x89AB"><detail>user calibration register 3</detail></reg>
		<reg  name="TEMPSENS_CALIB4" addr="0x312E" space="MFR" span="2" mask="0xFFFF" display_name="tempsens_calib4" range="0x0000 0xFFFF" default="0xCDEF"><detail>user calibration register 4</detail></reg>
		<reg  name="OTPM_DATA_MANUAL_L" addr="0x313A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_manual_l" range="0x0000 0xFFFF"><detail>OTPM data manual lower 16 bits.</detail></reg>
		<reg  name="OTPM_DATA_MANUAL_H" addr="0x313C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_manual_h" range="0x0000 0xFFFF"><detail>OTPM data manual higher 16 bits.</detail></reg>
		<reg  name="OTPM_DATA_MANUAL_EXTRA" addr="0x313E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_manual_extra" range="0x0000 0xFFFF"><detail>OTPM data manual extra bits.</detail></reg>
		<reg  name="GLOBAL_BOOST_RST" addr="0x3152" space="MFR" span="2" mask="0x00FF" display_name="global_boost_rst" range="0x0000 0x00FF" default="0x0010"><detail>GLOBAL_BOOST_RST</detail>
			<bitfield  name="ROW_RSTG_CTRL_DONE" mask="0x00FF" display_name="0-7: row_rstg_ctrl_done" range="0x0000 0x00FF"><detail>defines the length of the row_rstg_ctrl off after row_rstd_ctrl is 64*global_boost_rst[7:0]+1</detail></bitfield></reg>
		<reg  name="GLOBAL_BOOST" addr="0x3154" space="MFR" span="2" mask="0xFFFF" display_name="global_boost" range="0x0000 0xFFFF" default="0x3200"><detail>GLOBAL_BOOST</detail>
			<bitfield  name="UTIL_PAUSE" mask="0x00FF" display_name="0-7: util_pause" range="0x0000 0x00FF"><detail>defines the length of the utility debug pause is 64*global_boost[7:0]+1</detail></bitfield>
			<bitfield  name="ENABLE_CNT_G_BOOST_U" mask="0xFF00" display_name="8-15: enable_cnt_g_boost_u" range="0x0000 0x00FF"><detail>defines the time vtx hi back to VAA so that the total time is 64**global_boost[15:8]+1</detail></bitfield></reg>
		<reg  name="GLOBAL_DONE" addr="0x3156" space="MFR" span="2" mask="0xFFFF" display_name="global_done" range="0x0000 0xFFFF" default="0xC8F7"><detail>GLOBAL_DONE</detail>
			<bitfield  name="ENABLE_CNT_G_GO" mask="0x00FF" display_name="0-7: enable_cnt_g_go" range="0x0000 0x00FF"><detail>defines the time of tx back to ground is 64*global_done[7:0]+1</detail></bitfield>
			<bitfield  name="ENABLE_CNT_G_END" mask="0xFF00" display_name="8-15: enable_cnt_g_end" range="0x0000 0x00FF"><detail>defines time of precharge period is 64*global_done[15:8]+1</detail></bitfield></reg>
		<reg  name="SLAVE_MODE_CONTROL" addr="0x3158" space="MFR" span="2" mask="0xF800" display_name="slave_mode_control" range="0x0000 0xF800"><detail>SLAVE_MODE_CONTROL</detail>
			<bitfield  name="VD_NEW_FRAME_ONLY" mask="0x0800" display_name="11: vd_new_frame_only" range="0x0000 0x0001"><detail>gate off external trigger pn</detail></bitfield>
			<bitfield  name="BIT_12" confidential="Y" mask="0x1000" display_name="12: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="VD_TRIG_GRST" mask="0x2000" display_name="13: vd_trig_grst" range="0x0000 0x0001"><detail>vd triggered grst</detail></bitfield>
			<bitfield  name="VD_TIMER" mask="0x4000" display_name="14: vd_timer" range="0x0000 0x0001"><detail>vd timer</detail></bitfield>
			<bitfield  name="VD_TRIG_NEW_FRAME" mask="0x8000" display_name="15: vd_trig_new_frame" range="0x0000 0x0001"><detail>vd trigger new frame</detail></bitfield></reg>
		<reg  name="GLOBAL_FLASH_START" addr="0x315A" space="MFR" span="2" mask="0xFFFF" display_name="global_flash_start" range="0x0000 0xFFFF"><detail>Global Flash Start</detail></reg>
		<reg  name="GLOBAL_BULB_TRIGGER_COUNT" addr="0x315C" space="MFR" span="2" mask="0xFFFF" display_name="global_bulb_trigger_count" range="0x0000 0xFFFF"><detail>Bulb Trigger Count</detail></reg>
		<reg  name="GLOBAL_SEQ_TRIGGER" addr="0x315E" space="MFR" span="2" mask="0xFCFF" display_name="global_seq_trigger" range="0x0000 0xF4F7"><detail>GLOBAL_SEQ_TRIGGER</detail>
			<bitfield  name="GLOBAL_SEQ_TRIGGER_GLOBAL_TRIGGER" mask="0x0001" display_name="0: global_seq_trigger_global_trigger" range="0x0000 0x0001"><detail>Global Trigger</detail></bitfield>
			<bitfield  name="GLOBAL_SEQ_TRIGGER_GLOBAL_BULB" mask="0x0002" display_name="1: global_seq_trigger_global_bulb" range="0x0000 0x0001"><detail>Global Bulb</detail></bitfield>
			<bitfield  name="GLOBAL_SEQ_TRIGGER_GLOBAL_FLASH" mask="0x0004" display_name="2: global_seq_trigger_global_flash" range="0x0000 0x0001"><detail>Global Flash</detail></bitfield>
			<bitfield  name="GLOBAL_SEQ_TRIGGER_GLOBAL_SCALE" mask="0x0030" display_name="4-5: global_seq_trigger_global_scale" range="0x0000 0x0003"><detail>Global Scale</detail></bitfield>
			<bitfield  name="GLOBAL_SEQ_TRIGGER_USE_FLASH_START" mask="0x0040" display_name="6: global_seq_trigger_use_flash_start" range="0x0000 0x0001"><detail>When set, the start of the FLASH pulse is determined by global_flash_start.</detail></bitfield>
			<bitfield  name="GLOBAL_SEQ_TRIGGER_FLASH_SYNC" mask="0x0080" display_name="7: global_seq_trigger_flash_sync" range="0x0000 0x0001"><detail>When set, the flash output in global reset bulb mode will start after the falling edge of the global reset trigger signal.</detail></bitfield>
			<bitfield  name="GLOBAL_SEQ_TRIGGER_BULB_TRIG_TMR" mask="0x0400" display_name="10: global_seq_trigger_bulb_trig_tmr" range="0x0000 0x0001"><detail>Bulb Trigger</detail></bitfield>
			<bitfield  name="GLOBAL_SEQ_TRIGGER_BULB_TRIG_SCALE" mask="0xF000" display_name="12-15: global_seq_trigger_bulb_trig_scale" range="0x0000 0x000F"><detail>Bulb Trigger Scale</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3160" addr="0x3160" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x00EC"></reg>
		<reg  name="RESERVED_MFR_3162" addr="0x3162" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0317"></reg>
		<reg  name="RESERVED_MFR_3164" addr="0x3164" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF"></reg>
		<reg  name="RESERVED_MFR_3166" addr="0x3166" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0327"></reg>
		<reg  name="RESERVED_MFR_3168" addr="0x3168" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF"></reg>
		<reg  name="RESERVED_MFR_316A" addr="0x316A" space="MFR" span="2" confidential="Y" mask="0xCF00" display_name="Reserved" range="0x0000 0xCF00" default="0x0200"></reg>
		<reg  name="RESERVED_MFR_316C" addr="0x316C" space="MFR" span="2" confidential="Y" mask="0xCF00" display_name="Reserved" range="0x0000 0xCF00" default="0x0200"></reg>
		<reg  name="RESERVED_MFR_316E" addr="0x316E" space="MFR" span="2" confidential="Y" mask="0xCF00" display_name="Reserved" range="0x0000 0xCF00" default="0x0200"></reg>
		<reg  name="RESERVED_MFR_3170" addr="0x3170" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x236E"></reg>
		<reg  name="ANALOG_CONTROL2" addr="0x3172" space="MFR" span="2" mask="0x771B" display_name="analog_control2" range="0x0000 0x771B" default="0x0201"><detail>ANALOG_CONTROL2</detail>
			<bitfield  name="BITS_0_1" confidential="Y" mask="0x0003" display_name="0-1: Reserved" range="0x0000 0x0003"></bitfield>
			<bitfield  name="BIT_3" confidential="Y" mask="0x0008" display_name="3: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_4" confidential="Y" mask="0x0010" display_name="4: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BITS_8_9" confidential="Y" mask="0x0300" display_name="8-9: Reserved" range="0x0000 0x0003"></bitfield>
			<bitfield  name="BIT_12" confidential="Y" mask="0x1000" display_name="12: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_13" confidential="Y" mask="0x2000" display_name="13: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="ADC_DIFF_DATA_WIDTH" mask="0x4000" display_name="14: adc_diff_data_width" range="0x0000 0x0001"><detail>ADC Data Format:</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3174" addr="0x3174" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3176" addr="0x3176" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1000"></reg>
		<reg  name="ANALOG_CONTROL6" addr="0x317A" space="MFR" span="2" mask="0xFFFF" display_name="analog_control6" range="0x0000 0xFFFF" default="0x416E"><detail>ANALOG_CONTROL6</detail>
			<bitfield  name="CONVERSION_GAIN_OP" mask="0x1000" display_name="12: conversion_gain_op" range="0x0000 0x0001"><detail>enable low conversion gain</detail></bitfield>
			<bitfield  name="BIT_14" confidential="Y" mask="0x4000" display_name="14: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_15" confidential="Y" mask="0x8000" display_name="15: Reserved" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="RESERVED_MFR_317C" addr="0x317C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xE116"></reg>
		<reg  name="RESERVED_MFR_3180" addr="0x3180" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x94D8"></reg>
		<reg  name="RESERVED_MFR_3182" addr="0x3182" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3184" addr="0x3184" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3186" addr="0x3186" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3188" addr="0x3188" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_318A" addr="0x318A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_318C" addr="0x318C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_318E" addr="0x318E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3190" addr="0x3190" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_319A" addr="0x319A" space="MFR" span="2" confidential="Y" mask="0xCF00" display_name="Reserved" range="0x0000 0xCF00"></reg>
		<reg  name="SERIAL_FORMAT" addr="0x31AE" space="MFR" span="2" mask="0x831F" display_name="serial_format" range="0x0000 0x831F" default="0x0204"><detail>SERIAL_FORMAT</detail>
			<bitfield  name="SERIAL__FORMAT_LANES" mask="0x001F" display_name="0-4: serial__format_lanes" range="0x0000 0x001F"><detail>serial data lanes</detail></bitfield>
			<bitfield  name="SERIAL__FORMAT_TYPE" mask="0x0300" display_name="8-9: serial__format_type" range="0x0000 0x0003"><detail>serial interface type 2: MIPI 3:Hispi</detail></bitfield>
			<bitfield  name="SERIAL__FORMAT_LOCK" mask="0x8000" display_name="15: serial__format_lock" range="0x0000 0x0001"><detail>prevent serial format from power definition</detail></bitfield></reg>
		<reg  name="FRAME_PREAMBLE" addr="0x31B0" space="MFR" span="2" mask="0x00FF" display_name="frame_preamble" range="0x0000 0x00FF" default="0x006D"><detail>frame preamble</detail></reg>
		<reg  name="LINE_PREAMBLE" addr="0x31B2" space="MFR" span="2" mask="0x00FF" display_name="line_preamble" range="0x0000 0x00FF" default="0x003B"><detail>line preamble</detail></reg>
		<reg  name="MIPI_TIMING_0" addr="0x31B4" space="MFR" span="2" mask="0xBFFF" display_name="mipi_timing_0" range="0x0000 0xBFFF" default="0x130C"><detail>MIPI_TIMING_0</detail>
			<bitfield  name="M_PRG_HS_TRAIL" mask="0x003F" display_name="0-5: m_prg_hs_trail" range="0x0000 0x003F"><detail>Time, in op_pix_clk periods, to drive flipped differential state after last payload data bit of an HS transmission burst</detail></bitfield>
			<bitfield  name="M_PRG_HS_ZERO" mask="0x0FC0" display_name="6-11: m_prg_hs_zero" range="0x0000 0x003F"><detail>Time, in op_pix_clk periods, to drive HS-0 before the sync sequence</detail></bitfield>
			<bitfield  name="M_PRG_HS_PREPARE" mask="0x3000" display_name="12-13: m_prg_hs_prepare" range="0x0000 0x0003"><detail>Time (in clk cycles) to drive LP-00 prior to entering HS data transmission mode</detail></bitfield>
			<bitfield  name="MIPI_FRAMER_SLAVE" mask="0x8000" display_name="15: mipi_framer_slave" range="0x0000 0x0001"><detail>0 = Framer in Master mode, 1 = Framer in Slave mode</detail></bitfield></reg>
		<reg  name="MIPI_TIMING_1" addr="0x31B6" space="MFR" span="2" mask="0x9FFF" display_name="mipi_timing_1" range="0x0000 0x9FFF" default="0x16CB"><detail>MIPI_TIMING_1</detail>
			<bitfield  name="MC_PRG_HS_TRAIL" mask="0x001F" display_name="0-4: mc_prg_hs_trail" range="0x0000 0x001F"><detail>Time, in op_pix_clk periods, to drive HS differentialstate after last payload clock bit of an HS transmission burst</detail></bitfield>
			<bitfield  name="MC_PRG_HS_ZERO" mask="0x0FE0" display_name="5-11: mc_prg_hs_zero" range="0x0000 0x007F"><detail>Minimum time, in op_pix_clk periods, to drive HS-0 on clock lane prior to starting clock</detail></bitfield>
			<bitfield  name="MC_PRG_HS_PREPARE" mask="0x1000" display_name="12: mc_prg_hs_prepare" range="0x0000 0x0001"><detail>Time, in op_pix_clk periods, to drive LP-00 prior to entering HS data transmission mode</detail></bitfield>
			<bitfield  name="CFG_CPHY_EN" mask="0x8000" display_name="15: cfg_cphy_en" range="0x0000 0x0001"><detail>0 = DPHY, 1 = CPHY</detail></bitfield></reg>
		<reg  name="MIPI_TIMING_2" addr="0x31B8" space="MFR" span="2" mask="0xFFFF" display_name="mipi_timing_2" range="0x0000 0xFFFF" default="0x1251"><detail>MIPI_TIMING_2</detail>
			<bitfield  name="CFG_T_PRE" mask="0x00FF" display_name="0-7: cfg_t_pre" range="0x0000 0x00FF"><detail>Sets the number of byte clock periods that the controller will wait after enabling the clock lane for HS operation before enabling the data lanes for HS operation</detail></bitfield>
			<bitfield  name="CFG_T_POST" mask="0xFF00" display_name="8-15: cfg_t_post" range="0x0000 0x00FF"><detail>Sets the number of byte clock periods to wait before putting the clock lane into LP mode after the data lanes have been detected to be in Stop State</detail></bitfield></reg>
		<reg  name="MIPI_TIMING_3" addr="0x31BA" space="MFR" span="2" mask="0xBFFF" display_name="mipi_timing_3" range="0x0000 0xBFFF" default="0xA008"><detail>MIPI_TIMING_3</detail>
			<bitfield  name="CFG_TX_GAP" mask="0x00FF" display_name="0-7: cfg_tx_gap" range="0x0000 0x00FF"><detail>Sets the number of byte clock periods that the controller will wait after the clock lane has been put into LP mode before enabling the clock lane for HS mode again (Ths-exit).</detail></bitfield>
			<bitfield  name="CFG_TWAKEUP_LOW" mask="0x0700" display_name="8-10: cfg_twakeup_low" range="0x0000 0x0007"><detail>Sets the number of clk_esc clock periods to keep a clock or data in Mark-1 state after exiting ULPS.</detail></bitfield>
			<bitfield  name="TX_RCAL" mask="0x1800" display_name="11-12: tx_rcal" range="0x0000 0x0003"><detail>TX_RCAL</detail></bitfield>
			<bitfield  name="AUTO_PD_EN" mask="0x2000" display_name="13: auto_pd_en" range="0x0000 0x0001"><detail>AUTO_PD_EN</detail></bitfield>
			<bitfield  name="CONT_TX_CLK" mask="0x8000" display_name="15: cont_tx_clk" range="0x0000 0x0001"><detail>Keep MIPI clock active between packets/ Hispi transmitted clock continues to run when Hispi is in the &quot;inactive&quot; operating mode</detail></bitfield></reg>
		<reg  name="MIPI_TIMING_4" addr="0x31BC" space="MFR" span="2" mask="0xFFFF" display_name="mipi_timing_4" range="0x0000 0xFFFF" default="0x4D3D"><detail>MIPI_TIMING_4</detail>
			<bitfield  name="CFG_TWAKEUP_HIGH" mask="0xFFFF" display_name="0-15: cfg_twakeup_high" range="0x0000 0xFFFF"><detail>Sets the number of clk_esc clock periods to keep a clock or data in Mark-1 state after exiting ULPS.</detail></bitfield></reg>
		<reg  name="MIPI_CONFIG" addr="0x31BE" space="MFR" span="2" mask="0xFEFF" display_name="mipi_config" range="0x0000 0xFEFF" default="0x1083"><detail>MIPI_CONFIG</detail>
			<bitfield  name="FRAME_CNT_EN" mask="0x0001" display_name="0: frame_cnt_en" range="0x0000 0x0001"><detail>mipi frame count enable</detail></bitfield>
			<bitfield  name="FRAME_CNT_RESET" mask="0x0002" display_name="1: frame_cnt_reset" range="0x0000 0x0001"><detail>mipi frame count reset</detail></bitfield>
			<bitfield  name="BITS_2_3" confidential="Y" mask="0x000C" display_name="2-3: Reserved" range="0x0000 0x0003"></bitfield>
			<bitfield  name="BITS_4_6" confidential="Y" mask="0x0070" display_name="4-6: Reserved" range="0x0000 0x0007"></bitfield>
			<bitfield  name="BIT_7" confidential="Y" mask="0x0080" display_name="7: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="TEST_MIPI_START_CHECKSUM" mask="0x0200" display_name="9: test_mipi_start_checksum" range="0x0000 0x0001"><detail>start mipi checksum</detail></bitfield>
			<bitfield  name="MIPI_MIRROR_2LANES" mask="0x0400" display_name="10: mipi_mirror_2lanes" range="0x0000 0x0001"><detail>mirror mipi lanes 0,1 to lanes 2,3</detail></bitfield>
			<bitfield  name="BIT_11" confidential="Y" mask="0x0800" display_name="11: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="PHY_INIT_STATE" mask="0x1000" display_name="12: phy_init_state" range="0x0000 0x0001"><detail>Define Phy initial state</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_31C0" addr="0x31C0" space="MFR" span="2" confidential="Y" mask="0xF8FF" display_name="Reserved" range="0x0000 0xF8FF" default="0x8000"></reg>
		<reg  name="RESERVED_MFR_31C2" addr="0x31C2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF"></reg>
		<reg  name="RESERVED_MFR_31C4" addr="0x31C4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xF555"></reg>
		<reg  name="RESERVED_MFR_31C6" addr="0x31C6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_31C8" addr="0x31C8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_31CA" addr="0x31CA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_31CC" addr="0x31CC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_31CE" addr="0x31CE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="MIPI_COMPRESS_8_DATA_TYPE" addr="0x31D0" space="MFR" span="2" mask="0x3F3F" display_name="mipi_compress_8_data_type" range="0x0000 0x3F3F" default="0x3231"><detail>MIPI_COMPRESS_8_DATA_TYPE</detail>
			<bitfield  name="DATA_TYPE_12_8_12" mask="0x003F" display_name="0-5: data_type_12_8_12" range="0x0000 0x003F"><detail>data type for 12_8_12</detail></bitfield>
			<bitfield  name="DATA_TYPE_10_8_10" mask="0x3F00" display_name="8-13: data_type_10_8_10" range="0x0000 0x003F"><detail>data type for 10_8_10</detail></bitfield></reg>
		<reg  name="MIPI_COMPRESS_7_DATA_TYPE" addr="0x31D2" space="MFR" span="2" mask="0x3F3F" display_name="mipi_compress_7_data_type" range="0x0000 0x3F3F" default="0x3534"><detail>MIPI_COMPRESS_7_DATA_TYPE</detail>
			<bitfield  name="DATA_TYPE_12_7_12" mask="0x003F" display_name="0-5: data_type_12_7_12" range="0x0000 0x003F"><detail>data type for 12_7_12</detail></bitfield>
			<bitfield  name="DATA_TYPE_10_7_10" mask="0x3F00" display_name="8-13: data_type_10_7_10" range="0x0000 0x003F"><detail>data type for 10_7_10</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_31D4" addr="0x31D4" space="MFR" span="2" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x3736"></reg>
		<reg  name="MIPI_JPEG_PN9_DATA_TYPE" addr="0x31D6" space="MFR" span="2" mask="0xBFFF" display_name="mipi_jpeg_pn9_data_type" range="0x0000 0xBFFF" default="0x2B6B"><detail>MIPI_JPEG_PN9_DATA_TYPE</detail>
			<bitfield  name="DATA_TYPE_XMIT" mask="0x003F" display_name="0-5: data_type_xmit" range="0x0000 0x003F"><detail>data type transmitted to packet header</detail></bitfield>
			<bitfield  name="VIRTUAL_CHAN" mask="0x00C0" display_name="6-7: virtual_chan" range="0x0000 0x0003"><detail>PDAF Virtual Channel</detail></bitfield>
			<bitfield  name="DATA_TYPE_DUMMY" mask="0x3F00" display_name="8-13: data_type_dummy" range="0x0000 0x003F"><detail>data type for dummy data</detail></bitfield>
			<bitfield  name="BIG_ENDIAN" mask="0x8000" display_name="15: big_endian" range="0x0000 0x0001"><detail>Endianness of PDAF data when transmitted in 16-bit word</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_31DA" addr="0x31DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_31DC" addr="0x31DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_31DE" addr="0x31DE" space="MFR" span="2" confidential="Y" mask="0x03FF" display_name="Reserved" range="0x0000 0x03FF"></reg>
		<reg  name="RESERVED_MFR_31E0" addr="0x31E0" space="MFR" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001"></reg>
		<reg  name="RESERVED_MFR_31E2" addr="0x31E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_31E4" addr="0x31E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="CHAIN_CONTROL" addr="0x31F0" space="MFR" span="2" mask="0x3F00" display_name="chain_control" range="0x0000 0x3F00"><detail>CHAIN_CONTROL</detail>
			<bitfield  name="VD_DEL" mask="0x0F00" display_name="8-11: vd_del" range="0x0000 0x000F"><detail>tap on 16-bit shift register used for delay of internal trigger. Shift register is clocked using EXTCLK.</detail></bitfield>
			<bitfield  name="I2C_PASSIVE" mask="0x1000" display_name="12: i2c_passive" range="0x0000 0x0001"><detail>when set (1) responds Read/Write to I2C device ID and accepts Writes (without ACK) to global ID. This allows for one device to be master(give ACK) and others passive.</detail></bitfield>
			<bitfield  name="I2C_ALIAS" mask="0x2000" display_name="13: i2c_alias" range="0x0000 0x0001"><detail>when set (1) I2C I/F responds to both primary and secondary I2C IDs. When used in multi chip mode these are device and global IDs.</detail></bitfield></reg>
		<reg  name="I2C_IDS" addr="0x31FC" space="MFR" span="2" mask="0xFFFF" display_name="i2c_ids" range="0x0000 0xFFFF" default="0x6E6C"><detail>Two-wire serial interface (I2C) addresses.</detail></reg>
		<reg  name="CUSTOMER_REV" addr="0x31FE" space="MFR" span="2" mask="0xFFFF" display_name="customer_rev" range="0x0000 0xFFFF" rw="RO"><detail>Customer revision</detail></reg>
		<reg  name="RESERVED_MFR_3206" addr="0x3206" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3208" addr="0x3208" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_320A" addr="0x320A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_320C" addr="0x320C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_320E" addr="0x320E" space="MFR" span="2" confidential="Y" mask="0x03FF" display_name="Reserved" range="0x0000 0x03FF"></reg>
		<reg  name="RESERVED_MFR_3210" addr="0x3210" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3212" addr="0x3212" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3214" addr="0x3214" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3216" addr="0x3216" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3218" addr="0x3218" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_321A" addr="0x321A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_321C" addr="0x321C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_321E" addr="0x321E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="PDAF_CONTROL" addr="0x3220" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_control" range="0x0000 0xFFFF" default="0x8000"><detail>PDAF_CONTROL</detail>
			<bitfield  name="PDAF_EN" mask="0x0001" display_name="0: pdaf_en" range="0x0000 0x0001"><detail>enable pdaf module 0: disable 1: enable. When this bit disabled, all pdaf module functions are disabled.</detail></bitfield>
			<bitfield  name="PDAF_SC_EN" mask="0x0002" display_name="1: pdaf_sc_en" range="0x0000 0x0001"><detail>enable spatial correction on visual path. 0: disable. 1: enable</detail></bitfield>
			<bitfield  name="PDAF_SC_PDAF_EN" mask="0x0004" display_name="2: pdaf_sc_pdaf_en" range="0x0000 0x0001"><detail>enable spatial correction on focus path. 0: disabale. 1: enable</detail></bitfield>
			<bitfield  name="PDAF_SC_PDAF_SH" mask="0x0018" display_name="3-4: pdaf_sc_pdaf_sh" range="0x0000 0x0003"><detail>right-shift spatial correction amount1-bit on focus path. 0: no-shift. 1: right-shift 1-bit 11: left-shift 1-bit. 10: left-shift 2-bit</detail></bitfield>
			<bitfield  name="PDAF_BIN_SIZE" mask="0x0060" display_name="5-6: pdaf_bin_size" range="0x0000 0x0003"><detail>enable x-bin on focus data. Bin_factor = 2 ^ bin_size</detail></bitfield>
			<bitfield  name="PDAF_DC_EN" mask="0x0080" display_name="7: pdaf_dc_en" range="0x0000 0x0001"><detail>enable 1ddc on focus data. 0: disable. 1: enable</detail></bitfield>
			<bitfield  name="PDAF_SC_TAG_EXT" mask="0x0100" display_name="8: pdaf_sc_tag_ext" range="0x0000 0x0001"><detail>enable pdaf border pixel tagging</detail></bitfield>
			<bitfield  name="PDAF_DEN_W" mask="0x0E00" display_name="9-11: pdaf_den_w" range="0x0000 0x0007"><detail>3-tap denoise weight on focus data. 0: turn off denoise</detail></bitfield>
			<bitfield  name="PDAF_PE_EN" mask="0x1000" display_name="12: pdaf_pe_en" range="0x0000 0x0001"><detail>enable pdaf programmable engine on focus data. 0: disable 1: enable</detail></bitfield>
			<bitfield  name="PDAF_SKIP_EN" mask="0x2000" display_name="13: pdaf_skip_en" range="0x0000 0x0001" rw="RO"><detail>enable pdaf skip 0: disable 1: enable</detail></bitfield>
			<bitfield  name="PDAF_RANDOM_DUMMY" mask="0x4000" display_name="14: pdaf_random_dummy" range="0x0000 0x0001" rw="RO"><detail>enable pdaf_random_dummy</detail></bitfield>
			<bitfield  name="PDAF_TEST_EN" mask="0x8000" display_name="15: pdaf_test_en" range="0x0000 0x0001"><detail>enable pdaf test. 0: disable 1: enable. When set, extend pdaf row output columns to the same length as visual path by padding 0s to the end of valid pdaf data</detail></bitfield></reg>
		<reg  name="PDAF_ROW_CONTROL" addr="0x3222" space="MFR" span="2" mask="0xE3FF" display_name="pdaf_row_control" range="0x0000 0xE3FF" default="0xE060"><detail>PDAF_ROW_CONTROL</detail>
			<bitfield  name="PDAF_PAT_YD" mask="0x03FF" display_name="0-9: pdaf_pat_yd" range="0x0000 0x03FF"><detail>number of rows between two adjacent pdaf rows</detail></bitfield>
			<bitfield  name="PDAF_BIN_OP" mask="0x6000" display_name="13-14: pdaf_bin_op" range="0x0000 0x0003"><detail>pdaf analog row binning option. 00: no pdaf rows in pixel array. 01: output un-binned pdaf row data. 10: output un-binned normal row data. 11: output binned pdaf/normal row data.</detail></bitfield>
			<bitfield  name="PDAF_PAT_EN" mask="0x8000" display_name="15: pdaf_pat_en" range="0x0000 0x0001"><detail>enable pdaf row pattern. 0: disable. 1: enable</detail></bitfield></reg>
		<reg  name="PDAF_PAT_CONTROL" addr="0x3224" space="MFR" span="2" mask="0x0073" display_name="pdaf_pat_control" range="0x0000 0x0073"><detail>PDAF_PAT_CONTROL</detail>
			<bitfield  name="PDAF_PAT_DASH" mask="0x0003" display_name="0-1: pdaf_pat_dash" range="0x0000 0x0003"><detail>dash-line pattern. 0: full pdaf line. 1: dashed 2-1 pdaf line. 2: dashed 2-2 pdaf line</detail></bitfield>
			<bitfield  name="PDAF_PAT_SKIP" mask="0x0070" display_name="4-6: pdaf_pat_skip" range="0x0000 0x0007"><detail>skip pdaf line from extraction</detail></bitfield></reg>
		<reg  name="PDAF_ROW_START" addr="0x3226" space="MFR" span="2" mask="0x0FFF" display_name="pdaf_row_start" range="0x0000 0x0FFF" default="0x00E0"><detail>the first pdaf row address within y_addr_start/y_addr_end window</detail></reg>
		<reg  name="PDAF_ROW_END" addr="0x3228" space="MFR" span="2" mask="0x0FFF" display_name="pdaf_row_end" range="0x0000 0x0FFF" default="0x0CE0"><detail>the last pdaf row address within y_addr_start/y_addr_end window</detail></reg>
		<reg  name="PDAF_COL_START" addr="0x322A" space="MFR" span="2" mask="0x1FFF" display_name="pdaf_col_start" range="0x0000 0x1FFF" default="0x00C8"><detail>the first pdaf column address</detail></reg>
		<reg  name="PDAF_COL_END" addr="0x322C" space="MFR" span="2" mask="0x1FFF" display_name="pdaf_col_end" range="0x0000 0x1FFF" default="0x115F"><detail>the last pdaf column address</detail></reg>
		<reg  name="PDAF_PEDESTAL" addr="0x322E" space="MFR" span="2" mask="0x0FFF" display_name="pdaf_pedestal" range="0x0000 0x0FFF" default="0x00A8"><detail>focus path data pedestal after spatial correction</detail></reg>
		<reg  name="PDAF_SAT_TH" addr="0x3230" space="MFR" span="2" mask="0x7FFF" display_name="pdaf_sat_th" range="0x0000 0x7FFF" default="0x3FFE"><detail>focus path saturation threshold</detail></reg>
		<reg  name="PDAF_SC_ORIGIN_Y" addr="0x3232" space="MFR" span="2" mask="0x0FFF" display_name="pdaf_sc_origin_y" range="0x0000 0x0FFF"><detail>spatial correction image center x coordinate</detail></reg>
		<reg  name="PDAF_SC_ORIGIN_X" addr="0x3234" space="MFR" span="2" mask="0x1FFF" display_name="pdaf_sc_origin_x" range="0x0000 0x1FFF"><detail>spatial correction image center y coordinate</detail></reg>
		<reg  name="PDAF_SC_F_SH_0" addr="0x3236" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_0" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_0</detail>
			<bitfield  name="PDAF_SC_F_0" mask="0x0FFF" display_name="0-11: pdaf_sc_f_0" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 0</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_0" mask="0xF000" display_name="12-15: pdaf_sc_sh_0" range="0x0000 0x000F"><detail>spatial correction shift for channel 0</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_1" addr="0x3238" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_1" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_1</detail>
			<bitfield  name="PDAF_SC_F_1" mask="0x0FFF" display_name="0-11: pdaf_sc_f_1" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 1</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_1" mask="0xF000" display_name="12-15: pdaf_sc_sh_1" range="0x0000 0x000F"><detail>spatial correction shift for channel 1</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_2" addr="0x323A" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_2" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_2</detail>
			<bitfield  name="PDAF_SC_F_2" mask="0x0FFF" display_name="0-11: pdaf_sc_f_2" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 2</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_2" mask="0xF000" display_name="12-15: pdaf_sc_sh_2" range="0x0000 0x000F"><detail>spatial correction shift for channel 2</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_3" addr="0x323C" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_3" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_3</detail>
			<bitfield  name="PDAF_SC_F_3" mask="0x0FFF" display_name="0-11: pdaf_sc_f_3" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 3</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_3" mask="0xF000" display_name="12-15: pdaf_sc_sh_3" range="0x0000 0x000F"><detail>spatial correction shift for channel 3</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_4" addr="0x323E" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_4" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_4</detail>
			<bitfield  name="PDAF_SC_F_4" mask="0x0FFF" display_name="0-11: pdaf_sc_f_4" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 4</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_4" mask="0xF000" display_name="12-15: pdaf_sc_sh_4" range="0x0000 0x000F"><detail>spatial correction shift for channel 4</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_5" addr="0x3240" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_5" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_5</detail>
			<bitfield  name="PDAF_SC_F_5" mask="0x0FFF" display_name="0-11: pdaf_sc_f_5" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 5</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_5" mask="0xF000" display_name="12-15: pdaf_sc_sh_5" range="0x0000 0x000F"><detail>spatial correction shift for channel 5</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_6" addr="0x3242" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_6" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_6</detail>
			<bitfield  name="PDAF_SC_F_6" mask="0x0FFF" display_name="0-11: pdaf_sc_f_6" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 6</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_6" mask="0xF000" display_name="12-15: pdaf_sc_sh_6" range="0x0000 0x000F"><detail>spatial correction shift for channel 6</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_7" addr="0x3244" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_7" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_7</detail>
			<bitfield  name="PDAF_SC_F_7" mask="0x0FFF" display_name="0-11: pdaf_sc_f_7" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 7</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_7" mask="0xF000" display_name="12-15: pdaf_sc_sh_7" range="0x0000 0x000F"><detail>spatial correction shift for channel 7</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_8" addr="0x3246" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_8" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_8</detail>
			<bitfield  name="PDAF_SC_F_8" mask="0x0FFF" display_name="0-11: pdaf_sc_f_8" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 8</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_8" mask="0xF000" display_name="12-15: pdaf_sc_sh_8" range="0x0000 0x000F"><detail>spatial correction shift for channel 8</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_9" addr="0x3248" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_9" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_9</detail>
			<bitfield  name="PDAF_SC_F_9" mask="0x0FFF" display_name="0-11: pdaf_sc_f_9" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 9</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_9" mask="0xF000" display_name="12-15: pdaf_sc_sh_9" range="0x0000 0x000F"><detail>spatial correction shift for channel 9</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_10" addr="0x324A" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_10" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_10</detail>
			<bitfield  name="PDAF_SC_F_10" mask="0x0FFF" display_name="0-11: pdaf_sc_f_10" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 10</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_10" mask="0xF000" display_name="12-15: pdaf_sc_sh_10" range="0x0000 0x000F"><detail>spatial correction shift for channel 10</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_11" addr="0x324C" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_11" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_11</detail>
			<bitfield  name="PDAF_SC_F_11" mask="0x0FFF" display_name="0-11: pdaf_sc_f_11" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 11</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_11" mask="0xF000" display_name="12-15: pdaf_sc_sh_11" range="0x0000 0x000F"><detail>spatial correction shift for channel 11</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_12" addr="0x324E" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_12" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_12</detail>
			<bitfield  name="PDAF_SC_F_12" mask="0x0FFF" display_name="0-11: pdaf_sc_f_12" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 12</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_12" mask="0xF000" display_name="12-15: pdaf_sc_sh_12" range="0x0000 0x000F"><detail>spatial correction shift for channel 12</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_13" addr="0x3250" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_13" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_13</detail>
			<bitfield  name="PDAF_SC_F_13" mask="0x0FFF" display_name="0-11: pdaf_sc_f_13" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 13</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_13" mask="0xF000" display_name="12-15: pdaf_sc_sh_13" range="0x0000 0x000F"><detail>spatial correction shift for channel 13</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_14" addr="0x3252" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_14" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_14</detail>
			<bitfield  name="PDAF_SC_F_14" mask="0x0FFF" display_name="0-11: pdaf_sc_f_14" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 14</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_14" mask="0xF000" display_name="12-15: pdaf_sc_sh_14" range="0x0000 0x000F"><detail>spatial correction shift for channel 14</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_15" addr="0x3254" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_15" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_15</detail>
			<bitfield  name="PDAF_SC_F_15" mask="0x0FFF" display_name="0-11: pdaf_sc_f_15" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 15</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_15" mask="0xF000" display_name="12-15: pdaf_sc_sh_15" range="0x0000 0x000F"><detail>spatial correction shift for channel 15</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_16" addr="0x3256" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_16" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_16</detail>
			<bitfield  name="PDAF_SC_F_16" mask="0x0FFF" display_name="0-11: pdaf_sc_f_16" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 16</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_16" mask="0xF000" display_name="12-15: pdaf_sc_sh_16" range="0x0000 0x000F"><detail>spatial correction shift for channel 16</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_17" addr="0x3258" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_17" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_17</detail>
			<bitfield  name="PDAF_SC_F_17" mask="0x0FFF" display_name="0-11: pdaf_sc_f_17" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 17</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_17" mask="0xF000" display_name="12-15: pdaf_sc_sh_17" range="0x0000 0x000F"><detail>spatial correction shift for channel 17</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_18" addr="0x325A" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_18" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_18</detail>
			<bitfield  name="PDAF_SC_F_18" mask="0x0FFF" display_name="0-11: pdaf_sc_f_18" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 18</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_18" mask="0xF000" display_name="12-15: pdaf_sc_sh_18" range="0x0000 0x000F"><detail>spatial correction shift for channel 18</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_19" addr="0x325C" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_19" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_19</detail>
			<bitfield  name="PDAF_SC_F_19" mask="0x0FFF" display_name="0-11: pdaf_sc_f_19" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 19</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_19" mask="0xF000" display_name="12-15: pdaf_sc_sh_19" range="0x0000 0x000F"><detail>spatial correction shift for channel 19</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_20" addr="0x325E" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_20" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_20</detail>
			<bitfield  name="PDAF_SC_F_20" mask="0x0FFF" display_name="0-11: pdaf_sc_f_20" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 20</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_20" mask="0xF000" display_name="12-15: pdaf_sc_sh_20" range="0x0000 0x000F"><detail>spatial correction shift for channel 20</detail></bitfield></reg>
		<reg  name="PDAF_SC_F_SH_21" addr="0x3260" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_f_sh_21" range="0x0000 0xFFFF"><detail>PDAF_SC_F_SH_21</detail>
			<bitfield  name="PDAF_SC_F_21" mask="0x0FFF" display_name="0-11: pdaf_sc_f_21" range="0x0000 0x0FFF"><detail>spatial correction mantissa for channel 21</detail></bitfield>
			<bitfield  name="PDAF_SC_SH_21" mask="0xF000" display_name="12-15: pdaf_sc_sh_21" range="0x0000 0x000F"><detail>spatial correction shift for channel 21</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_0" addr="0x3262" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_0" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_0</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_0" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_0" range="0x0080 0x007F" datatype="fixed7"><detail>spatial correction slope from center to right for channel 0</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_0" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_0" range="0x0080 0x007F" datatype="fixed7"><detail>spatial correction slope from center to left for channel 0</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_1" addr="0x3264" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_1" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_1</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_1" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_1" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 1</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_1" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_1" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 1</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_2" addr="0x3266" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_2" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_2</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_2" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_2" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 2</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_2" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_2" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 2</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_3" addr="0x3268" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_3" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_3</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_3" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_3" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 3</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_3" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_3" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 3</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_4" addr="0x326A" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_4" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_4</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_4" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_4" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 4</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_4" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_4" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 4</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_5" addr="0x326C" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_5" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_5</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_5" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_5" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 5</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_5" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_5" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 5</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_6" addr="0x326E" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_6" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_6</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_6" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_6" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 6</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_6" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_6" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 6</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_7" addr="0x3270" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_7" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_7</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_7" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_7" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 7</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_7" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_7" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 7</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_8" addr="0x3272" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_8" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_8</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_8" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_8" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 8</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_8" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_8" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 8</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_9" addr="0x3274" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_9" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_9</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_9" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_9" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 9</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_9" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_9" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 9</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_10" addr="0x3276" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_10" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_10</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_10" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_10" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 10</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_10" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_10" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 10</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_11" addr="0x3278" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_11" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_11</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_11" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_11" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 11</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_11" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_11" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 11</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_12" addr="0x327A" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_12" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_12</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_12" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_12" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 12</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_12" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_12" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 12</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_13" addr="0x327C" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_13" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_13</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_13" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_13" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 13</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_13" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_13" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 13</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_14" addr="0x327E" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_14" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_14</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_14" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_14" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 14</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_14" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_14" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 14</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_15" addr="0x3280" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_15" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_15</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_15" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_15" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 15</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_15" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_15" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 15</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_16" addr="0x3282" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_16" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_16</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_16" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_16" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 16</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_16" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_16" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 16</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_17" addr="0x3284" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_17" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_17</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_17" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_17" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 17</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_17" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_17" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 17</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_18" addr="0x3286" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_18" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_18</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_18" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_18" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 18</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_18" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_18" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 18</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_19" addr="0x3288" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_19" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_19</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_19" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_19" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 19</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_19" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_19" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 19</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_20" addr="0x328A" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_20" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_20</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_20" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_20" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 20</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_20" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_20" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 20</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_X_21" addr="0x328C" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_x_21" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_X_21</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_RIGHT_21" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_right_21" range="0x0000 0x00FF"><detail>spatial correction slope from center to right for channel 21</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_LEFT_21" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_left_21" range="0x0000 0x00FF"><detail>spatial correction slope from center to left for channel 21</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_0" addr="0x328E" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_0" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_0</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_0" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_0" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 0</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_0" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_0" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 0</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_1" addr="0x3290" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_1" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_1</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_1" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_1" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 1</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_1" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_1" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 1</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_2" addr="0x3292" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_2" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_2</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_2" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_2" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 2</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_2" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_2" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 2</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_3" addr="0x3294" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_3" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_3</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_3" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_3" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 3</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_3" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_3" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 3</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_4" addr="0x3296" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_4" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_4</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_4" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_4" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 4</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_4" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_4" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 4</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_5" addr="0x3298" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_5" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_5</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_5" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_5" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 5</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_5" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_5" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 5</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_6" addr="0x329A" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_6" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_6</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_6" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_6" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 6</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_6" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_6" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 6</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_7" addr="0x329C" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_7" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_7</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_7" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_7" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 7</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_7" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_7" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 7</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_8" addr="0x329E" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_8" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_8</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_8" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_8" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 8</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_8" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_8" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 8</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_9" addr="0x32A0" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_9" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_9</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_9" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_9" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 9</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_9" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_9" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 9</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_10" addr="0x32A2" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_10" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_10</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_10" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_10" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 10</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_10" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_10" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 10</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_11" addr="0x32A4" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_11" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_11</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_11" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_11" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 11</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_11" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_11" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 11</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_12" addr="0x32A6" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_12" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_12</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_12" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_12" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 12</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_12" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_12" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 12</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_13" addr="0x32A8" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_13" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_13</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_13" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_13" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 13</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_13" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_13" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 13</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_14" addr="0x32AA" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_14" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_14</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_14" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_14" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 14</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_14" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_14" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 14</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_15" addr="0x32AC" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_15" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_15</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_15" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_15" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 15</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_15" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_15" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 15</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_16" addr="0x32AE" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_16" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_16</detail>
			<bitfield  name="PDAF_SC_SLOPE_X_UP_16" mask="0x00FF" display_name="0-7: pdaf_sc_slope_x_up_16" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 16</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_X_DOWN_16" mask="0xFF00" display_name="8-15: pdaf_sc_slope_x_down_16" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 16</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_17" addr="0x32B0" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_17" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_17</detail>
			<bitfield  name="PDAF_SC_SLOPE_Y_UP_17" mask="0x00FF" display_name="0-7: pdaf_sc_slope_y_up_17" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 17</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_Y_DOWN_17" mask="0xFF00" display_name="8-15: pdaf_sc_slope_y_down_17" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 17</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_18" addr="0x32B2" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_18" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_18</detail>
			<bitfield  name="PDAF_SC_SLOPE_Y_UP_18" mask="0x00FF" display_name="0-7: pdaf_sc_slope_y_up_18" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 18</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_Y_DOWN_18" mask="0xFF00" display_name="8-15: pdaf_sc_slope_y_down_18" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 18</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_19" addr="0x32B4" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_19" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_19</detail>
			<bitfield  name="PDAF_SC_SLOPE_Y_UP_19" mask="0x00FF" display_name="0-7: pdaf_sc_slope_y_up_19" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 19</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_Y_DOWN_19" mask="0xFF00" display_name="8-15: pdaf_sc_slope_y_down_19" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 19</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_20" addr="0x32B6" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_20" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_20</detail>
			<bitfield  name="PDAF_SC_SLOPE_Y_UP_20" mask="0x00FF" display_name="0-7: pdaf_sc_slope_y_up_20" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 20</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_Y_DOWN_20" mask="0xFF00" display_name="8-15: pdaf_sc_slope_y_down_20" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 20</detail></bitfield></reg>
		<reg  name="PDAF_SC_SLOPE_Y_21" addr="0x32B8" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_slope_y_21" range="0x0000 0xFFFF"><detail>PDAF_SC_SLOPE_Y_21</detail>
			<bitfield  name="PDAF_SC_SLOPE_Y_UP_21" mask="0x00FF" display_name="0-7: pdaf_sc_slope_y_up_21" range="0x0000 0x00FF"><detail>spatial correction slope from center upwards 21</detail></bitfield>
			<bitfield  name="PDAF_SC_SLOPE_Y_DOWN_21" mask="0xFF00" display_name="8-15: pdaf_sc_slope_y_down_21" range="0x0000 0x00FF"><detail>spatial correction slope from center downwards 21</detail></bitfield></reg>
		<reg  name="PDAF_SC_VISUAL_TAG" addr="0x32BA" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_sc_visual_tag" range="0x0000 0xFFFF" default="0x0404"><detail>PDAF_SC_VISUAL_TAG</detail></reg>
		<reg  name="RESERVED_MFR_32BC" addr="0x32BC" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_MFR_32BE" addr="0x32BE" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF"></reg>
		<reg  name="RESERVED_MFR_32C0" addr="0x32C0" space="MFR" span="2" confidential="Y" mask="0x001F" display_name="Reserved" range="0x0000 0x001F"></reg>
		<reg  name="PDAF_DMA_START_0" addr="0x32C2" space="MFR" span="2" mask="0x1FFF" display_name="pdaf_dma_start_0" range="0x0000 0x1FFF"><detail>index of pdaf memory start address</detail></reg>
		<reg  name="PDAF_DMA_SIZE_0" addr="0x32C4" space="MFR" span="2" mask="0x1FFF" display_name="pdaf_dma_size_0" range="0x0000 0x1FFF"><detail>number of pdaf data being sent out</detail></reg>
		<reg  name="PDAF_DMA_START_1" addr="0x32C6" space="MFR" span="2" mask="0x1FFF" display_name="pdaf_dma_start_1" range="0x0000 0x1FFF"><detail>index of pdaf memory start address</detail></reg>
		<reg  name="PDAF_DMA_SIZE_1" addr="0x32C8" space="MFR" span="2" mask="0x1FFF" display_name="pdaf_dma_size_1" range="0x0000 0x1FFF"><detail>number of pdaf data being sent out</detail></reg>
		<reg  name="PDAF_DMA_Y" addr="0x32CA" space="MFR" span="2" mask="0x7F7F" display_name="pdaf_dma_y" range="0x0000 0x7F7F"><detail>PDAF_DMA_Y</detail>
			<bitfield  name="PDAF_DMA_Y0" mask="0x007F" display_name="0-6: pdaf_dma_y0" range="0x0000 0x007F"><detail>index to the first pdaf row being sent out</detail></bitfield>
			<bitfield  name="PDAF_DMA_NY" mask="0x7F00" display_name="8-14: pdaf_dma_ny" range="0x0000 0x007F"><detail>number of pdaf rows being sent out</detail></bitfield></reg>
		<reg  name="PE_PARAM_ADDR" addr="0x32D0" space="MFR" span="2" mask="0xFFFF" display_name="pe_param_addr" range="0x0000 0xFFFF"><detail>pdaf PE parameter address</detail></reg>
		<reg  name="PE_PARAM_VALUE" addr="0x32D4" space="MFR" span="2" mask="0xFFFF" display_name="pe_param_value" range="0x0000 0xFFFF"><detail>pdaf PE parameter value</detail></reg>
		<reg  name="PDAF_DMA_PACKET_SIZE" addr="0x32D6" space="MFR" span="2" mask="0x1FFF" display_name="pdaf_dma_packet_size" range="0x0000 0x1FFF"><detail>pdaf dma packet size</detail></reg>
		<reg  name="RESERVED_MFR_32D8" addr="0x32D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4000"></reg>
		<reg  name="RESERVED_MFR_32DA" addr="0x32DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_32DC" addr="0x32DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="PDAF_DMA_DUMMY_VALUE" addr="0x32DE" space="MFR" span="2" mask="0xFFFF" display_name="pdaf_dma_dummy_value" range="0x0000 0xFFFF"><detail>pdaf dma packet size</detail></reg>
		<reg  name="RESERVED_MFR_32E0" addr="0x32E0" space="MFR" span="2" confidential="Y" mask="0x0007" display_name="Reserved" range="0x0000 0x0007"></reg>
		<reg  name="RESERVED_MFR_32E2" addr="0x32E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_32E4" addr="0x32E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_32E6" addr="0x32E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="PDAF_BORDER_START" addr="0x32E8" space="MFR" span="2" mask="0x1FFE" display_name="pdaf_border_start" range="0x0000 0x1FFE" default="0x00C8"><detail>pdaf_border_start</detail></reg>
		<reg  name="PDAF_BORDER_END" addr="0x32EA" space="MFR" span="2" mask="0x1FFF" display_name="pdaf_border_end" range="0x0000 0x1FFF" default="0x115F"><detail>pdaf_border_end</detail></reg>
		<reg  name="PDAF_BORDER_GAIN_G" addr="0x32EC" space="MFR" span="2" mask="0x0FFF" display_name="pdaf_border_gain_g" range="0x0000 0x0FFF" default="0x0400" datatype="ufixed10"><detail>pdaf_border_gain_g</detail></reg>
		<reg  name="PDAF_BORDER_GAIN_R" addr="0x32EE" space="MFR" span="2" mask="0x0FFF" display_name="pdaf_border_gain_r" range="0x0000 0x0FFF" default="0x0400" datatype="ufixed10"><detail>pdaf_border_gain_r</detail></reg>
		<reg  name="GAIN_3D_RED" addr="0x3300" space="MFR" span="2" mask="0x07FF" display_name="gain_3d_red" range="0x0000 0x07FF" default="0x0400"><detail>GAIN_3D_RED</detail>
			<bitfield  name="GAIN_MWB_RED" mask="0x07FF" display_name="0-10: gain_mwb_red" range="0x0000 0x07FF"><detail>mwb gain for red</detail></bitfield></reg>
		<reg  name="GAIN_3D_GREENR" addr="0x3302" space="MFR" span="2" mask="0x07FF" display_name="gain_3d_greenr" range="0x0000 0x07FF" default="0x0400"><detail>GAIN_3D_GREENR</detail>
			<bitfield  name="GAIN_MWB_GR" mask="0x07FF" display_name="0-10: gain_mwb_gr" range="0x0000 0x07FF"><detail>mwb gain for GreenR</detail></bitfield></reg>
		<reg  name="GAIN_3D_GREENB" addr="0x3304" space="MFR" span="2" mask="0x07FF" display_name="gain_3d_greenb" range="0x0000 0x07FF" default="0x0400"><detail>GAIN_3D_GREENB</detail>
			<bitfield  name="GAIN_MWB_GB" mask="0x07FF" display_name="0-10: gain_mwb_gb" range="0x0000 0x07FF"><detail>mwb gain for GreenB</detail></bitfield></reg>
		<reg  name="GAIN_3D_BLUE" addr="0x3306" space="MFR" span="2" mask="0x07FF" display_name="gain_3d_blue" range="0x0000 0x07FF" default="0x0400"><detail>GAIN_3D_BLUE</detail>
			<bitfield  name="GAIN_MWB_BLUE" mask="0x07FF" display_name="0-10: gain_mwb_blue" range="0x0000 0x07FF"><detail>mwb gain for blue</detail></bitfield></reg>
		<reg  name="READ_MODE2" addr="0x3332" space="MFR" span="2" mask="0x880F" display_name="read_mode2" range="0x0000 0x880F"><detail>READ_MODE2</detail>
			<bitfield  name="BIT_0" confidential="Y" mask="0x0001" display_name="0: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BITS_2_3" confidential="Y" mask="0x000C" display_name="2-3: Reserved" range="0x0000 0x0003"></bitfield>
			<bitfield  name="BIT_11" confidential="Y" mask="0x0800" display_name="11: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="DIG_BIN2" mask="0x8000" display_name="15: dig_bin2" range="0x0000 0x0001"><detail>set to 1 to enable digital binning before data processing block to save power</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3334" addr="0x3334" space="MFR" span="2" confidential="Y" mask="0x0A9C" display_name="Reserved" range="0x0000 0x0A9C"></reg>
		<reg  name="RESERVED_MFR_3336" addr="0x3336" space="MFR" span="2" confidential="Y" mask="0x0E89" display_name="Reserved" range="0x0000 0x0E89" default="0x0E89"></reg>
		<reg  name="RESERVED_MFR_3338" addr="0x3338" space="MFR" span="2" confidential="Y" mask="0x00E5" display_name="Reserved" range="0x0000 0x00E5"></reg>
		<reg  name="RESERVED_MFR_333A" addr="0x333A" space="MFR" span="2" confidential="Y" mask="0x00E7" display_name="Reserved" range="0x0000 0x00E7" default="0x00E7"></reg>
		<reg  name="RESERVED_MFR_333C" addr="0x333C" space="MFR" span="2" confidential="Y" mask="0x0018" display_name="Reserved" range="0x0000 0x0018"></reg>
		<reg  name="RESERVED_MFR_333E" addr="0x333E" space="MFR" span="2" confidential="Y" mask="0x0011" display_name="Reserved" range="0x0000 0x0011" default="0x0011"></reg>
		<reg  name="LP_CTX_CTRL" addr="0x3340" space="MFR" span="2" mask="0x0001" display_name="lp_ctx_ctrl" range="0x0000 0x0001"><detail>LP_CTX_CTRL</detail>
			<bitfield  name="LOW_POWER_CTX" mask="0x0001" display_name="0: low_power_ctx" range="0x0000 0x0001"><detail>low power control. When set, chip goes to standby mode after sending 1 frame and goes to streaming mode after low_power_cnt * EXTCLK time.</detail></bitfield></reg>
		<reg  name="LP_CTX_CNTH" addr="0x3342" space="MFR" span="2" mask="0xFFFF" display_name="lp_ctx_cnth" range="0x0000 0xFFFF"><detail>LP_CTX_CNTH</detail>
			<bitfield  name="LOW_POWER_CNTH" mask="0xFFFF" display_name="0-15: low_power_cnth" range="0x0000 0xFFFF"><detail>High-byte of the count. When low_power_ctx bit is enabled, the chip goes to standby mode after sending 1frame and goes to streaming mode after low_power_cnt * EXTCLK time.</detail></bitfield></reg>
		<reg  name="LP_CTX_CNTL" addr="0x3344" space="MFR" span="2" mask="0xFFFF" display_name="lp_ctx_cntl" range="0x0000 0xFFFF"><detail>LP_CTX_CNTL</detail>
			<bitfield  name="LOW_POWER_CNTL" mask="0xFFFF" display_name="0-15: low_power_cntl" range="0x0000 0xFFFF"><detail>Low-byte of the count. When low_power_ctx bit is enabled, the chip goes to standby mode after sending 1frame and goes to streaming mode after low_power_cnt * EXTCLK time.</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3350" addr="0x3350" space="MFR" span="2" confidential="Y" mask="0xF03F" display_name="Reserved" range="0x0000 0xF03F" default="0x7000"></reg>
		<reg  name="RESERVED_MFR_3352" addr="0x3352" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3354" addr="0x3354" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3356" addr="0x3356" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3358" addr="0x3358" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_335A" addr="0x335A" space="MFR" span="2" confidential="Y" mask="0x87FF" display_name="Reserved" range="0x0000 0x87FF"></reg>
		<reg  name="RESERVED_MFR_335C" addr="0x335C" space="MFR" span="2" confidential="Y" mask="0x07FF" display_name="Reserved" range="0x0000 0x00FF"></reg>
		<reg  name="MIPI_T_INIT_LSB" addr="0x335E" space="MFR" span="2" mask="0xFFFF" display_name="mipi_t_init_lsb" range="0x0000 0xFFFF" default="0x38A9"><detail>mipi t_init [15:0]</detail></reg>
		<reg  name="MIPI_T_INIT_MSB" addr="0x3360" space="MFR" span="2" mask="0x0007" display_name="mipi_t_init_msb" range="0x0000 0x0007"><detail>mipi t_init [18:16]</detail></reg>
		<reg  name="PHY_PLL_DELAY" addr="0x3362" space="MFR" span="2" mask="0x3FFF" display_name="phy_pll_delay" range="0x0000 0x3FFF" default="0x2060"><detail>phy delay counter</detail></reg>
		<reg  name="P_GR_P0Q0" addr="0x3600" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p0q0" range="0x0000 0xFFFF"><detail>P0 coefficient for Q0 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P0Q1" addr="0x3602" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p0q1" range="0x0000 0xFFFF"><detail>P0 coefficient for Q1 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P0Q2" addr="0x3604" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p0q2" range="0x0000 0xFFFF"><detail>P0 coefficient for Q2 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P0Q3" addr="0x3606" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p0q3" range="0x0000 0xFFFF"><detail>P0 coefficient for Q3 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P0Q4" addr="0x3608" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p0q4" range="0x0000 0xFFFF"><detail>P0 coefficient for Q4 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_RD_P0Q0" addr="0x360A" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p0q0" range="0x0000 0xFFFF"><detail>P0 coefficient for Q0 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P0Q1" addr="0x360C" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p0q1" range="0x0000 0xFFFF"><detail>P0 coefficient for Q1 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P0Q2" addr="0x360E" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p0q2" range="0x0000 0xFFFF"><detail>P0 coefficient for Q2 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P0Q3" addr="0x3610" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p0q3" range="0x0000 0xFFFF"><detail>P0 coefficient for Q3 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P0Q4" addr="0x3612" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p0q4" range="0x0000 0xFFFF"><detail>P0 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_BL_P0Q0" addr="0x3614" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p0q0" range="0x0000 0xFFFF"><detail>P0 coefficient for Q0 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P0Q1" addr="0x3616" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p0q1" range="0x0000 0xFFFF"><detail>P0 coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P0Q2" addr="0x3618" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p0q2" range="0x0000 0xFFFF"><detail>P0 coefficient for Q2 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P0Q3" addr="0x361A" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p0q3" range="0x0000 0xFFFF"><detail>P0 coefficient for Q3 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P0Q4" addr="0x361C" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p0q4" range="0x0000 0xFFFF"><detail>P0 coefficient for Q4 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_GB_P0Q0" addr="0x361E" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p0q0" range="0x0000 0xFFFF"><detail>P0 coefficient for Q0 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P0Q1" addr="0x3620" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p0q1" range="0x0000 0xFFFF"><detail>P0 coefficient for Q1 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P0Q2" addr="0x3622" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p0q2" range="0x0000 0xFFFF"><detail>P0 coefficient for Q2 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P0Q3" addr="0x3624" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p0q3" range="0x0000 0xFFFF"><detail>P0 coefficient for Q3 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P0Q4" addr="0x3626" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p0q4" range="0x0000 0xFFFF"><detail>P0 coefficient for Q4 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GR_P1Q0" addr="0x3640" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p1q0" range="0x0000 0xFFFF"><detail>P1 coefficient for Q0 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P1Q1" addr="0x3642" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p1q1" range="0x0000 0xFFFF"><detail>P1 coefficient for Q1 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P1Q2" addr="0x3644" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p1q2" range="0x0000 0xFFFF"><detail>P1 coefficient for Q2 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P1Q3" addr="0x3646" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p1q3" range="0x0000 0xFFFF"><detail>P1 coefficient for Q3 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P1Q4" addr="0x3648" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p1q4" range="0x0000 0xFFFF"><detail>P1 coefficient for Q4 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_RD_P1Q0" addr="0x364A" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p1q0" range="0x0000 0xFFFF"><detail>P1 coefficient for Q0 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P1Q1" addr="0x364C" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p1q1" range="0x0000 0xFFFF"><detail>P1 coefficient for Q1 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P1Q2" addr="0x364E" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p1q2" range="0x0000 0xFFFF"><detail>P1 coefficient for Q2 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P1Q3" addr="0x3650" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p1q3" range="0x0000 0xFFFF"><detail>P1 coefficient for Q3 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P1Q4" addr="0x3652" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p1q4" range="0x0000 0xFFFF"><detail>P1 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_BL_P1Q0" addr="0x3654" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p1q0" range="0x0000 0xFFFF"><detail>P1 coefficient for Q0 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P1Q1" addr="0x3656" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p1q1" range="0x0000 0xFFFF"><detail>P1 coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P1Q2" addr="0x3658" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p1q2" range="0x0000 0xFFFF"><detail>P1 coefficient for Q2 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P1Q3" addr="0x365A" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p1q3" range="0x0000 0xFFFF"><detail>P1 coefficient for Q3 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P1Q4" addr="0x365C" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p1q4" range="0x0000 0xFFFF"><detail>P1 coefficient for Q4 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_GB_P1Q0" addr="0x365E" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p1q0" range="0x0000 0xFFFF"><detail>P1 coefficient for Q0 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P1Q1" addr="0x3660" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p1q1" range="0x0000 0xFFFF"><detail>P1 coefficient for Q1 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P1Q2" addr="0x3662" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p1q2" range="0x0000 0xFFFF"><detail>P1 coefficient for Q2 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P1Q3" addr="0x3664" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p1q3" range="0x0000 0xFFFF"><detail>P1 coefficient for Q3 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P1Q4" addr="0x3666" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p1q4" range="0x0000 0xFFFF"><detail>P1 coefficient for Q4 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GR_P2Q0" addr="0x3680" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p2q0" range="0x0000 0xFFFF"><detail>P2 coefficient for Q0 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P2Q1" addr="0x3682" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p2q1" range="0x0000 0xFFFF"><detail>P2 coefficient for Q1 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P2Q2" addr="0x3684" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p2q2" range="0x0000 0xFFFF"><detail>P2 coefficient for Q2 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P2Q3" addr="0x3686" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p2q3" range="0x0000 0xFFFF"><detail>P2 coefficient for Q3 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P2Q4" addr="0x3688" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p2q4" range="0x0000 0xFFFF"><detail>P2 coefficient for Q4 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_RD_P2Q0" addr="0x368A" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p2q0" range="0x0000 0xFFFF"><detail>P2 coefficient for Q0 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P2Q1" addr="0x368C" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p2q1" range="0x0000 0xFFFF"><detail>P2 coefficient for Q1 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P2Q2" addr="0x368E" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p2q2" range="0x0000 0xFFFF"><detail>P2 coefficient for Q2 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P2Q3" addr="0x3690" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p2q3" range="0x0000 0xFFFF"><detail>P2 coefficient for Q3 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P2Q4" addr="0x3692" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p2q4" range="0x0000 0xFFFF"><detail>P2 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_BL_P2Q0" addr="0x3694" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p2q0" range="0x0000 0xFFFF"><detail>P2 coefficient for Q0 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P2Q1" addr="0x3696" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p2q1" range="0x0000 0xFFFF"><detail>P2 coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P2Q2" addr="0x3698" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p2q2" range="0x0000 0xFFFF"><detail>P2 coefficient for Q2 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P2Q3" addr="0x369A" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p2q3" range="0x0000 0xFFFF"><detail>P2 coefficient for Q3 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P2Q4" addr="0x369C" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p2q4" range="0x0000 0xFFFF"><detail>P2 coefficient for Q4 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_GB_P2Q0" addr="0x369E" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p2q0" range="0x0000 0xFFFF"><detail>P2 coefficient for Q0 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P2Q1" addr="0x36A0" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p2q1" range="0x0000 0xFFFF"><detail>P2 coefficient for Q1 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P2Q2" addr="0x36A2" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p2q2" range="0x0000 0xFFFF"><detail>P2 coefficient for Q2 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P2Q3" addr="0x36A4" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p2q3" range="0x0000 0xFFFF"><detail>P2 coefficient for Q3 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P2Q4" addr="0x36A6" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p2q4" range="0x0000 0xFFFF"><detail>P2 coefficient for Q4 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GR_P3Q0" addr="0x36C0" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p3q0" range="0x0000 0xFFFF"><detail>P3 coefficient for Q0 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P3Q1" addr="0x36C2" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p3q1" range="0x0000 0xFFFF"><detail>P3 coefficient for Q1 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P3Q2" addr="0x36C4" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p3q2" range="0x0000 0xFFFF"><detail>P3 coefficient for Q2 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P3Q3" addr="0x36C6" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p3q3" range="0x0000 0xFFFF"><detail>P3 coefficient for Q3 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P3Q4" addr="0x36C8" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p3q4" range="0x0000 0xFFFF"><detail>P3 coefficient for Q4 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_RD_P3Q0" addr="0x36CA" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p3q0" range="0x0000 0xFFFF"><detail>P3 coefficient for Q0 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P3Q1" addr="0x36CC" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p3q1" range="0x0000 0xFFFF"><detail>P3 coefficient for Q1 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P3Q2" addr="0x36CE" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p3q2" range="0x0000 0xFFFF"><detail>P3 coefficient for Q2 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P3Q3" addr="0x36D0" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p3q3" range="0x0000 0xFFFF"><detail>P3 coefficient for Q3 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P3Q4" addr="0x36D2" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p3q4" range="0x0000 0xFFFF"><detail>P3 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_BL_P3Q0" addr="0x36D4" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p3q0" range="0x0000 0xFFFF"><detail>P3 coefficient for Q0 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P3Q1" addr="0x36D6" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p3q1" range="0x0000 0xFFFF"><detail>P3 coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P3Q2" addr="0x36D8" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p3q2" range="0x0000 0xFFFF"><detail>P3 coefficient for Q2 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P3Q3" addr="0x36DA" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p3q3" range="0x0000 0xFFFF"><detail>P3 coefficient for Q3 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P3Q4" addr="0x36DC" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p3q4" range="0x0000 0xFFFF"><detail>P3 coefficient for Q4 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_GB_P3Q0" addr="0x36DE" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p3q0" range="0x0000 0xFFFF"><detail>P3 coefficient for Q0 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P3Q1" addr="0x36E0" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p3q1" range="0x0000 0xFFFF"><detail>P3 coefficient for Q1 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P3Q2" addr="0x36E2" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p3q2" range="0x0000 0xFFFF"><detail>P3 coefficient for Q2 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P3Q3" addr="0x36E4" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p3q3" range="0x0000 0xFFFF"><detail>P3 coefficient for Q3 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P3Q4" addr="0x36E6" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p3q4" range="0x0000 0xFFFF"><detail>P3 coefficient for Q4 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GR_P4Q0" addr="0x3700" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p4q0" range="0x0000 0xFFFF"><detail>P4 coefficient for Q0 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P4Q1" addr="0x3702" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p4q1" range="0x0000 0xFFFF"><detail>P4 coefficient for Q1 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P4Q2" addr="0x3704" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p4q2" range="0x0000 0xFFFF"><detail>P4 coefficient for Q2 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P4Q3" addr="0x3706" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p4q3" range="0x0000 0xFFFF"><detail>P4 coefficient for Q3 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_GR_P4Q4" addr="0x3708" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_p4q4" range="0x0000 0xFFFF"><detail>P4 coefficient for Q4 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.</detail></reg>
		<reg  name="P_RD_P4Q0" addr="0x370A" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p4q0" range="0x0000 0xFFFF"><detail>P4 coefficient for Q0 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P4Q1" addr="0x370C" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p4q1" range="0x0000 0xFFFF"><detail>P4 coefficient for Q1 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P4Q2" addr="0x370E" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p4q2" range="0x0000 0xFFFF"><detail>P4 coefficient for Q2 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P4Q3" addr="0x3710" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p4q3" range="0x0000 0xFFFF"><detail>P4 coefficient for Q3 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_RD_P4Q4" addr="0x3712" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_p4q4" range="0x0000 0xFFFF"><detail>P4 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.</detail></reg>
		<reg  name="P_BL_P4Q0" addr="0x3714" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p4q0" range="0x0000 0xFFFF"><detail>P4 coefficient for Q0 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P4Q1" addr="0x3716" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p4q1" range="0x0000 0xFFFF"><detail>P4 coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P4Q2" addr="0x3718" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p4q2" range="0x0000 0xFFFF"><detail>P4 coefficient for Q2 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P4Q3" addr="0x371A" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p4q3" range="0x0000 0xFFFF"><detail>P4 coefficient for Q3 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_BL_P4Q4" addr="0x371C" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_p4q4" range="0x0000 0xFFFF"><detail>P4 coefficient for Q4 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.</detail></reg>
		<reg  name="P_GB_P4Q0" addr="0x371E" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p4q0" range="0x0000 0xFFFF"><detail>P4 coefficient for Q0 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P4Q1" addr="0x3720" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p4q1" range="0x0000 0xFFFF"><detail>P4 coefficient for Q1 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P4Q2" addr="0x3722" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p4q2" range="0x0000 0xFFFF"><detail>P4 coefficient for Q2 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P4Q3" addr="0x3724" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p4q3" range="0x0000 0xFFFF"><detail>P4 coefficient for Q3 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="P_GB_P4Q4" addr="0x3726" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_p4q4" range="0x0000 0xFFFF"><detail>P4 coefficient for Q4 for Gb. P_Gb_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.</detail></reg>
		<reg  name="POLY_SC_ENABLE" addr="0x3780" space="MFR" span="2" mask="0x8000" display_name="poly_sc_enable" range="0x0000 0x8000"><detail>When is set, len shading correction will generate polynomial function and correct stream of pixels. When not set, the function will bypass data.</detail></reg>
		<reg  name="POLY_ORIGIN_C" addr="0x3782" space="MFR" span="2" mask="0x1FFF" display_name="poly_origin_c" range="0x0000 0x1FFF" default="0x0900"><detail>POLY_ORIGIN_C</detail>
			<bitfield  name="ORIGIN_C" mask="0x1FFF" display_name="0-12: origin_c" range="0x0000 0x1FFF"><detail>center column of the image for polynomial function</detail></bitfield></reg>
		<reg  name="POLY_ORIGIN_R" addr="0x3784" space="MFR" span="2" mask="0x0FFF" display_name="poly_origin_r" range="0x0000 0x0FFF" default="0x066C"><detail>POLY_ORIGIN_R</detail>
			<bitfield  name="ORIGIN_R" mask="0x0FFF" display_name="0-11: origin_r" range="0x0000 0x0FFF"><detail>center row of the image for polynomial function</detail></bitfield></reg>
		<reg  name="P_GR_Q5" addr="0x37C0" space="MFR" span="2" mask="0xFFFF" display_name="p_gr_q5" range="0x0000 0xFFFF"><detail>Parameter for parabolic roll-off algorithm for greenR pixels.</detail></reg>
		<reg  name="P_RD_Q5" addr="0x37C2" space="MFR" span="2" mask="0xFFFF" display_name="p_rd_q5" range="0x0000 0xFFFF"><detail>Parameter for parabolic roll-off algorithm for red pixels.</detail></reg>
		<reg  name="P_BL_Q5" addr="0x37C4" space="MFR" span="2" mask="0xFFFF" display_name="p_bl_q5" range="0x0000 0xFFFF"><detail>Parameter for parabolic roll-off algorithm for blue pixels.</detail></reg>
		<reg  name="P_GB_Q5" addr="0x37C6" space="MFR" span="2" mask="0xFFFF" display_name="p_gb_q5" range="0x0000 0xFFFF"><detail>Parameter for parabolic roll-off algorithm for greenB pixels.</detail></reg>
		<reg  name="OTPM_DATA_000" addr="0x3800" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_000" range="0x0000 0xFFFF"><detail>OTPM_DATA_000</detail></reg>
		<reg  name="OTPM_DATA_001" addr="0x3802" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_001" range="0x0000 0xFFFF"><detail>OTPM_DATA_001</detail></reg>
		<reg  name="OTPM_DATA_002" addr="0x3804" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_002" range="0x0000 0xFFFF"><detail>OTPM_DATA_002</detail></reg>
		<reg  name="OTPM_DATA_003" addr="0x3806" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_003" range="0x0000 0xFFFF"><detail>OTPM_DATA_003</detail></reg>
		<reg  name="OTPM_DATA_004" addr="0x3808" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_004" range="0x0000 0xFFFF"><detail>OTPM_DATA_004</detail></reg>
		<reg  name="OTPM_DATA_005" addr="0x380A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_005" range="0x0000 0xFFFF"><detail>OTPM_DATA_005</detail></reg>
		<reg  name="OTPM_DATA_006" addr="0x380C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_006" range="0x0000 0xFFFF"><detail>OTPM_DATA_006</detail></reg>
		<reg  name="OTPM_DATA_007" addr="0x380E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_007" range="0x0000 0xFFFF"><detail>OTPM_DATA_007</detail></reg>
		<reg  name="OTPM_DATA_008" addr="0x3810" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_008" range="0x0000 0xFFFF"><detail>OTPM_DATA_008</detail></reg>
		<reg  name="OTPM_DATA_009" addr="0x3812" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_009" range="0x0000 0xFFFF"><detail>OTPM_DATA_009</detail></reg>
		<reg  name="OTPM_DATA_010" addr="0x3814" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_010" range="0x0000 0xFFFF"><detail>OTPM_DATA_010</detail></reg>
		<reg  name="OTPM_DATA_011" addr="0x3816" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_011" range="0x0000 0xFFFF"><detail>OTPM_DATA_011</detail></reg>
		<reg  name="OTPM_DATA_012" addr="0x3818" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_012" range="0x0000 0xFFFF"><detail>OTPM_DATA_012</detail></reg>
		<reg  name="OTPM_DATA_013" addr="0x381A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_013" range="0x0000 0xFFFF"><detail>OTPM_DATA_013</detail></reg>
		<reg  name="OTPM_DATA_014" addr="0x381C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_014" range="0x0000 0xFFFF"><detail>OTPM_DATA_014</detail></reg>
		<reg  name="OTPM_DATA_015" addr="0x381E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_015" range="0x0000 0xFFFF"><detail>OTPM_DATA_015</detail></reg>
		<reg  name="OTPM_DATA_016" addr="0x3820" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_016" range="0x0000 0xFFFF"><detail>OTPM_DATA_016</detail></reg>
		<reg  name="OTPM_DATA_017" addr="0x3822" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_017" range="0x0000 0xFFFF"><detail>OTPM_DATA_017</detail></reg>
		<reg  name="OTPM_DATA_018" addr="0x3824" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_018" range="0x0000 0xFFFF"><detail>OTPM_DATA_018</detail></reg>
		<reg  name="OTPM_DATA_019" addr="0x3826" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_019" range="0x0000 0xFFFF"><detail>OTPM_DATA_019</detail></reg>
		<reg  name="OTPM_DATA_020" addr="0x3828" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_020" range="0x0000 0xFFFF"><detail>OTPM_DATA_020</detail></reg>
		<reg  name="OTPM_DATA_021" addr="0x382A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_021" range="0x0000 0xFFFF"><detail>OTPM_DATA_021</detail></reg>
		<reg  name="OTPM_DATA_022" addr="0x382C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_022" range="0x0000 0xFFFF"><detail>OTPM_DATA_022</detail></reg>
		<reg  name="OTPM_DATA_023" addr="0x382E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_023" range="0x0000 0xFFFF"><detail>OTPM_DATA_023</detail></reg>
		<reg  name="OTPM_DATA_024" addr="0x3830" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_024" range="0x0000 0xFFFF"><detail>OTPM_DATA_024</detail></reg>
		<reg  name="OTPM_DATA_025" addr="0x3832" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_025" range="0x0000 0xFFFF"><detail>OTPM_DATA_025</detail></reg>
		<reg  name="OTPM_DATA_026" addr="0x3834" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_026" range="0x0000 0xFFFF"><detail>OTPM_DATA_026</detail></reg>
		<reg  name="OTPM_DATA_027" addr="0x3836" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_027" range="0x0000 0xFFFF"><detail>OTPM_DATA_027</detail></reg>
		<reg  name="OTPM_DATA_028" addr="0x3838" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_028" range="0x0000 0xFFFF"><detail>OTPM_DATA_028</detail></reg>
		<reg  name="OTPM_DATA_029" addr="0x383A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_029" range="0x0000 0xFFFF"><detail>OTPM_DATA_029</detail></reg>
		<reg  name="OTPM_DATA_030" addr="0x383C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_030" range="0x0000 0xFFFF"><detail>OTPM_DATA_030</detail></reg>
		<reg  name="OTPM_DATA_031" addr="0x383E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_031" range="0x0000 0xFFFF"><detail>OTPM_DATA_031</detail></reg>
		<reg  name="OTPM_DATA_032" addr="0x3840" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_032" range="0x0000 0xFFFF"><detail>OTPM_DATA_032</detail></reg>
		<reg  name="OTPM_DATA_033" addr="0x3842" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_033" range="0x0000 0xFFFF"><detail>OTPM_DATA_033</detail></reg>
		<reg  name="OTPM_DATA_034" addr="0x3844" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_034" range="0x0000 0xFFFF"><detail>OTPM_DATA_034</detail></reg>
		<reg  name="OTPM_DATA_035" addr="0x3846" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_035" range="0x0000 0xFFFF"><detail>OTPM_DATA_035</detail></reg>
		<reg  name="OTPM_DATA_036" addr="0x3848" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_036" range="0x0000 0xFFFF"><detail>OTPM_DATA_036</detail></reg>
		<reg  name="OTPM_DATA_037" addr="0x384A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_037" range="0x0000 0xFFFF"><detail>OTPM_DATA_037</detail></reg>
		<reg  name="OTPM_DATA_038" addr="0x384C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_038" range="0x0000 0xFFFF"><detail>OTPM_DATA_038</detail></reg>
		<reg  name="OTPM_DATA_039" addr="0x384E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_039" range="0x0000 0xFFFF"><detail>OTPM_DATA_039</detail></reg>
		<reg  name="OTPM_DATA_040" addr="0x3850" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_040" range="0x0000 0xFFFF"><detail>OTPM_DATA_040</detail></reg>
		<reg  name="OTPM_DATA_041" addr="0x3852" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_041" range="0x0000 0xFFFF"><detail>OTPM_DATA_041</detail></reg>
		<reg  name="OTPM_DATA_042" addr="0x3854" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_042" range="0x0000 0xFFFF"><detail>OTPM_DATA_042</detail></reg>
		<reg  name="OTPM_DATA_043" addr="0x3856" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_043" range="0x0000 0xFFFF"><detail>OTPM_DATA_043</detail></reg>
		<reg  name="OTPM_DATA_044" addr="0x3858" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_044" range="0x0000 0xFFFF"><detail>OTPM_DATA_044</detail></reg>
		<reg  name="OTPM_DATA_045" addr="0x385A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_045" range="0x0000 0xFFFF"><detail>OTPM_DATA_045</detail></reg>
		<reg  name="OTPM_DATA_046" addr="0x385C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_046" range="0x0000 0xFFFF"><detail>OTPM_DATA_046</detail></reg>
		<reg  name="OTPM_DATA_047" addr="0x385E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_047" range="0x0000 0xFFFF"><detail>OTPM_DATA_047</detail></reg>
		<reg  name="OTPM_DATA_048" addr="0x3860" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_048" range="0x0000 0xFFFF"><detail>OTPM_DATA_048</detail></reg>
		<reg  name="OTPM_DATA_049" addr="0x3862" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_049" range="0x0000 0xFFFF"><detail>OTPM_DATA_049</detail></reg>
		<reg  name="OTPM_DATA_050" addr="0x3864" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_050" range="0x0000 0xFFFF"><detail>OTPM_DATA_050</detail></reg>
		<reg  name="OTPM_DATA_051" addr="0x3866" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_051" range="0x0000 0xFFFF"><detail>OTPM_DATA_051</detail></reg>
		<reg  name="OTPM_DATA_052" addr="0x3868" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_052" range="0x0000 0xFFFF"><detail>OTPM_DATA_052</detail></reg>
		<reg  name="OTPM_DATA_053" addr="0x386A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_053" range="0x0000 0xFFFF"><detail>OTPM_DATA_053</detail></reg>
		<reg  name="OTPM_DATA_054" addr="0x386C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_054" range="0x0000 0xFFFF"><detail>OTPM_DATA_054</detail></reg>
		<reg  name="OTPM_DATA_055" addr="0x386E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_055" range="0x0000 0xFFFF"><detail>OTPM_DATA_055</detail></reg>
		<reg  name="OTPM_DATA_056" addr="0x3870" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_056" range="0x0000 0xFFFF"><detail>OTPM_DATA_056</detail></reg>
		<reg  name="OTPM_DATA_057" addr="0x3872" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_057" range="0x0000 0xFFFF"><detail>OTPM_DATA_057</detail></reg>
		<reg  name="OTPM_DATA_058" addr="0x3874" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_058" range="0x0000 0xFFFF"><detail>OTPM_DATA_058</detail></reg>
		<reg  name="OTPM_DATA_059" addr="0x3876" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_059" range="0x0000 0xFFFF"><detail>OTPM_DATA_059</detail></reg>
		<reg  name="OTPM_DATA_060" addr="0x3878" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_060" range="0x0000 0xFFFF"><detail>OTPM_DATA_060</detail></reg>
		<reg  name="OTPM_DATA_061" addr="0x387A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_061" range="0x0000 0xFFFF"><detail>OTPM_DATA_061</detail></reg>
		<reg  name="OTPM_DATA_062" addr="0x387C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_062" range="0x0000 0xFFFF"><detail>OTPM_DATA_062</detail></reg>
		<reg  name="OTPM_DATA_063" addr="0x387E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_063" range="0x0000 0xFFFF"><detail>OTPM_DATA_063</detail></reg>
		<reg  name="OTPM_DATA_064" addr="0x3880" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_064" range="0x0000 0xFFFF"><detail>OTPM_DATA_064</detail></reg>
		<reg  name="OTPM_DATA_065" addr="0x3882" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_065" range="0x0000 0xFFFF"><detail>OTPM_DATA_065</detail></reg>
		<reg  name="OTPM_DATA_066" addr="0x3884" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_066" range="0x0000 0xFFFF"><detail>OTPM_DATA_066</detail></reg>
		<reg  name="OTPM_DATA_067" addr="0x3886" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_067" range="0x0000 0xFFFF"><detail>OTPM_DATA_067</detail></reg>
		<reg  name="OTPM_DATA_068" addr="0x3888" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_068" range="0x0000 0xFFFF"><detail>OTPM_DATA_068</detail></reg>
		<reg  name="OTPM_DATA_069" addr="0x388A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_069" range="0x0000 0xFFFF"><detail>OTPM_DATA_069</detail></reg>
		<reg  name="OTPM_DATA_070" addr="0x388C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_070" range="0x0000 0xFFFF"><detail>OTPM_DATA_070</detail></reg>
		<reg  name="OTPM_DATA_071" addr="0x388E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_071" range="0x0000 0xFFFF"><detail>OTPM_DATA_071</detail></reg>
		<reg  name="OTPM_DATA_072" addr="0x3890" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_072" range="0x0000 0xFFFF"><detail>OTPM_DATA_072</detail></reg>
		<reg  name="OTPM_DATA_073" addr="0x3892" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_073" range="0x0000 0xFFFF"><detail>OTPM_DATA_073</detail></reg>
		<reg  name="OTPM_DATA_074" addr="0x3894" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_074" range="0x0000 0xFFFF"><detail>OTPM_DATA_074</detail></reg>
		<reg  name="OTPM_DATA_075" addr="0x3896" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_075" range="0x0000 0xFFFF"><detail>OTPM_DATA_075</detail></reg>
		<reg  name="OTPM_DATA_076" addr="0x3898" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_076" range="0x0000 0xFFFF"><detail>OTPM_DATA_076</detail></reg>
		<reg  name="OTPM_DATA_077" addr="0x389A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_077" range="0x0000 0xFFFF"><detail>OTPM_DATA_077</detail></reg>
		<reg  name="OTPM_DATA_078" addr="0x389C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_078" range="0x0000 0xFFFF"><detail>OTPM_DATA_078</detail></reg>
		<reg  name="OTPM_DATA_079" addr="0x389E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_079" range="0x0000 0xFFFF"><detail>OTPM_DATA_079</detail></reg>
		<reg  name="OTPM_DATA_080" addr="0x38A0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_080" range="0x0000 0xFFFF"><detail>OTPM_DATA_080</detail></reg>
		<reg  name="OTPM_DATA_081" addr="0x38A2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_081" range="0x0000 0xFFFF"><detail>OTPM_DATA_081</detail></reg>
		<reg  name="OTPM_DATA_082" addr="0x38A4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_082" range="0x0000 0xFFFF"><detail>OTPM_DATA_082</detail></reg>
		<reg  name="OTPM_DATA_083" addr="0x38A6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_083" range="0x0000 0xFFFF"><detail>OTPM_DATA_083</detail></reg>
		<reg  name="OTPM_DATA_084" addr="0x38A8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_084" range="0x0000 0xFFFF"><detail>OTPM_DATA_084</detail></reg>
		<reg  name="OTPM_DATA_085" addr="0x38AA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_085" range="0x0000 0xFFFF"><detail>OTPM_DATA_085</detail></reg>
		<reg  name="OTPM_DATA_086" addr="0x38AC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_086" range="0x0000 0xFFFF"><detail>OTPM_DATA_086</detail></reg>
		<reg  name="OTPM_DATA_087" addr="0x38AE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_087" range="0x0000 0xFFFF"><detail>OTPM_DATA_087</detail></reg>
		<reg  name="OTPM_DATA_088" addr="0x38B0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_088" range="0x0000 0xFFFF"><detail>OTPM_DATA_088</detail></reg>
		<reg  name="OTPM_DATA_089" addr="0x38B2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_089" range="0x0000 0xFFFF"><detail>OTPM_DATA_089</detail></reg>
		<reg  name="OTPM_DATA_090" addr="0x38B4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_090" range="0x0000 0xFFFF"><detail>OTPM_DATA_090</detail></reg>
		<reg  name="OTPM_DATA_091" addr="0x38B6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_091" range="0x0000 0xFFFF"><detail>OTPM_DATA_091</detail></reg>
		<reg  name="OTPM_DATA_092" addr="0x38B8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_092" range="0x0000 0xFFFF"><detail>OTPM_DATA_092</detail></reg>
		<reg  name="OTPM_DATA_093" addr="0x38BA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_093" range="0x0000 0xFFFF"><detail>OTPM_DATA_093</detail></reg>
		<reg  name="OTPM_DATA_094" addr="0x38BC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_094" range="0x0000 0xFFFF"><detail>OTPM_DATA_094</detail></reg>
		<reg  name="OTPM_DATA_095" addr="0x38BE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_095" range="0x0000 0xFFFF"><detail>OTPM_DATA_095</detail></reg>
		<reg  name="OTPM_DATA_096" addr="0x38C0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_096" range="0x0000 0xFFFF"><detail>OTPM_DATA_096</detail></reg>
		<reg  name="OTPM_DATA_097" addr="0x38C2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_097" range="0x0000 0xFFFF"><detail>OTPM_DATA_097</detail></reg>
		<reg  name="OTPM_DATA_098" addr="0x38C4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_098" range="0x0000 0xFFFF"><detail>OTPM_DATA_098</detail></reg>
		<reg  name="OTPM_DATA_099" addr="0x38C6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_099" range="0x0000 0xFFFF"><detail>OTPM_DATA_099</detail></reg>
		<reg  name="OTPM_DATA_100" addr="0x38C8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_100" range="0x0000 0xFFFF"><detail>OTPM_DATA_100</detail></reg>
		<reg  name="OTPM_DATA_101" addr="0x38CA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_101" range="0x0000 0xFFFF"><detail>OTPM_DATA_101</detail></reg>
		<reg  name="OTPM_DATA_102" addr="0x38CC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_102" range="0x0000 0xFFFF"><detail>OTPM_DATA_102</detail></reg>
		<reg  name="OTPM_DATA_103" addr="0x38CE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_103" range="0x0000 0xFFFF"><detail>OTPM_DATA_103</detail></reg>
		<reg  name="OTPM_DATA_104" addr="0x38D0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_104" range="0x0000 0xFFFF"><detail>OTPM_DATA_104</detail></reg>
		<reg  name="OTPM_DATA_105" addr="0x38D2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_105" range="0x0000 0xFFFF"><detail>OTPM_DATA_105</detail></reg>
		<reg  name="OTPM_DATA_106" addr="0x38D4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_106" range="0x0000 0xFFFF"><detail>OTPM_DATA_106</detail></reg>
		<reg  name="OTPM_DATA_107" addr="0x38D6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_107" range="0x0000 0xFFFF"><detail>OTPM_DATA_107</detail></reg>
		<reg  name="OTPM_DATA_108" addr="0x38D8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_108" range="0x0000 0xFFFF"><detail>OTPM_DATA_108</detail></reg>
		<reg  name="OTPM_DATA_109" addr="0x38DA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_109" range="0x0000 0xFFFF"><detail>OTPM_DATA_109</detail></reg>
		<reg  name="OTPM_DATA_110" addr="0x38DC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_110" range="0x0000 0xFFFF"><detail>OTPM_DATA_110</detail></reg>
		<reg  name="OTPM_DATA_111" addr="0x38DE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_111" range="0x0000 0xFFFF"><detail>OTPM_DATA_111</detail></reg>
		<reg  name="OTPM_DATA_112" addr="0x38E0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_112" range="0x0000 0xFFFF"><detail>OTPM_DATA_112</detail></reg>
		<reg  name="OTPM_DATA_113" addr="0x38E2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_113" range="0x0000 0xFFFF"><detail>OTPM_DATA_113</detail></reg>
		<reg  name="OTPM_DATA_114" addr="0x38E4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_114" range="0x0000 0xFFFF"><detail>OTPM_DATA_114</detail></reg>
		<reg  name="OTPM_DATA_115" addr="0x38E6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_115" range="0x0000 0xFFFF"><detail>OTPM_DATA_115</detail></reg>
		<reg  name="OTPM_DATA_116" addr="0x38E8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_116" range="0x0000 0xFFFF"><detail>OTPM_DATA_116</detail></reg>
		<reg  name="OTPM_DATA_117" addr="0x38EA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_117" range="0x0000 0xFFFF"><detail>OTPM_DATA_117</detail></reg>
		<reg  name="OTPM_DATA_118" addr="0x38EC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_118" range="0x0000 0xFFFF"><detail>OTPM_DATA_118</detail></reg>
		<reg  name="OTPM_DATA_119" addr="0x38EE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_119" range="0x0000 0xFFFF"><detail>OTPM_DATA_119</detail></reg>
		<reg  name="OTPM_DATA_120" addr="0x38F0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_120" range="0x0000 0xFFFF"><detail>OTPM_DATA_120</detail></reg>
		<reg  name="OTPM_DATA_121" addr="0x38F2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_121" range="0x0000 0xFFFF"><detail>OTPM_DATA_121</detail></reg>
		<reg  name="OTPM_DATA_122" addr="0x38F4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_122" range="0x0000 0xFFFF"><detail>OTPM_DATA_122</detail></reg>
		<reg  name="OTPM_DATA_123" addr="0x38F6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_123" range="0x0000 0xFFFF"><detail>OTPM_DATA_123</detail></reg>
		<reg  name="OTPM_DATA_124" addr="0x38F8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_124" range="0x0000 0xFFFF"><detail>OTPM_DATA_124</detail></reg>
		<reg  name="OTPM_DATA_125" addr="0x38FA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_125" range="0x0000 0xFFFF"><detail>OTPM_DATA_125</detail></reg>
		<reg  name="OTPM_DATA_126" addr="0x38FC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_126" range="0x0000 0xFFFF"><detail>OTPM_DATA_126</detail></reg>
		<reg  name="OTPM_DATA_127" addr="0x38FE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_127" range="0x0000 0xFFFF"><detail>OTPM_DATA_127</detail></reg>
		<reg  name="OTPM_DATA_128" addr="0x3900" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_128" range="0x0000 0xFFFF"><detail>OTPM_DATA_128</detail></reg>
		<reg  name="OTPM_DATA_129" addr="0x3902" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_129" range="0x0000 0xFFFF"><detail>OTPM_DATA_129</detail></reg>
		<reg  name="OTPM_DATA_130" addr="0x3904" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_130" range="0x0000 0xFFFF"><detail>OTPM_DATA_130</detail></reg>
		<reg  name="OTPM_DATA_131" addr="0x3906" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_131" range="0x0000 0xFFFF"><detail>OTPM_DATA_131</detail></reg>
		<reg  name="OTPM_DATA_132" addr="0x3908" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_132" range="0x0000 0xFFFF"><detail>OTPM_DATA_132</detail></reg>
		<reg  name="OTPM_DATA_133" addr="0x390A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_133" range="0x0000 0xFFFF"><detail>OTPM_DATA_133</detail></reg>
		<reg  name="OTPM_DATA_134" addr="0x390C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_134" range="0x0000 0xFFFF"><detail>OTPM_DATA_134</detail></reg>
		<reg  name="OTPM_DATA_135" addr="0x390E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_135" range="0x0000 0xFFFF"><detail>OTPM_DATA_135</detail></reg>
		<reg  name="OTPM_DATA_136" addr="0x3910" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_136" range="0x0000 0xFFFF"><detail>OTPM_DATA_136</detail></reg>
		<reg  name="OTPM_DATA_137" addr="0x3912" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_137" range="0x0000 0xFFFF"><detail>OTPM_DATA_137</detail></reg>
		<reg  name="OTPM_DATA_138" addr="0x3914" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_138" range="0x0000 0xFFFF"><detail>OTPM_DATA_138</detail></reg>
		<reg  name="OTPM_DATA_139" addr="0x3916" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_139" range="0x0000 0xFFFF"><detail>OTPM_DATA_139</detail></reg>
		<reg  name="OTPM_DATA_140" addr="0x3918" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_140" range="0x0000 0xFFFF"><detail>OTPM_DATA_140</detail></reg>
		<reg  name="OTPM_DATA_141" addr="0x391A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_141" range="0x0000 0xFFFF"><detail>OTPM_DATA_141</detail></reg>
		<reg  name="OTPM_DATA_142" addr="0x391C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_142" range="0x0000 0xFFFF"><detail>OTPM_DATA_142</detail></reg>
		<reg  name="OTPM_DATA_143" addr="0x391E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_143" range="0x0000 0xFFFF"><detail>OTPM_DATA_143</detail></reg>
		<reg  name="OTPM_DATA_144" addr="0x3920" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_144" range="0x0000 0xFFFF"><detail>OTPM_DATA_144</detail></reg>
		<reg  name="OTPM_DATA_145" addr="0x3922" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_145" range="0x0000 0xFFFF"><detail>OTPM_DATA_145</detail></reg>
		<reg  name="OTPM_DATA_146" addr="0x3924" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_146" range="0x0000 0xFFFF"><detail>OTPM_DATA_146</detail></reg>
		<reg  name="OTPM_DATA_147" addr="0x3926" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_147" range="0x0000 0xFFFF"><detail>OTPM_DATA_147</detail></reg>
		<reg  name="OTPM_DATA_148" addr="0x3928" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_148" range="0x0000 0xFFFF"><detail>OTPM_DATA_148</detail></reg>
		<reg  name="OTPM_DATA_149" addr="0x392A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_149" range="0x0000 0xFFFF"><detail>OTPM_DATA_149</detail></reg>
		<reg  name="OTPM_DATA_150" addr="0x392C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_150" range="0x0000 0xFFFF"><detail>OTPM_DATA_150</detail></reg>
		<reg  name="OTPM_DATA_151" addr="0x392E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_151" range="0x0000 0xFFFF"><detail>OTPM_DATA_151</detail></reg>
		<reg  name="OTPM_DATA_152" addr="0x3930" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_152" range="0x0000 0xFFFF"><detail>OTPM_DATA_152</detail></reg>
		<reg  name="OTPM_DATA_153" addr="0x3932" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_153" range="0x0000 0xFFFF"><detail>OTPM_DATA_153</detail></reg>
		<reg  name="OTPM_DATA_154" addr="0x3934" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_154" range="0x0000 0xFFFF"><detail>OTPM_DATA_154</detail></reg>
		<reg  name="OTPM_DATA_155" addr="0x3936" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_155" range="0x0000 0xFFFF"><detail>OTPM_DATA_155</detail></reg>
		<reg  name="OTPM_DATA_156" addr="0x3938" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_156" range="0x0000 0xFFFF"><detail>OTPM_DATA_156</detail></reg>
		<reg  name="OTPM_DATA_157" addr="0x393A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_157" range="0x0000 0xFFFF"><detail>OTPM_DATA_157</detail></reg>
		<reg  name="OTPM_DATA_158" addr="0x393C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_158" range="0x0000 0xFFFF"><detail>OTPM_DATA_158</detail></reg>
		<reg  name="OTPM_DATA_159" addr="0x393E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_159" range="0x0000 0xFFFF"><detail>OTPM_DATA_159</detail></reg>
		<reg  name="OTPM_DATA_160" addr="0x3940" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_160" range="0x0000 0xFFFF"><detail>OTPM_DATA_160</detail></reg>
		<reg  name="OTPM_DATA_161" addr="0x3942" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_161" range="0x0000 0xFFFF"><detail>OTPM_DATA_161</detail></reg>
		<reg  name="OTPM_DATA_162" addr="0x3944" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_162" range="0x0000 0xFFFF"><detail>OTPM_DATA_162</detail></reg>
		<reg  name="OTPM_DATA_163" addr="0x3946" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_163" range="0x0000 0xFFFF"><detail>OTPM_DATA_163</detail></reg>
		<reg  name="OTPM_DATA_164" addr="0x3948" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_164" range="0x0000 0xFFFF"><detail>OTPM_DATA_164</detail></reg>
		<reg  name="OTPM_DATA_165" addr="0x394A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_165" range="0x0000 0xFFFF"><detail>OTPM_DATA_165</detail></reg>
		<reg  name="OTPM_DATA_166" addr="0x394C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_166" range="0x0000 0xFFFF"><detail>OTPM_DATA_166</detail></reg>
		<reg  name="OTPM_DATA_167" addr="0x394E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_167" range="0x0000 0xFFFF"><detail>OTPM_DATA_167</detail></reg>
		<reg  name="OTPM_DATA_168" addr="0x3950" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_168" range="0x0000 0xFFFF"><detail>OTPM_DATA_168</detail></reg>
		<reg  name="OTPM_DATA_169" addr="0x3952" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_169" range="0x0000 0xFFFF"><detail>OTPM_DATA_169</detail></reg>
		<reg  name="OTPM_DATA_170" addr="0x3954" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_170" range="0x0000 0xFFFF"><detail>OTPM_DATA_170</detail></reg>
		<reg  name="OTPM_DATA_171" addr="0x3956" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_171" range="0x0000 0xFFFF"><detail>OTPM_DATA_171</detail></reg>
		<reg  name="OTPM_DATA_172" addr="0x3958" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_172" range="0x0000 0xFFFF"><detail>OTPM_DATA_172</detail></reg>
		<reg  name="OTPM_DATA_173" addr="0x395A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_173" range="0x0000 0xFFFF"><detail>OTPM_DATA_173</detail></reg>
		<reg  name="OTPM_DATA_174" addr="0x395C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_174" range="0x0000 0xFFFF"><detail>OTPM_DATA_174</detail></reg>
		<reg  name="OTPM_DATA_175" addr="0x395E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_175" range="0x0000 0xFFFF"><detail>OTPM_DATA_175</detail></reg>
		<reg  name="OTPM_DATA_176" addr="0x3960" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_176" range="0x0000 0xFFFF"><detail>OTPM_DATA_176</detail></reg>
		<reg  name="OTPM_DATA_177" addr="0x3962" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_177" range="0x0000 0xFFFF"><detail>OTPM_DATA_177</detail></reg>
		<reg  name="OTPM_DATA_178" addr="0x3964" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_178" range="0x0000 0xFFFF"><detail>OTPM_DATA_178</detail></reg>
		<reg  name="OTPM_DATA_179" addr="0x3966" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_179" range="0x0000 0xFFFF"><detail>OTPM_DATA_179</detail></reg>
		<reg  name="OTPM_DATA_180" addr="0x3968" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_180" range="0x0000 0xFFFF"><detail>OTPM_DATA_180</detail></reg>
		<reg  name="OTPM_DATA_181" addr="0x396A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_181" range="0x0000 0xFFFF"><detail>OTPM_DATA_181</detail></reg>
		<reg  name="OTPM_DATA_182" addr="0x396C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_182" range="0x0000 0xFFFF"><detail>OTPM_DATA_182</detail></reg>
		<reg  name="OTPM_DATA_183" addr="0x396E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_183" range="0x0000 0xFFFF"><detail>OTPM_DATA_183</detail></reg>
		<reg  name="OTPM_DATA_184" addr="0x3970" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_184" range="0x0000 0xFFFF"><detail>OTPM_DATA_184</detail></reg>
		<reg  name="OTPM_DATA_185" addr="0x3972" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_185" range="0x0000 0xFFFF"><detail>OTPM_DATA_185</detail></reg>
		<reg  name="OTPM_DATA_186" addr="0x3974" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_186" range="0x0000 0xFFFF"><detail>OTPM_DATA_186</detail></reg>
		<reg  name="OTPM_DATA_187" addr="0x3976" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_187" range="0x0000 0xFFFF"><detail>OTPM_DATA_187</detail></reg>
		<reg  name="OTPM_DATA_188" addr="0x3978" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_188" range="0x0000 0xFFFF"><detail>OTPM_DATA_188</detail></reg>
		<reg  name="OTPM_DATA_189" addr="0x397A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_189" range="0x0000 0xFFFF"><detail>OTPM_DATA_189</detail></reg>
		<reg  name="OTPM_DATA_190" addr="0x397C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_190" range="0x0000 0xFFFF"><detail>OTPM_DATA_190</detail></reg>
		<reg  name="OTPM_DATA_191" addr="0x397E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_191" range="0x0000 0xFFFF"><detail>OTPM_DATA_191</detail></reg>
		<reg  name="OTPM_DATA_192" addr="0x3980" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_192" range="0x0000 0xFFFF"><detail>OTPM_DATA_192</detail></reg>
		<reg  name="OTPM_DATA_193" addr="0x3982" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_193" range="0x0000 0xFFFF"><detail>OTPM_DATA_193</detail></reg>
		<reg  name="OTPM_DATA_194" addr="0x3984" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_194" range="0x0000 0xFFFF"><detail>OTPM_DATA_194</detail></reg>
		<reg  name="OTPM_DATA_195" addr="0x3986" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_195" range="0x0000 0xFFFF"><detail>OTPM_DATA_195</detail></reg>
		<reg  name="OTPM_DATA_196" addr="0x3988" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_196" range="0x0000 0xFFFF"><detail>OTPM_DATA_196</detail></reg>
		<reg  name="OTPM_DATA_197" addr="0x398A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_197" range="0x0000 0xFFFF"><detail>OTPM_DATA_197</detail></reg>
		<reg  name="OTPM_DATA_198" addr="0x398C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_198" range="0x0000 0xFFFF"><detail>OTPM_DATA_198</detail></reg>
		<reg  name="OTPM_DATA_199" addr="0x398E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_199" range="0x0000 0xFFFF"><detail>OTPM_DATA_199</detail></reg>
		<reg  name="OTPM_DATA_200" addr="0x3990" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_200" range="0x0000 0xFFFF"><detail>OTPM_DATA_200</detail></reg>
		<reg  name="OTPM_DATA_201" addr="0x3992" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_201" range="0x0000 0xFFFF"><detail>OTPM_DATA_201</detail></reg>
		<reg  name="OTPM_DATA_202" addr="0x3994" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_202" range="0x0000 0xFFFF"><detail>OTPM_DATA_202</detail></reg>
		<reg  name="OTPM_DATA_203" addr="0x3996" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_203" range="0x0000 0xFFFF"><detail>OTPM_DATA_203</detail></reg>
		<reg  name="OTPM_DATA_204" addr="0x3998" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_204" range="0x0000 0xFFFF"><detail>OTPM_DATA_204</detail></reg>
		<reg  name="OTPM_DATA_205" addr="0x399A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_205" range="0x0000 0xFFFF"><detail>OTPM_DATA_205</detail></reg>
		<reg  name="OTPM_DATA_206" addr="0x399C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_206" range="0x0000 0xFFFF"><detail>OTPM_DATA_206</detail></reg>
		<reg  name="OTPM_DATA_207" addr="0x399E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_207" range="0x0000 0xFFFF"><detail>OTPM_DATA_207</detail></reg>
		<reg  name="OTPM_DATA_208" addr="0x39A0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_208" range="0x0000 0xFFFF"><detail>OTPM_DATA_208</detail></reg>
		<reg  name="OTPM_DATA_209" addr="0x39A2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_209" range="0x0000 0xFFFF"><detail>OTPM_DATA_209</detail></reg>
		<reg  name="OTPM_DATA_210" addr="0x39A4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_210" range="0x0000 0xFFFF"><detail>OTPM_DATA_210</detail></reg>
		<reg  name="OTPM_DATA_211" addr="0x39A6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_211" range="0x0000 0xFFFF"><detail>OTPM_DATA_211</detail></reg>
		<reg  name="OTPM_DATA_212" addr="0x39A8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_212" range="0x0000 0xFFFF"><detail>OTPM_DATA_212</detail></reg>
		<reg  name="OTPM_DATA_213" addr="0x39AA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_213" range="0x0000 0xFFFF"><detail>OTPM_DATA_213</detail></reg>
		<reg  name="OTPM_DATA_214" addr="0x39AC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_214" range="0x0000 0xFFFF"><detail>OTPM_DATA_214</detail></reg>
		<reg  name="OTPM_DATA_215" addr="0x39AE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_215" range="0x0000 0xFFFF"><detail>OTPM_DATA_215</detail></reg>
		<reg  name="OTPM_DATA_216" addr="0x39B0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_216" range="0x0000 0xFFFF"><detail>OTPM_DATA_216</detail></reg>
		<reg  name="OTPM_DATA_217" addr="0x39B2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_217" range="0x0000 0xFFFF"><detail>OTPM_DATA_217</detail></reg>
		<reg  name="OTPM_DATA_218" addr="0x39B4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_218" range="0x0000 0xFFFF"><detail>OTPM_DATA_218</detail></reg>
		<reg  name="OTPM_DATA_219" addr="0x39B6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_219" range="0x0000 0xFFFF"><detail>OTPM_DATA_219</detail></reg>
		<reg  name="OTPM_DATA_220" addr="0x39B8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_220" range="0x0000 0xFFFF"><detail>OTPM_DATA_220</detail></reg>
		<reg  name="OTPM_DATA_221" addr="0x39BA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_221" range="0x0000 0xFFFF"><detail>OTPM_DATA_221</detail></reg>
		<reg  name="OTPM_DATA_222" addr="0x39BC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_222" range="0x0000 0xFFFF"><detail>OTPM_DATA_222</detail></reg>
		<reg  name="OTPM_DATA_223" addr="0x39BE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_223" range="0x0000 0xFFFF"><detail>OTPM_DATA_223</detail></reg>
		<reg  name="OTPM_DATA_224" addr="0x39C0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_224" range="0x0000 0xFFFF"><detail>OTPM_DATA_224</detail></reg>
		<reg  name="OTPM_DATA_225" addr="0x39C2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_225" range="0x0000 0xFFFF"><detail>OTPM_DATA_225</detail></reg>
		<reg  name="OTPM_DATA_226" addr="0x39C4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_226" range="0x0000 0xFFFF"><detail>OTPM_DATA_226</detail></reg>
		<reg  name="OTPM_DATA_227" addr="0x39C6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_227" range="0x0000 0xFFFF"><detail>OTPM_DATA_227</detail></reg>
		<reg  name="OTPM_DATA_228" addr="0x39C8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_228" range="0x0000 0xFFFF"><detail>OTPM_DATA_228</detail></reg>
		<reg  name="OTPM_DATA_229" addr="0x39CA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_229" range="0x0000 0xFFFF"><detail>OTPM_DATA_229</detail></reg>
		<reg  name="OTPM_DATA_230" addr="0x39CC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_230" range="0x0000 0xFFFF"><detail>OTPM_DATA_230</detail></reg>
		<reg  name="OTPM_DATA_231" addr="0x39CE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_231" range="0x0000 0xFFFF"><detail>OTPM_DATA_231</detail></reg>
		<reg  name="OTPM_DATA_232" addr="0x39D0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_232" range="0x0000 0xFFFF"><detail>OTPM_DATA_232</detail></reg>
		<reg  name="OTPM_DATA_233" addr="0x39D2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_233" range="0x0000 0xFFFF"><detail>OTPM_DATA_233</detail></reg>
		<reg  name="OTPM_DATA_234" addr="0x39D4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_234" range="0x0000 0xFFFF"><detail>OTPM_DATA_234</detail></reg>
		<reg  name="OTPM_DATA_235" addr="0x39D6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_235" range="0x0000 0xFFFF"><detail>OTPM_DATA_235</detail></reg>
		<reg  name="OTPM_DATA_236" addr="0x39D8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_236" range="0x0000 0xFFFF"><detail>OTPM_DATA_236</detail></reg>
		<reg  name="OTPM_DATA_237" addr="0x39DA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_237" range="0x0000 0xFFFF"><detail>OTPM_DATA_237</detail></reg>
		<reg  name="OTPM_DATA_238" addr="0x39DC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_238" range="0x0000 0xFFFF"><detail>OTPM_DATA_238</detail></reg>
		<reg  name="OTPM_DATA_239" addr="0x39DE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_239" range="0x0000 0xFFFF"><detail>OTPM_DATA_239</detail></reg>
		<reg  name="OTPM_DATA_240" addr="0x39E0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_240" range="0x0000 0xFFFF"><detail>OTPM_DATA_240</detail></reg>
		<reg  name="OTPM_DATA_241" addr="0x39E2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_241" range="0x0000 0xFFFF"><detail>OTPM_DATA_241</detail></reg>
		<reg  name="OTPM_DATA_242" addr="0x39E4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_242" range="0x0000 0xFFFF"><detail>OTPM_DATA_242</detail></reg>
		<reg  name="OTPM_DATA_243" addr="0x39E6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_243" range="0x0000 0xFFFF"><detail>OTPM_DATA_243</detail></reg>
		<reg  name="OTPM_DATA_244" addr="0x39E8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_244" range="0x0000 0xFFFF"><detail>OTPM_DATA_244</detail></reg>
		<reg  name="OTPM_DATA_245" addr="0x39EA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_245" range="0x0000 0xFFFF"><detail>OTPM_DATA_245</detail></reg>
		<reg  name="OTPM_DATA_246" addr="0x39EC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_246" range="0x0000 0xFFFF"><detail>OTPM_DATA_246</detail></reg>
		<reg  name="OTPM_DATA_247" addr="0x39EE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_247" range="0x0000 0xFFFF"><detail>OTPM_DATA_247</detail></reg>
		<reg  name="OTPM_DATA_248" addr="0x39F0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_248" range="0x0000 0xFFFF"><detail>OTPM_DATA_248</detail></reg>
		<reg  name="OTPM_DATA_249" addr="0x39F2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_249" range="0x0000 0xFFFF"><detail>OTPM_DATA_249</detail></reg>
		<reg  name="OTPM_DATA_250" addr="0x39F4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_250" range="0x0000 0xFFFF"><detail>OTPM_DATA_250</detail></reg>
		<reg  name="OTPM_DATA_251" addr="0x39F6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_251" range="0x0000 0xFFFF"><detail>OTPM_DATA_251</detail></reg>
		<reg  name="OTPM_DATA_252" addr="0x39F8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_252" range="0x0000 0xFFFF"><detail>OTPM_DATA_252</detail></reg>
		<reg  name="OTPM_DATA_253" addr="0x39FA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_253" range="0x0000 0xFFFF"><detail>OTPM_DATA_253</detail></reg>
		<reg  name="OTPM_DATA_254" addr="0x39FC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_254" range="0x0000 0xFFFF"><detail>OTPM_DATA_254</detail></reg>
		<reg  name="OTPM_DATA_255" addr="0x39FE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_255" range="0x0000 0xFFFF"><detail>OTPM_DATA_255</detail></reg>
		<reg  name="RESERVED_MFR_3C0A" addr="0x3C0A" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x2020"></reg>
		<reg  name="RESERVED_MFR_3C0C" addr="0x3C0C" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x2020"></reg>
		<reg  name="RESERVED_MFR_3C0E" addr="0x3C0E" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x2020"></reg>
		<reg  name="RESERVED_MFR_3C10" addr="0x3C10" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x2020"></reg>
		<reg  name="RESERVED_MFR_3C12" addr="0x3C12" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x2020"></reg>
		<reg  name="RESERVED_MFR_3C14" addr="0x3C14" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x2020"></reg>
		<reg  name="RESERVED_MFR_3C16" addr="0x3C16" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x2020"></reg>
		<reg  name="RESERVED_MFR_3C18" addr="0x3C18" space="MFR" span="2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x2020"></reg>
		<reg  name="RESERVED_MFR_3C50" addr="0x3C50" space="MFR" span="2" confidential="Y" mask="0x00F3" display_name="Reserved" range="0x0000 0x00F3" default="0x0001"></reg>
		<reg  name="RESERVED_MFR_3C52" addr="0x3C52" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8141"></reg>
		<reg  name="RESERVED_MFR_3C54" addr="0x3C54" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8242"></reg>
		<reg  name="RESERVED_MFR_3C56" addr="0x3C56" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8141"></reg>
		<reg  name="RESERVED_MFR_3C58" addr="0x3C58" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8444"></reg>
		<reg  name="RESERVED_MFR_3C5A" addr="0x3C5A" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_MFR_3C5C" addr="0x3C5C" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_MFR_3C5E" addr="0x3C5E" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0019"></reg>
		<reg  name="RESERVED_MFR_3C60" addr="0x3C60" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xA664"></reg>
		<reg  name="RESERVED_MFR_3C62" addr="0x3C62" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xA842"></reg>
		<reg  name="RESERVED_MFR_3C64" addr="0x3C64" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3322"></reg>
		<reg  name="RESERVED_MFR_3C66" addr="0x3C66" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0FF8"></reg>
		<reg  name="RESERVED_MFR_3C68" addr="0x3C68" space="MFR" span="2" confidential="Y" mask="0x01FF" display_name="Reserved" range="0x0000 0x01FF" default="0x000A"></reg>
		<reg  name="RESERVED_MFR_3C6A" addr="0x3C6A" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0028"></reg>
		<reg  name="RESERVED_MFR_3C6C" addr="0x3C6C" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0500"></reg>
		<reg  name="RESERVED_MFR_3C6E" addr="0x3C6E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xECA0"></reg>
		<reg  name="RESERVED_MFR_3C70" addr="0x3C70" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x000F"></reg>
		<reg  name="RESERVED_MFR_3C72" addr="0x3C72" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x00A8"></reg>
		<reg  name="RESERVED_MFR_3C74" addr="0x3C74" space="MFR" span="2" confidential="Y" mask="0x001F" display_name="Reserved" range="0x0000 0x001F" default="0x000E"></reg>
		<reg  name="RESERVED_MFR_3C76" addr="0x3C76" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0048"></reg>
		<reg  name="RESERVED_MFR_3C78" addr="0x3C78" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0048"></reg>
		<reg  name="RESERVED_MFR_3C7A" addr="0x3C7A" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0048"></reg>
		<reg  name="RESERVED_MFR_3C7C" addr="0x3C7C" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0048"></reg>
		<reg  name="RESERVED_MFR_3C7E" addr="0x3C7E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2010"></reg>
		<reg  name="RESERVED_MFR_3C80" addr="0x3C80" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x0040"></reg>
		<reg  name="RESERVED_MFR_3C82" addr="0x3C82" space="MFR" span="2" confidential="Y" mask="0x001F" display_name="Reserved" range="0x0000 0x001F"></reg>
		<reg  name="RESERVED_MFR_3C84" addr="0x3C84" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0210"></reg>
		<reg  name="RESERVED_MFR_3C86" addr="0x3C86" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x000A"></reg>
		<reg  name="RESERVED_MFR_3C88" addr="0x3C88" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0A0A"></reg>
		<reg  name="RESERVED_MFR_3C8A" addr="0x3C8A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0A0A"></reg>
		<reg  name="RESERVED_MFR_3C8C" addr="0x3C8C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1E1E"></reg>
		<reg  name="RESERVED_MFR_3C8E" addr="0x3C8E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1E1E"></reg>
		<reg  name="RESERVED_MFR_3C90" addr="0x3C90" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4444"></reg>
		<reg  name="RESERVED_MFR_3C92" addr="0x3C92" space="MFR" span="2" confidential="Y" mask="0x1F1F" display_name="Reserved" range="0x0000 0x1F1F"></reg>
		<reg  name="RESERVED_MFR_3C94" addr="0x3C94" space="MFR" span="2" confidential="Y" mask="0x1F1F" display_name="Reserved" range="0x0000 0x1F1F"></reg>
		<reg  name="RESERVED_MFR_3C96" addr="0x3C96" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x0010"></reg>
		<reg  name="RESERVED_MFR_3C98" addr="0x3C98" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0FD7"></reg>
		<reg  name="RESERVED_MFR_3C9A" addr="0x3C9A" space="MFR" span="2" confidential="Y" mask="0x3FFF" display_name="Reserved" range="0x0000 0x3FFF" default="0x0810"></reg>
		<reg  name="RESERVED_MFR_3C9C" addr="0x3C9C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5557"></reg>
		<reg  name="RESERVED_MFR_3C9E" addr="0x3C9E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0F0E"></reg>
		<reg  name="RESERVED_MFR_3CA0" addr="0x3CA0" space="MFR" span="2" confidential="Y" mask="0x1FFF" display_name="Reserved" range="0x0000 0x1FFF" default="0x03F4"></reg>
		<reg  name="RESERVED_MFR_3CA2" addr="0x3CA2" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0123"></reg>
		<reg  name="RESERVED_MFR_3CA4" addr="0x3CA4" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0123"></reg>
		<reg  name="RESERVED_MFR_3CA6" addr="0x3CA6" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0123"></reg>
		<reg  name="RESERVED_MFR_3CA8" addr="0x3CA8" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0123"></reg>
		<reg  name="RESERVED_MFR_3CAA" addr="0x3CAA" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0123"></reg>
		<reg  name="RESERVED_MFR_3CAC" addr="0x3CAC" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x0123"></reg>
		<reg  name="RESERVED_MFR_3CAE" addr="0x3CAE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0808"></reg>
		<reg  name="RESERVED_MFR_3CB0" addr="0x3CB0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0808"></reg>
		<reg  name="RESERVED_MFR_3CB2" addr="0x3CB2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0808"></reg>
		<reg  name="RESERVED_MFR_3CB4" addr="0x3CB4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0808"></reg>
		<reg  name="RESERVED_MFR_3CB6" addr="0x3CB6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0808"></reg>
		<reg  name="RESERVED_MFR_3CB8" addr="0x3CB8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0808"></reg>
		<reg  name="RESERVED_MFR_3CBA" addr="0x3CBA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3CBC" addr="0x3CBC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3CBE" addr="0x3CBE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3CC0" addr="0x3CC0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4118"></reg>
		<reg  name="RESERVED_MFR_3CC2" addr="0x3CC2" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_MFR_3CC4" addr="0x3CC4" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_MFR_3CC6" addr="0x3CC6" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_MFR_3D00" addr="0x3D00" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0464"></reg>
		<reg  name="RESERVED_MFR_3D02" addr="0x3D02" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFF6A"></reg>
		<reg  name="RESERVED_MFR_3D04" addr="0x3D04" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3D06" addr="0x3D06" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3D08" addr="0x3D08" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8008"></reg>
		<reg  name="RESERVED_MFR_3D0A" addr="0x3D0A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3E54"></reg>
		<reg  name="RESERVED_MFR_3D0C" addr="0x3D0C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2028"></reg>
		<reg  name="RESERVED_MFR_3D0E" addr="0x3D0E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1003"></reg>
		<reg  name="RESERVED_MFR_3D10" addr="0x3D10" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x6280"></reg>
		<reg  name="RESERVED_MFR_3D12" addr="0x3D12" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3105"></reg>
		<reg  name="RESERVED_MFR_3D14" addr="0x3D14" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4B73"></reg>
		<reg  name="RESERVED_MFR_3D16" addr="0x3D16" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x10C0"></reg>
		<reg  name="RESERVED_MFR_3D18" addr="0x3D18" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1030"></reg>
		<reg  name="RESERVED_MFR_3D1A" addr="0x3D1A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3108"></reg>
		<reg  name="RESERVED_MFR_3D1C" addr="0x3D1C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2084"></reg>
		<reg  name="RESERVED_MFR_3D1E" addr="0x3D1E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1C00"></reg>
		<reg  name="RESERVED_MFR_3D20" addr="0x3D20" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5873"></reg>
		<reg  name="RESERVED_MFR_3D22" addr="0x3D22" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8073"></reg>
		<reg  name="RESERVED_MFR_3D24" addr="0x3D24" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8A10"></reg>
		<reg  name="RESERVED_MFR_3D26" addr="0x3D26" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x038D"></reg>
		<reg  name="RESERVED_MFR_3D28" addr="0x3D28" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5488"></reg>
		<reg  name="RESERVED_MFR_3D2A" addr="0x3D2A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2302"></reg>
		<reg  name="RESERVED_MFR_3D2C" addr="0x3D2C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8549"></reg>
		<reg  name="RESERVED_MFR_3D2E" addr="0x3D2E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9043"></reg>
		<reg  name="RESERVED_MFR_3D30" addr="0x3D30" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xB660"></reg>
		<reg  name="RESERVED_MFR_3D32" addr="0x3D32" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9673"></reg>
		<reg  name="RESERVED_MFR_3D34" addr="0x3D34" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8A61"></reg>
		<reg  name="RESERVED_MFR_3D36" addr="0x3D36" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8049"></reg>
		<reg  name="RESERVED_MFR_3D38" addr="0x3D38" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8059"></reg>
		<reg  name="RESERVED_MFR_3D3A" addr="0x3D3A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8056"></reg>
		<reg  name="RESERVED_MFR_3D3C" addr="0x3D3C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8055"></reg>
		<reg  name="RESERVED_MFR_3D3E" addr="0x3D3E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9446"></reg>
		<reg  name="RESERVED_MFR_3D40" addr="0x3D40" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8610"></reg>
		<reg  name="RESERVED_MFR_3D42" addr="0x3D42" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0C84"></reg>
		<reg  name="RESERVED_MFR_3D44" addr="0x3D44" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x7385"></reg>
		<reg  name="RESERVED_MFR_3D46" addr="0x3D46" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x6A5E"></reg>
		<reg  name="RESERVED_MFR_3D48" addr="0x3D48" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x6397"></reg>
		<reg  name="RESERVED_MFR_3D4A" addr="0x3D4A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x100C"></reg>
		<reg  name="RESERVED_MFR_3D4C" addr="0x3D4C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8846"></reg>
		<reg  name="RESERVED_MFR_3D4E" addr="0x3D4E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9673"></reg>
		<reg  name="RESERVED_MFR_3D50" addr="0x3D50" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8928"></reg>
		<reg  name="RESERVED_MFR_3D52" addr="0x3D52" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4055"></reg>
		<reg  name="RESERVED_MFR_3D54" addr="0x3D54" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x6A59"></reg>
		<reg  name="RESERVED_MFR_3D56" addr="0x3D56" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x496B"></reg>
		<reg  name="RESERVED_MFR_3D58" addr="0x3D58" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x826B"></reg>
		<reg  name="RESERVED_MFR_3D5A" addr="0x3D5A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x826D"></reg>
		<reg  name="RESERVED_MFR_3D5C" addr="0x3D5C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9673"></reg>
		<reg  name="RESERVED_MFR_3D5E" addr="0x3D5E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8273"></reg>
		<reg  name="RESERVED_MFR_3D60" addr="0x3D60" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xAC73"></reg>
		<reg  name="RESERVED_MFR_3D62" addr="0x3D62" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8449"></reg>
		<reg  name="RESERVED_MFR_3D64" addr="0x3D64" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8059"></reg>
		<reg  name="RESERVED_MFR_3D66" addr="0x3D66" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x831A"></reg>
		<reg  name="RESERVED_MFR_3D68" addr="0x3D68" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0058"></reg>
		<reg  name="RESERVED_MFR_3D6A" addr="0x3D6A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9020"></reg>
		<reg  name="RESERVED_MFR_3D6C" addr="0x3D6C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0C80"></reg>
		<reg  name="RESERVED_MFR_3D6E" addr="0x3D6E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x738C"></reg>
		<reg  name="RESERVED_MFR_3D70" addr="0x3D70" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x10F0"></reg>
		<reg  name="RESERVED_MFR_3D72" addr="0x3D72" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8045"></reg>
		<reg  name="RESERVED_MFR_3D74" addr="0x3D74" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8241"></reg>
		<reg  name="RESERVED_MFR_3D76" addr="0x3D76" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x816A"></reg>
		<reg  name="RESERVED_MFR_3D78" addr="0x3D78" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5E63"></reg>
		<reg  name="RESERVED_MFR_3D7A" addr="0x3D7A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4143"></reg>
		<reg  name="RESERVED_MFR_3D7C" addr="0x3D7C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8111"></reg>
		<reg  name="RESERVED_MFR_3D7E" addr="0x3D7E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0380"></reg>
		<reg  name="RESERVED_MFR_3D80" addr="0x3D80" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4680"></reg>
		<reg  name="RESERVED_MFR_3D82" addr="0x3D82" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4A80"></reg>
		<reg  name="RESERVED_MFR_3D84" addr="0x3D84" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x103C"></reg>
		<reg  name="RESERVED_MFR_3D86" addr="0x3D86" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xC267"></reg>
		<reg  name="RESERVED_MFR_3D88" addr="0x3D88" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9773"></reg>
		<reg  name="RESERVED_MFR_3D8A" addr="0x3D8A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8310"></reg>
		<reg  name="RESERVED_MFR_3D8C" addr="0x3D8C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0C80"></reg>
		<reg  name="RESERVED_MFR_3D8E" addr="0x3D8E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1030"></reg>
		<reg  name="RESERVED_MFR_3D90" addr="0x3D90" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8046"></reg>
		<reg  name="RESERVED_MFR_3D92" addr="0x3D92" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8011"></reg>
		<reg  name="RESERVED_MFR_3D94" addr="0x3D94" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0380"></reg>
		<reg  name="RESERVED_MFR_3D96" addr="0x3D96" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0408"></reg>
		<reg  name="RESERVED_MFR_3D98" addr="0x3D98" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4184"></reg>
		<reg  name="RESERVED_MFR_3D9A" addr="0x3D9A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x000A"></reg>
		<reg  name="RESERVED_MFR_3D9C" addr="0x3D9C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8111"></reg>
		<reg  name="RESERVED_MFR_3D9E" addr="0x3D9E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0380"></reg>
		<reg  name="RESERVED_MFR_3DA0" addr="0x3DA0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4680"></reg>
		<reg  name="RESERVED_MFR_3DA2" addr="0x3DA2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4A80"></reg>
		<reg  name="RESERVED_MFR_3DA4" addr="0x3DA4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x103C"></reg>
		<reg  name="RESERVED_MFR_3DA6" addr="0x3DA6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xCC73"></reg>
		<reg  name="RESERVED_MFR_3DA8" addr="0x3DA8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x7382"></reg>
		<reg  name="RESERVED_MFR_3DAA" addr="0x3DAA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x7387"></reg>
		<reg  name="RESERVED_MFR_3DAC" addr="0x3DAC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5684"></reg>
		<reg  name="RESERVED_MFR_3DAE" addr="0x3DAE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x100C"></reg>
		<reg  name="RESERVED_MFR_3DB0" addr="0x3DB0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8010"></reg>
		<reg  name="RESERVED_MFR_3DB2" addr="0x3DB2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3080"></reg>
		<reg  name="RESERVED_MFR_3DB4" addr="0x3DB4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4680"></reg>
		<reg  name="RESERVED_MFR_3DB6" addr="0x3DB6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1103"></reg>
		<reg  name="RESERVED_MFR_3DB8" addr="0x3DB8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2842"></reg>
		<reg  name="RESERVED_MFR_3DBA" addr="0x3DBA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0018"></reg>
		<reg  name="RESERVED_MFR_3DBC" addr="0x3DBC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3440"></reg>
		<reg  name="RESERVED_MFR_3DBE" addr="0x3DBE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0406"></reg>
		<reg  name="RESERVED_MFR_3DC0" addr="0x3DC0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5524"></reg>
		<reg  name="RESERVED_MFR_3DC2" addr="0x3DC2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xA236"></reg>
		<reg  name="RESERVED_MFR_3DC4" addr="0x3DC4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0556"></reg>
		<reg  name="RESERVED_MFR_3DC6" addr="0x3DC6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x7000"></reg>
		<reg  name="RESERVED_MFR_3DC8" addr="0x3DC8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8000"></reg>
		<reg  name="RESERVED_MFR_3DCA" addr="0x3DCA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0382"></reg>
		<reg  name="RESERVED_MFR_3DCC" addr="0x3DCC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4BC3"></reg>
		<reg  name="RESERVED_MFR_3DCE" addr="0x3DCE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4B82"></reg>
		<reg  name="RESERVED_MFR_3DD0" addr="0x3DD0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0003"></reg>
		<reg  name="RESERVED_MFR_3DD2" addr="0x3DD2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8070"></reg>
		<reg  name="RESERVED_MFR_3DD4" addr="0x3DD4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DD6" addr="0x3DD6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x937B"></reg>
		<reg  name="RESERVED_MFR_3DD8" addr="0x3DD8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DDA" addr="0x3DDA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DDC" addr="0x3DDC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DDE" addr="0x3DDE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DE0" addr="0x3DE0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DE2" addr="0x3DE2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DE4" addr="0x3DE4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DE6" addr="0x3DE6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DE8" addr="0x3DE8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DEA" addr="0x3DEA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DEC" addr="0x3DEC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DEE" addr="0x3DEE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DF0" addr="0x3DF0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DF2" addr="0x3DF2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DF4" addr="0x3DF4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DF6" addr="0x3DF6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DF8" addr="0x3DF8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DFA" addr="0x3DFA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DFC" addr="0x3DFC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3DFE" addr="0x3DFE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E00" addr="0x3E00" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E02" addr="0x3E02" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E04" addr="0x3E04" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E06" addr="0x3E06" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E08" addr="0x3E08" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E0A" addr="0x3E0A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E0C" addr="0x3E0C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E0E" addr="0x3E0E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E10" addr="0x3E10" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E12" addr="0x3E12" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E14" addr="0x3E14" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E16" addr="0x3E16" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E18" addr="0x3E18" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E1A" addr="0x3E1A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E1C" addr="0x3E1C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E1E" addr="0x3E1E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E20" addr="0x3E20" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E22" addr="0x3E22" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E24" addr="0x3E24" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E26" addr="0x3E26" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E28" addr="0x3E28" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E2A" addr="0x3E2A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E2C" addr="0x3E2C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E2E" addr="0x3E2E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E30" addr="0x3E30" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E32" addr="0x3E32" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E34" addr="0x3E34" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E36" addr="0x3E36" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E38" addr="0x3E38" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E3A" addr="0x3E3A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E3C" addr="0x3E3C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E3E" addr="0x3E3E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E40" addr="0x3E40" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E42" addr="0x3E42" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E44" addr="0x3E44" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E46" addr="0x3E46" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E48" addr="0x3E48" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E4A" addr="0x3E4A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E4C" addr="0x3E4C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E4E" addr="0x3E4E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E50" addr="0x3E50" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E52" addr="0x3E52" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E54" addr="0x3E54" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E56" addr="0x3E56" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E58" addr="0x3E58" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E5A" addr="0x3E5A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E5C" addr="0x3E5C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E5E" addr="0x3E5E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E60" addr="0x3E60" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E62" addr="0x3E62" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E64" addr="0x3E64" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E66" addr="0x3E66" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E68" addr="0x3E68" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E6A" addr="0x3E6A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E6C" addr="0x3E6C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E6E" addr="0x3E6E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E70" addr="0x3E70" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E72" addr="0x3E72" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E74" addr="0x3E74" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E76" addr="0x3E76" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E78" addr="0x3E78" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E7A" addr="0x3E7A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E7C" addr="0x3E7C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E7E" addr="0x3E7E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E80" addr="0x3E80" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E82" addr="0x3E82" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E84" addr="0x3E84" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E86" addr="0x3E86" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E88" addr="0x3E88" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E8A" addr="0x3E8A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E8C" addr="0x3E8C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E8E" addr="0x3E8E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E90" addr="0x3E90" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E92" addr="0x3E92" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E94" addr="0x3E94" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E96" addr="0x3E96" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E98" addr="0x3E98" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E9A" addr="0x3E9A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E9C" addr="0x3E9C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3E9E" addr="0x3E9E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3EA0" addr="0x3EA0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3EA2" addr="0x3EA2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3EA4" addr="0x3EA4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3EA6" addr="0x3EA6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3EA8" addr="0x3EA8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3EAA" addr="0x3EAA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3EAC" addr="0x3EAC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3EAE" addr="0x3EAE" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x000F"></reg>
		<reg  name="RESERVED_MFR_3EB0" addr="0x3EB0" space="MFR" span="2" confidential="Y" mask="0xFF1F" display_name="Reserved" range="0x0000 0xFF1F" default="0x040A"></reg>
		<reg  name="RESERVED_MFR_3EB2" addr="0x3EB2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x206A"></reg>
		<reg  name="RESERVED_MFR_3EB4" addr="0x3EB4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x676A"></reg>
		<reg  name="RESERVED_MFR_3EB6" addr="0x3EB6" space="MFR" span="2" confidential="Y" mask="0x0F3F" display_name="Reserved" range="0x0000 0x0F3F" default="0x0A00"></reg>
		<reg  name="RESERVED_MFR_3EB8" addr="0x3EB8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1278"></reg>
		<reg  name="RESERVED_MFR_3EBA" addr="0x3EBA" space="MFR" span="2" confidential="Y" mask="0xFF7F" display_name="Reserved" range="0x0000 0xFF7F" default="0x0711"></reg>
		<reg  name="RESERVED_MFR_3EBC" addr="0x3EBC" space="MFR" span="2" confidential="Y" mask="0x3FFF" display_name="Reserved" range="0x0000 0x3FFF" default="0x0010"></reg>
		<reg  name="RESERVED_MFR_3EBE" addr="0x3EBE" space="MFR" span="2" confidential="Y" mask="0xFF7F" display_name="Reserved" range="0x0000 0xFF7F" default="0x5508"></reg>
		<reg  name="RESERVED_MFR_3EC0" addr="0x3EC0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xAAAA"></reg>
		<reg  name="RESERVED_MFR_3EC2" addr="0x3EC2" space="MFR" span="2" confidential="Y" mask="0x17FF" display_name="Reserved" range="0x0000 0x17FF" default="0x008B"></reg>
		<reg  name="RESERVED_MFR_3EC4" addr="0x3EC4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2760"></reg>
		<reg  name="RESERVED_MFR_3EC6" addr="0x3EC6" space="MFR" span="2" confidential="Y" mask="0xFF7F" display_name="Reserved" range="0x0000 0xFF7F" default="0x913F"></reg>
		<reg  name="RESERVED_MFR_3EC8" addr="0x3EC8" space="MFR" span="2" confidential="Y" mask="0x7F7E" display_name="Reserved" range="0x0000 0x7F7E" default="0x3F02"></reg>
		<reg  name="RESERVED_MFR_3ECA" addr="0x3ECA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9037"></reg>
		<reg  name="RESERVED_MFR_3ECC" addr="0x3ECC" space="MFR" span="2" confidential="Y" mask="0xFF0F" display_name="Reserved" range="0x0000 0xFF0F" default="0x0400"></reg>
		<reg  name="RESERVED_MFR_3ECE" addr="0x3ECE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x000C"></reg>
		<reg  name="RESERVED_MFR_3ED0" addr="0x3ED0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001"></reg>
		<reg  name="RESERVED_MFR_3ED2" addr="0x3ED2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8040"></reg>
		<reg  name="RESERVED_MFR_3ED4" addr="0x3ED4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x120A"></reg>
		<reg  name="RESERVED_MFR_3ED6" addr="0x3ED6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8080"></reg>
		<reg  name="RESERVED_MFR_3ED8" addr="0x3ED8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9842"></reg>
		<reg  name="RESERVED_MFR_3EDA" addr="0x3EDA" space="MFR" span="2" confidential="Y" mask="0xFF3F" display_name="Reserved" range="0x0000 0xFF3F" default="0xB41D"></reg>
		<reg  name="RESERVED_MFR_3EDC" addr="0x3EDC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x400C"></reg>
		<reg  name="RESERVED_MFR_3EDE" addr="0x3EDE" space="MFR" span="2" confidential="Y" mask="0x0F3F" display_name="Reserved" range="0x0000 0x0F3F" default="0x0200"></reg>
		<reg  name="RESERVED_MFR_3EE0" addr="0x3EE0" space="MFR" span="2" confidential="Y" mask="0xFF00" display_name="Reserved" range="0x0000 0xFF00"></reg>
		<reg  name="RESERVED_MFR_3EE2" addr="0x3EE2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0A20"></reg>
		<reg  name="RESERVED_MFR_3EE4" addr="0x3EE4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xAAAA"></reg>
		<reg  name="RESERVED_MFR_3EE6" addr="0x3EE6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0600"></reg>
		<reg  name="RESERVED_MFR_3EE8" addr="0x3EE8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x002A"></reg>
		<reg  name="RESERVED_MFR_3EEA" addr="0x3EEA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0423"></reg>
		<reg  name="RESERVED_MFR_3EEC" addr="0x3EEC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x242C"></reg>
		<reg  name="RESERVED_MFR_3EEE" addr="0x3EEE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x005A"></reg>
		<reg  name="RESERVED_MFR_3EF0" addr="0x3EF0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3EF2" addr="0x3EF2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0404"></reg>
		<reg  name="RESERVED_MFR_3EF4" addr="0x3EF4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4B4B"></reg>
		<reg  name="RESERVED_MFR_3EF6" addr="0x3EF6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4B4B"></reg>
		<reg  name="RESERVED_MFR_3EF8" addr="0x3EF8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0707"></reg>
		<reg  name="RESERVED_MFR_3EFA" addr="0x3EFA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0808"></reg>
		<reg  name="RESERVED_MFR_3EFC" addr="0x3EFC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8888"></reg>
		<reg  name="RESERVED_MFR_3EFE" addr="0x3EFE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8888"></reg>
		<reg  name="RESERVED_MFR_3F20" addr="0x3F20" space="MFR" span="2" confidential="Y" mask="0x0E38" display_name="Reserved" range="0x0000 0x0E38" default="0x0008"></reg>
		<reg  name="RESERVED_MFR_3F28" addr="0x3F28" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3F2A" addr="0x3F2A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3F2C" addr="0x3F2C" space="MFR" span="2" confidential="Y" mask="0x77FF" display_name="Reserved" range="0x0000 0x77FF" default="0x4448"></reg>
		<reg  name="RESERVED_MFR_3F34" addr="0x3F34" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3F36" addr="0x3F36" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3F38" addr="0x3F38" space="MFR" span="2" confidential="Y" mask="0x77FF" display_name="Reserved" range="0x0000 0x77FF" default="0x4448"></reg>
		<reg  name="RESERVED_MFR_3F3A" addr="0x3F3A" space="MFR" span="2" confidential="Y" mask="0x0080" display_name="Reserved" range="0x0000 0x0080"></reg>
		<reg  name="RESERVED_MFR_3F3C" addr="0x3F3C" space="MFR" span="2" confidential="Y" mask="0x0003" display_name="Reserved" range="0x0000 0x0003" default="0x0003"></reg>
		<reg  name="RESERVED_MFR_3F88" addr="0x3F88" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3F8A" addr="0x3F8A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3F8C" addr="0x3F8C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3F8E" addr="0x3F8E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3F90" addr="0x3F90" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3F92" addr="0x3F92" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3F94" addr="0x3F94" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3F96" addr="0x3F96" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3F98" addr="0x3F98" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3F9A" addr="0x3F9A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0024"></reg>
		<reg  name="RESERVED_MFR_3F9C" addr="0x3F9C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1220"></reg>
		<reg  name="RESERVED_MFR_3F9E" addr="0x3F9E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x100D"></reg>
		<reg  name="RESERVED_MFR_3FA0" addr="0x3FA0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0024"></reg>
		<reg  name="RESERVED_MFR_3FA2" addr="0x3FA2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1220"></reg>
		<reg  name="RESERVED_MFR_3FA4" addr="0x3FA4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1007"></reg>
		<reg  name="RESERVED_MFR_3FA6" addr="0x3FA6" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x000F"></reg>
		<reg  name="RESERVED_MFR_3FA8" addr="0x3FA8" space="MFR" span="2" confidential="Y" mask="0x0007" display_name="Reserved" range="0x0000 0x0007"></reg>
		<reg  name="RESERVED_MFR_3FAA" addr="0x3FAA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x09C4"></reg>
		<reg  name="RESERVED_MFR_3FAC" addr="0x3FAC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xC350"></reg>
		<reg  name="RESERVED_MFR_3FAE" addr="0x3FAE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3FB0" addr="0x3FB0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0032"></reg>
		<reg  name="RESERVED_MFR_3FB2" addr="0x3FB2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001"></reg>
		<reg  name="RESERVED_MFR_3FB4" addr="0x3FB4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x01F4"></reg>
		<reg  name="RESERVED_MFR_3FB6" addr="0x3FB6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001"></reg>
		<reg  name="RESERVED_MFR_3FB8" addr="0x3FB8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001"></reg>
		<reg  name="RESERVED_MFR_3FBA" addr="0x3FBA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001"></reg>
		<reg  name="RESERVED_MFR_3FBC" addr="0x3FBC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001"></reg>
		<reg  name="RESERVED_MFR_3FBE" addr="0x3FBE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001"></reg>
		<reg  name="RESERVED_MFR_3FC0" addr="0x3FC0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3A98"></reg>
		<reg  name="RESERVED_MFR_3FC2" addr="0x3FC2" space="MFR" span="2" confidential="Y" mask="0x0003" display_name="Reserved" range="0x0000 0x0003"></reg>
		<reg  name="RESERVED_MFR_3FC4" addr="0x3FC4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3FC6" addr="0x3FC6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3FC8" addr="0x3FC8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3FE0" addr="0x3FE0" space="MFR" span="2" confidential="Y" mask="0x001F" display_name="Reserved" range="0x0000 0x000F"></reg>



	</registers>

<copyright>
  Copyright (c) 2016 ON Semiconductor.   All rights reserved.


  No permission to use, copy, modify, or distribute this software and/or
  its documentation for any purpose has been granted by ON Semiconductor.
  If any such permission has been granted ( by separate agreement ), it
  is required that the above copyright notice appear in all copies and
  that both that copyright notice and this permission notice appear in
  supporting documentation, and that the name of ON Semiconductor or any
  of its trademarks may not be used in advertising or publicity pertaining
  to distribution of the software without specific, written prior permission.


  This software and any associated documentation are provided AS IS and
  without warranty of any kind.   ON SEMICONDUCTOR EXPRESSLY DISCLAIMS
  ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, NONINFRINGEMENT
  OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS
  FOR A PARTICULAR PURPOSE.  ON Semiconductor DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED
  IN THIS SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF THIS SOFTWARE
  WILL BE UNINTERRUPTED OR ERROR-FREE.  FURTHERMORE, ON Semiconductor DOES NOT WARRANT OR
  MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE RESULTS OF THE USE OF ANY
  ACCOMPANYING DOCUMENTATION IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY,
  OR OTHERWISE.
</copyright>
<revision>
// $Revision: 13430 $
// $Date: 2018-03-05 13:53:54 -0800 (Mon, 05 Mar 2018) $

</revision>
</sensor>
