Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 19 16:48:34 2024
| Host         : MadamImAdam running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RETE_16_4_timing_summary_routed.rpt -pb RETE_16_4_timing_summary_routed.pb -rpx RETE_16_4_timing_summary_routed.rpx -warn_on_violation
| Design       : RETE_16_4
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.328ns  (logic 4.457ns (47.786%)  route 4.870ns (52.214%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.978     0.978 r  A_IBUF[2]_inst/O
                         net (fo=1, routed)           1.555     2.532    A_IBUF[2]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.656 r  Y_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.656    Y_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y6           MUXF7 (Prop_muxf7_I0_O)      0.212     2.868 r  Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.353     4.222    Y_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I3_O)        0.327     4.549 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.962     6.511    Y_OBUF[3]
    R15                  OBUF (Prop_obuf_I_O)         2.817     9.328 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.328    Y[3]
    R15                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.895ns  (logic 4.474ns (50.295%)  route 4.421ns (49.705%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.978     0.978 r  A_IBUF[2]_inst/O
                         net (fo=1, routed)           1.555     2.532    A_IBUF[2]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.656 r  Y_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.656    Y_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y6           MUXF7 (Prop_muxf7_I0_O)      0.212     2.868 r  Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.195     4.064    Y_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I3_O)        0.327     4.391 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     6.062    Y_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         2.833     8.895 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.895    Y[0]
    R16                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.820ns  (logic 4.241ns (48.083%)  route 4.579ns (51.917%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.978     0.978 r  A_IBUF[2]_inst/O
                         net (fo=1, routed)           1.555     2.532    A_IBUF[2]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.656 r  Y_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.656    Y_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y6           MUXF7 (Prop_muxf7_I0_O)      0.212     2.868 r  Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.353     4.222    Y_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I3_O)        0.299     4.521 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     6.192    Y_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.628     8.820 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.820    Y[1]
    T15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.817ns  (logic 4.242ns (48.114%)  route 4.575ns (51.886%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.978     0.978 r  A_IBUF[2]_inst/O
                         net (fo=1, routed)           1.555     2.532    A_IBUF[2]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.656 r  Y_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.656    Y_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y6           MUXF7 (Prop_muxf7_I0_O)      0.212     2.868 r  Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.195     4.064    Y_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I3_O)        0.299     4.363 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.825     6.187    Y_OBUF[2]
    T14                  OBUF (Prop_obuf_I_O)         2.629     8.817 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.817    Y[2]
    T14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_demux[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.377ns (66.637%)  route 0.690ns (33.363%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  S_demux[1] (IN)
                         net (fo=0)                   0.000     0.000    S_demux[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.187     0.187 f  S_demux_IBUF[1]_inst/O
                         net (fo=4, routed)           0.347     0.534    S_demux_IBUF[1]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.045     0.579 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.921    Y_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.145     2.067 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.067    Y[1]
    T15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_demux[1]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.378ns (65.066%)  route 0.740ns (34.934%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  S_demux[1] (IN)
                         net (fo=0)                   0.000     0.000    S_demux[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  S_demux_IBUF[1]_inst/O
                         net (fo=4, routed)           0.348     0.535    S_demux_IBUF[1]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.045     0.580 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     0.972    Y_OBUF[2]
    T14                  OBUF (Prop_obuf_I_O)         1.146     2.118 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.118    Y[2]
    T14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_demux[1]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.445ns (67.825%)  route 0.685ns (32.175%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  S_demux[1] (IN)
                         net (fo=0)                   0.000     0.000    S_demux[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.187     0.187 f  S_demux_IBUF[1]_inst/O
                         net (fo=4, routed)           0.348     0.535    S_demux_IBUF[1]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.049     0.584 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.337     0.921    Y_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.209     2.130 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.130    Y[0]
    R16                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_demux[1]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.429ns (62.567%)  route 0.855ns (37.433%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  S_demux[1] (IN)
                         net (fo=0)                   0.000     0.000    S_demux[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  S_demux_IBUF[1]_inst/O
                         net (fo=4, routed)           0.347     0.534    S_demux_IBUF[1]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.048     0.582 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.090    Y_OBUF[3]
    R15                  OBUF (Prop_obuf_I_O)         1.194     2.284 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.284    Y[3]
    R15                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------





