{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496581237988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496581237991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 06:00:37 2017 " "Processing started: Sun Jun 04 06:00:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496581237991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496581237991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off super_hash_processor -c super_hash_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off super_hash_processor -c super_hash_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496581237991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1496581238309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496581238309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_shp.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_shp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_super_hash_processor " "Found entity 1: tb_super_hash_processor" {  } { { "tb_final_shp.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/tb_final_shp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496581245334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496581245334 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "super_hash_processor.sv(208) " "Verilog HDL information at super_hash_processor.sv(208): always construct contains both blocking and non-blocking assignments" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 208 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1496581245336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE super_hash_processor.sv(4) " "Verilog HDL Declaration information at super_hash_processor.sv(4): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1496581245336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F super_hash_processor.sv(191) " "Verilog HDL Declaration information at super_hash_processor.sv(191): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1496581245336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t T super_hash_processor.sv(192) " "Verilog HDL Declaration information at super_hash_processor.sv(192): object \"t\" differs only in case from object \"T\" in the same scope" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 192 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1496581245336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G super_hash_processor.sv(191) " "Verilog HDL Declaration information at super_hash_processor.sv(191): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1496581245336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_hash_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file super_hash_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 super_hash_processor " "Found entity 1: super_hash_processor" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496581245337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496581245337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "super_hash_processor " "Elaborating entity \"super_hash_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496581245362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(17) " "Verilog HDL assignment warning at super_hash_processor.sv(17): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245389 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(19) " "Verilog HDL assignment warning at super_hash_processor.sv(19): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245389 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 super_hash_processor.sv(205) " "Verilog HDL assignment warning at super_hash_processor.sv(205): truncated value with size 16 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245389 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(252) " "Verilog HDL assignment warning at super_hash_processor.sv(252): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245389 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(288) " "Verilog HDL assignment warning at super_hash_processor.sv(288): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245389 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(295) " "Verilog HDL assignment warning at super_hash_processor.sv(295): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245389 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(301) " "Verilog HDL assignment warning at super_hash_processor.sv(301): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245389 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(311) " "Verilog HDL assignment warning at super_hash_processor.sv(311): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245389 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(313) " "Verilog HDL assignment warning at super_hash_processor.sv(313): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245389 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(323) " "Verilog HDL assignment warning at super_hash_processor.sv(323): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245389 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(328) " "Verilog HDL assignment warning at super_hash_processor.sv(328): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245389 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(330) " "Verilog HDL assignment warning at super_hash_processor.sv(330): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245389 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(340) " "Verilog HDL assignment warning at super_hash_processor.sv(340): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(357) " "Verilog HDL assignment warning at super_hash_processor.sv(357): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(362) " "Verilog HDL assignment warning at super_hash_processor.sv(362): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(364) " "Verilog HDL assignment warning at super_hash_processor.sv(364): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(372) " "Verilog HDL assignment warning at super_hash_processor.sv(372): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(398) " "Verilog HDL assignment warning at super_hash_processor.sv(398): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(404) " "Verilog HDL assignment warning at super_hash_processor.sv(404): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(408) " "Verilog HDL assignment warning at super_hash_processor.sv(408): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(410) " "Verilog HDL assignment warning at super_hash_processor.sv(410): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(416) " "Verilog HDL assignment warning at super_hash_processor.sv(416): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 super_hash_processor.sv(108) " "Verilog HDL assignment warning at super_hash_processor.sv(108): truncated value with size 8 to match size of target (4)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 super_hash_processor.sv(110) " "Verilog HDL assignment warning at super_hash_processor.sv(110): truncated value with size 32 to match size of target (4)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 super_hash_processor.sv(112) " "Verilog HDL assignment warning at super_hash_processor.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 super_hash_processor.sv(114) " "Verilog HDL assignment warning at super_hash_processor.sv(114): truncated value with size 32 to match size of target (4)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(438) " "Verilog HDL assignment warning at super_hash_processor.sv(438): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(445) " "Verilog HDL assignment warning at super_hash_processor.sv(445): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(453) " "Verilog HDL assignment warning at super_hash_processor.sv(453): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(455) " "Verilog HDL assignment warning at super_hash_processor.sv(455): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(469) " "Verilog HDL assignment warning at super_hash_processor.sv(469): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(474) " "Verilog HDL assignment warning at super_hash_processor.sv(474): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(482) " "Verilog HDL assignment warning at super_hash_processor.sv(482): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(484) " "Verilog HDL assignment warning at super_hash_processor.sv(484): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(491) " "Verilog HDL assignment warning at super_hash_processor.sv(491): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(548) " "Verilog HDL assignment warning at super_hash_processor.sv(548): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(552) " "Verilog HDL assignment warning at super_hash_processor.sv(552): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(553) " "Verilog HDL assignment warning at super_hash_processor.sv(553): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(573) " "Verilog HDL assignment warning at super_hash_processor.sv(573): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(574) " "Verilog HDL assignment warning at super_hash_processor.sv(574): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(593) " "Verilog HDL assignment warning at super_hash_processor.sv(593): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(594) " "Verilog HDL assignment warning at super_hash_processor.sv(594): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(621) " "Verilog HDL assignment warning at super_hash_processor.sv(621): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(622) " "Verilog HDL assignment warning at super_hash_processor.sv(622): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496581245390 "|super_hash_processor"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1496581250781 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496581253018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/output_files/super_hash_processor.map.smsg " "Generated suppressed messages file C:/Users/thoma/Desktop/ECE 111/Project_final_v1/output_files/super_hash_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496581253091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1496581253259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496581253259 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[16\] " "No output dependent on input pin \"message_addr\[16\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[17\] " "No output dependent on input pin \"message_addr\[17\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[18\] " "No output dependent on input pin \"message_addr\[18\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[19\] " "No output dependent on input pin \"message_addr\[19\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[20\] " "No output dependent on input pin \"message_addr\[20\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[21\] " "No output dependent on input pin \"message_addr\[21\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[22\] " "No output dependent on input pin \"message_addr\[22\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[23\] " "No output dependent on input pin \"message_addr\[23\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[24\] " "No output dependent on input pin \"message_addr\[24\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[25\] " "No output dependent on input pin \"message_addr\[25\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[26\] " "No output dependent on input pin \"message_addr\[26\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[27\] " "No output dependent on input pin \"message_addr\[27\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[28\] " "No output dependent on input pin \"message_addr\[28\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[29\] " "No output dependent on input pin \"message_addr\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[30\] " "No output dependent on input pin \"message_addr\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[31\] " "No output dependent on input pin \"message_addr\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496581253423 "|super_hash_processor|message_addr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1496581253423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3282 " "Implemented 3282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "133 " "Implemented 133 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1496581253431 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1496581253431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3098 " "Implemented 3098 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1496581253431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1496581253431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "761 " "Peak virtual memory: 761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496581253445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 06:00:53 2017 " "Processing ended: Sun Jun 04 06:00:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496581253445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496581253445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496581253445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496581253445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1496581254531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496581254536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 06:00:54 2017 " "Processing started: Sun Jun 04 06:00:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496581254536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1496581254536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off super_hash_processor -c super_hash_processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off super_hash_processor -c super_hash_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1496581254536 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1496581254628 ""}
{ "Info" "0" "" "Project  = super_hash_processor" {  } {  } 0 0 "Project  = super_hash_processor" 0 0 "Fitter" 0 0 1496581254629 ""}
{ "Info" "0" "" "Revision = super_hash_processor" {  } {  } 0 0 "Revision = super_hash_processor" 0 0 "Fitter" 0 0 1496581254629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1496581254728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1496581254728 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "super_hash_processor EP2AGX45DF29I5 " "Selected device EP2AGX45DF29I5 for design \"super_hash_processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1496581254752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496581254803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496581254803 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1496581255005 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1496581255010 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX45DF29C5 " "Device EP2AGX45DF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF29C5 " "Device EP2AGX65DF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF29I5 " "Device EP2AGX65DF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95EF29C5 " "Device EP2AGX95EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95EF29I5 " "Device EP2AGX95EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29C5 " "Device EP2AGX125EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29I5ES " "Device EP2AGX125EF29I5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29I5 " "Device EP2AGX125EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29C5ES " "Device EP2AGX125EF29C5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX190EF29C5 " "Device EP2AGX190EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX190EF29I5 " "Device EP2AGX190EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX260EF29C5 " "Device EP2AGX260EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX260EF29I5 " "Device EP2AGX260EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496581255090 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1496581255090 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ AB16 " "Pin ~ALTERA_nCEO~ is reserved at location AB16" {  } { { "f:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 8213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496581255095 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1496581255095 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1496581255097 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "184 184 " "No exact pin location assignment(s) for 184 pins of 184 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1496581255731 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "super_hash_processor.sdc " "Synopsys Design Constraints File file not found: 'super_hash_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1496581256218 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1496581256218 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1496581256249 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1496581256249 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1496581256250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AE15 (CLK6, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN AE15 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496581256561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_clk~output " "Destination node mem_clk~output" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 8044 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496581256561 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496581256561 ""}  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 8094 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496581256561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN AF15 (CLK4, DIFFCLK_0n)) " "Automatically promoted node reset_n~input (placed in PIN AF15 (CLK4, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496581256561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_we~reg0 " "Destination node mem_we~reg0" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 2462 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496581256561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m\[7\] " "Destination node m\[7\]" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 1008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496581256561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i\[4\] " "Destination node i\[4\]" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 1299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496581256561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t\[7\] " "Destination node t\[7\]" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 1304 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496581256561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t\[6\] " "Destination node t\[6\]" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 1305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496581256561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t\[5\] " "Destination node t\[5\]" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 1306 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496581256561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t\[4\] " "Destination node t\[4\]" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 1307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496581256561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t\[0\] " "Destination node t\[0\]" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 1311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496581256561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t\[1\] " "Destination node t\[1\]" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 1310 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496581256561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t\[3\] " "Destination node t\[3\]" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 1308 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496581256561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1496581256561 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496581256561 ""}  } { { "super_hash_processor.sv" "" { Text "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/super_hash_processor.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 0 { 0 ""} 0 8097 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496581256561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1496581256962 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496581256965 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496581256965 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496581256970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496581256976 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1496581256981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1496581256981 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1496581256984 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1496581257136 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1496581257139 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1496581257139 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "182 unused 2.5V 131 51 0 " "Number of I/O pins in group: 182 (unused VREF, 2.5V VCCIO, 131 input, 51 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1496581257143 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1496581257143 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1496581257143 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496581257144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496581257144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496581257144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 3 51 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496581257144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 68 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496581257144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 64 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496581257144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 48 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496581257144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 68 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496581257144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 52 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496581257144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1496581257144 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1496581257144 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1496581257144 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496581257367 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1496581257374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1496581258665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496581259245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1496581259284 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1496581274010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496581274010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1496581274618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X36_Y22 X47_Y33 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X36_Y22 to location X47_Y33" {  } { { "loc" "" { Generic "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X36_Y22 to location X47_Y33"} { { 12 { 0 ""} 36 22 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1496581277839 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1496581277839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1496581280592 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1496581280592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496581280594 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.83 " "Total time spent on timing analysis during the Fitter is 1.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1496581281455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496581281469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496581281961 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496581281985 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496581282526 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496581283426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thoma/Desktop/ECE 111/Project_final_v1/output_files/super_hash_processor.fit.smsg " "Generated suppressed messages file C:/Users/thoma/Desktop/ECE 111/Project_final_v1/output_files/super_hash_processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1496581284287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1802 " "Peak virtual memory: 1802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496581284992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 06:01:24 2017 " "Processing ended: Sun Jun 04 06:01:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496581284992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496581284992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496581284992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1496581284992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1496581285900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496581285903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 06:01:25 2017 " "Processing started: Sun Jun 04 06:01:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496581285903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1496581285903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off super_hash_processor -c super_hash_processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off super_hash_processor -c super_hash_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1496581285903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1496581286255 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1496581287975 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1496581288058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496581288474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 06:01:28 2017 " "Processing ended: Sun Jun 04 06:01:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496581288474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496581288474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496581288474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1496581288474 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1496581289156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1496581289632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496581289636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 06:01:29 2017 " "Processing started: Sun Jun 04 06:01:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496581289636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581289636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta super_hash_processor -c super_hash_processor " "Command: quartus_sta super_hash_processor -c super_hash_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581289636 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1496581289732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581289878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581289878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581289929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581289929 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "super_hash_processor.sdc " "Synopsys Design Constraints File file not found: 'super_hash_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581290378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581290379 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496581290384 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581290384 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581290401 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581290402 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1496581290403 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1496581290417 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1496581290620 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581290620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.405 " "Worst-case setup slack is -9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581290627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581290627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.405           -5817.587 clk  " "   -9.405           -5817.587 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581290627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581290627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581290650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581290650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clk  " "    0.308               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581290650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581290650 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581290655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581290661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581290667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581290667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -2005.145 clk  " "   -2.846           -2005.145 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581290667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581290667 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1496581290715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581290750 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291608 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1496581291676 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.272 " "Worst-case setup slack is -9.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.272           -5632.692 clk  " "   -9.272           -5632.692 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 clk  " "    0.277               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -2004.253 clk  " "   -2.846           -2004.253 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291703 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1496581291746 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291900 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1496581291914 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.897 " "Worst-case setup slack is -3.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.897           -2093.557 clk  " "   -3.897           -2093.557 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clk  " "    0.140               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -834.134 clk  " "   -2.846            -834.134 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496581291942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581291942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581292560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581292560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581292661 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581292699 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581292736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "855 " "Peak virtual memory: 855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496581292796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 06:01:32 2017 " "Processing ended: Sun Jun 04 06:01:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496581292796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496581292796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496581292796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581292796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496581293698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496581293703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 06:01:33 2017 " "Processing started: Sun Jun 04 06:01:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496581293703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1496581293703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off super_hash_processor -c super_hash_processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off super_hash_processor -c super_hash_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1496581293703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1496581294111 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "super_hash_processor_5_900mv_100c_slow.svo C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/ simulation " "Generated file super_hash_processor_5_900mv_100c_slow.svo in folder \"C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496581294796 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "super_hash_processor_5_900mv_-40c_slow.svo C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/ simulation " "Generated file super_hash_processor_5_900mv_-40c_slow.svo in folder \"C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496581295246 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "super_hash_processor_min_900mv_-40c_fast.svo C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/ simulation " "Generated file super_hash_processor_min_900mv_-40c_fast.svo in folder \"C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496581295689 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "super_hash_processor.svo C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/ simulation " "Generated file super_hash_processor.svo in folder \"C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496581296150 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "super_hash_processor_5_900mv_100c_v_slow.sdo C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/ simulation " "Generated file super_hash_processor_5_900mv_100c_v_slow.sdo in folder \"C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496581296500 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "super_hash_processor_5_900mv_-40c_v_slow.sdo C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/ simulation " "Generated file super_hash_processor_5_900mv_-40c_v_slow.sdo in folder \"C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496581296846 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "super_hash_processor_min_900mv_-40c_v_fast.sdo C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/ simulation " "Generated file super_hash_processor_min_900mv_-40c_v_fast.sdo in folder \"C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496581297190 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "super_hash_processor_v.sdo C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/ simulation " "Generated file super_hash_processor_v.sdo in folder \"C:/Users/thoma/Desktop/ECE 111/Project_final_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496581297535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496581297614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 06:01:37 2017 " "Processing ended: Sun Jun 04 06:01:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496581297614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496581297614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496581297614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1496581297614 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus Prime Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1496581298215 ""}
