# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 17:54:25 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# ** Fatal: (vsim-3817) Port "en" of entity "my_ndff" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/FD/allout File: D:/Senior-1/Computer-architecture/PipelinedProject/Fetch/projetc-arch/my_nDFF.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# End time: 17:54:25 on Apr 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 11
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd failed with 1 errors.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 1 failed with 1 error.
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd failed with 2 errors.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 1 failed with 2 errors.
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 18:00:11 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# ** Fatal: (vsim-3817) Port "en" of entity "my_ndff" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/FD/allout File: D:/Senior-1/Computer-architecture/PipelinedProject/Fetch/projetc-arch/my_nDFF.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# End time: 18:00:11 on Apr 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 18:03:48 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Fatal: (vsim-3817) Port "en" of entity "my_dff" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/FD/allout/loop1(0)/fx File: D:/Senior-1/Computer-architecture/PipelinedProject/Fetch/projetc-arch/my_DFF.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 18:03:48 on Apr 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 18:05:21 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# ** Fatal: (vsim-3817) Port "we" of entity "my_ndff" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/EMF/piplineEXMF File: D:/Senior-1/Computer-architecture/PipelinedProject/Fetch/projetc-arch/my_nDFF.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 18:05:22 on Apr 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 18:13:58 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (1) for port "/projectarch/MF1/mux2/A".
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/MF1/mux2 File: D:/Senior-1/Computer-architecture/PipelinedProject/Fetch/projetc-arch/MUX2x1.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 18:13:58 on Apr 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 18:19:42 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (1) for port "/projectarch/MF1/mux2/A".
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/MF1/mux2 File: D:/Senior-1/Computer-architecture/PipelinedProject/Fetch/projetc-arch/MUX2x1.vhd Line: 8
# FATAL ERROR while loading design
# Error loading design
# End time: 18:19:42 on Apr 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 18:21:08 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (32) for port "/projectarch/M1/spAlu1/spAdder1/f0/a".
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/M1/spAlu1/spAdder1/f0 File: D:/Senior-1/Computer-architecture/PipelinedProject/my_nadder.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# End time: 18:21:08 on Apr 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 18:27:35 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# Loading work.my_ndffm(impofmy_ndff)
# Loading work.ram(impofram)
# ** Fatal: (vsim-3817) Port "we" of entity "my_ndff" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/M1/PipeLine File: D:/Senior-1/Computer-architecture/PipelinedProject/Fetch/projetc-arch/my_nDFF.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 18:27:36 on Apr 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 18:29:55 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# Loading work.my_ndffm(impofmy_ndff)
# Loading work.ram(impofram)
# ** Fatal: (vsim-3817) Port "we" of entity "my_ndff" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/M1/PipeLine File: D:/Senior-1/Computer-architecture/PipelinedProject/Fetch/projetc-arch/my_nDFF.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 18:29:56 on Apr 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 18:30:52 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# Loading work.my_ndffm(impofmy_ndff)
# Loading work.ram(impofram)
# Loading work.writeback(archofwritebackmux)
# Loading work.mux2(arch1)
# ** Warning: Design size of 18930 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
mem save -o hamasa.mem -f mti -data symbolic -addr hex /projectarch/F1/instruction_cache/ram
add wave -position end  sim:/projectarch/ADDRESS_EXP_HANDLER
add wave -position end  sim:/projectarch/AllmemSig
add wave -position end  sim:/projectarch/AllWBSig
add wave -position end  sim:/projectarch/bits
add wave -position end  sim:/projectarch/branch_predict
add wave -position end  sim:/projectarch/clk
add wave -position end  sim:/projectarch/DFF_out
add wave -position end  sim:/projectarch/enable1
add wave -position end  sim:/projectarch/Enable2
add wave -position end  sim:/projectarch/excution_predict
add wave -position end  sim:/projectarch/ExecSignals
add wave -position end  sim:/projectarch/FetchDecodeOutput
add wave -position end  sim:/projectarch/FlagRegister
add wave -position end  sim:/projectarch/flushing_for_jump
add wave -position end  sim:/projectarch/FlushSignals
add wave -position end  sim:/projectarch/FRmem
add wave -position end  sim:/projectarch/I_PC
add wave -position end  sim:/projectarch/I_PPCC
add wave -position end  sim:/projectarch/INDE
add wave -position end  sim:/projectarch/INMFM
add wave -position end  sim:/projectarch/Inportvalue
add wave -position end  sim:/projectarch/InputEx
add wave -position end  sim:/projectarch/InputSignals
add wave -position end  sim:/projectarch/InstF
add wave -position end  sim:/projectarch/InstFD
add wave -position end  sim:/projectarch/instruction
add wave -position end  sim:/projectarch/interuppt_signal
add wave -position end  sim:/projectarch/JMP_LABEL
add wave -position end  sim:/projectarch/MBlockMem
add wave -position end  sim:/projectarch/MemSignals
add wave -position end  sim:/projectarch/MemSignals2
add wave -position end  sim:/projectarch/onebit
add wave -position end  sim:/projectarch/OUT_BRANCH
add wave -position end  sim:/projectarch/out_mem_PF
add wave -position end  sim:/projectarch/OUT_MFMEM
add wave -position end  sim:/projectarch/OUT_MWB
add wave -position end  sim:/projectarch/OUTDE
add wave -position end  sim:/projectarch/OUTEMF
add wave -position end  sim:/projectarch/OutExec1
add wave -position end  sim:/projectarch/OutExec2
add wave -position end  sim:/projectarch/OUTOFMEM
add wave -position end  sim:/projectarch/OutPortOUT
add wave -position end  sim:/projectarch/OutputALU
add wave -position end  sim:/projectarch/OUTS
add wave -position end  sim:/projectarch/overflow_signal
add wave -position end  sim:/projectarch/PC_plus
add wave -position end  sim:/projectarch/PC_plusF
add wave -position end  sim:/projectarch/PC_RESET_VALUE
add wave -position end  sim:/projectarch/PCF
add wave -position end  sim:/projectarch/PCold
add wave -position end  sim:/projectarch/Protected_signal
add wave -position end  sim:/projectarch/Readdata1
add wave -position end  sim:/projectarch/Readdata2
add wave -position end  sim:/projectarch/RegW01
add wave -position end  sim:/projectarch/reset
add wave -position end  sim:/projectarch/retS
add wave -position end  sim:/projectarch/return_selection
add wave -position end  sim:/projectarch/return_signal
add wave -position end  sim:/projectarch/RFlagS
add wave -position end  sim:/projectarch/selection
add wave -position end  sim:/projectarch/SignExtendImm
add wave -position end  sim:/projectarch/Spenable
add wave -position end  sim:/projectarch/SwapS
add wave -position end  sim:/projectarch/WA1
add wave -position end  sim:/projectarch/WA2
add wave -position end  sim:/projectarch/WBBlockMEM
add wave -position end  sim:/projectarch/WBSignals
add wave -position end  sim:/projectarch/WBSignals2
add wave -position end  sim:/projectarch/WRITE_REG_1
add wave -position end  sim:/projectarch/writedata1xx
add wave -position end  sim:/projectarch/writedata2xx
add wave -position end  sim:/projectarch/x1
add wave -position end  sim:/projectarch/x2
force -freeze sim:/projectarch/reset 1 0
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 24217 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
quit -sim
# End time: 18:56:48 on Apr 18,2024, Elapsed time: 0:25:56
# Errors: 0, Warnings: 5
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 18:58:28 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# Loading work.my_ndffm(impofmy_ndff)
# Loading work.ram(impofram)
# Loading work.writeback(archofwritebackmux)
# Loading work.mux2(arch1)
# ** Warning: Design size of 18930 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
add wave -position end  sim:/projectarch/ADDRESS_EXP_HANDLER
add wave -position end  sim:/projectarch/AllmemSig
add wave -position end  sim:/projectarch/AllWBSig
add wave -position end  sim:/projectarch/bits
add wave -position end  sim:/projectarch/branch_predict
add wave -position end  sim:/projectarch/clk
add wave -position end  sim:/projectarch/DFF_out
add wave -position end  sim:/projectarch/enable1
add wave -position end  sim:/projectarch/Enable2
add wave -position end  sim:/projectarch/excution_predict
add wave -position end  sim:/projectarch/ExecSignals
add wave -position end  sim:/projectarch/FetchDecodeOutput
add wave -position end  sim:/projectarch/FlagRegister
add wave -position end  sim:/projectarch/flushing_for_jump
add wave -position end  sim:/projectarch/FlushSignals
add wave -position end  sim:/projectarch/FRmem
add wave -position end  sim:/projectarch/I_PC
add wave -position end  sim:/projectarch/I_PPCC
add wave -position end  sim:/projectarch/INDE
add wave -position end  sim:/projectarch/INMFM
add wave -position end  sim:/projectarch/Inportvalue
add wave -position end  sim:/projectarch/InputEx
add wave -position end  sim:/projectarch/InputSignals
add wave -position end  sim:/projectarch/InstF
add wave -position end  sim:/projectarch/InstFD
add wave -position end  sim:/projectarch/instruction
add wave -position end  sim:/projectarch/interuppt_signal
add wave -position end  sim:/projectarch/JMP_LABEL
add wave -position end  sim:/projectarch/MBlockMem
add wave -position end  sim:/projectarch/MemSignals
add wave -position end  sim:/projectarch/MemSignals2
add wave -position end  sim:/projectarch/onebit
add wave -position end  sim:/projectarch/OUT_BRANCH
add wave -position end  sim:/projectarch/out_mem_PF
add wave -position end  sim:/projectarch/OUT_MFMEM
add wave -position end  sim:/projectarch/OUT_MWB
add wave -position end  sim:/projectarch/OUTDE
add wave -position end  sim:/projectarch/OUTEMF
add wave -position end  sim:/projectarch/OutExec1
add wave -position end  sim:/projectarch/OutExec2
add wave -position end  sim:/projectarch/OUTOFMEM
add wave -position end  sim:/projectarch/OutPortOUT
add wave -position end  sim:/projectarch/OutputALU
add wave -position end  sim:/projectarch/OUTS
add wave -position end  sim:/projectarch/overflow_signal
add wave -position end  sim:/projectarch/PC_plus
add wave -position end  sim:/projectarch/PC_plusF
add wave -position end  sim:/projectarch/PC_RESET_VALUE
add wave -position end  sim:/projectarch/PCF
add wave -position end  sim:/projectarch/PCold
add wave -position end  sim:/projectarch/Protected_signal
add wave -position end  sim:/projectarch/Readdata1
add wave -position end  sim:/projectarch/Readdata2
add wave -position end  sim:/projectarch/RegW01
add wave -position end  sim:/projectarch/reset
add wave -position end  sim:/projectarch/retS
add wave -position end  sim:/projectarch/return_selection
add wave -position end  sim:/projectarch/return_signal
add wave -position end  sim:/projectarch/RFlagS
add wave -position end  sim:/projectarch/selection
add wave -position end  sim:/projectarch/SignExtendImm
add wave -position end  sim:/projectarch/Spenable
add wave -position end  sim:/projectarch/SwapS
add wave -position end  sim:/projectarch/WA1
add wave -position end  sim:/projectarch/WA2
add wave -position end  sim:/projectarch/WBBlockMEM
add wave -position end  sim:/projectarch/WBSignals
add wave -position end  sim:/projectarch/WBSignals2
add wave -position end  sim:/projectarch/WRITE_REG_1
add wave -position end  sim:/projectarch/writedata1xx
add wave -position end  sim:/projectarch/writedata2xx
add wave -position end  sim:/projectarch/x1
add wave -position end  sim:/projectarch/x2
add wave -position 5  sim:/projectarch/ADDRESS_EXP_HANDLER
add wave -position 6  sim:/projectarch/AllmemSig
add wave -position 7  sim:/projectarch/AllWBSig
add wave -position 8  sim:/projectarch/bits
add wave -position 9  sim:/projectarch/branch_predict
add wave -position 10  sim:/projectarch/clk
add wave -position 11  sim:/projectarch/DFF_out
add wave -position 12  sim:/projectarch/enable1
add wave -position 13  sim:/projectarch/Enable2
add wave -position 14  sim:/projectarch/excution_predict
add wave -position 15  sim:/projectarch/ExecSignals
add wave -position 16  sim:/projectarch/FetchDecodeOutput
add wave -position 17  sim:/projectarch/FlagRegister
add wave -position 18  sim:/projectarch/flushing_for_jump
add wave -position 19  sim:/projectarch/FlushSignals
add wave -position 20  sim:/projectarch/FRmem
add wave -position 21  sim:/projectarch/I_PC
add wave -position 22  sim:/projectarch/I_PPCC
add wave -position 23  sim:/projectarch/INDE
add wave -position 24  sim:/projectarch/INMFM
add wave -position 25  sim:/projectarch/Inportvalue
add wave -position 26  sim:/projectarch/InputEx
add wave -position 27  sim:/projectarch/InputSignals
add wave -position 28  sim:/projectarch/InstF
add wave -position 29  sim:/projectarch/InstFD
add wave -position 30  sim:/projectarch/instruction
add wave -position 31  sim:/projectarch/interuppt_signal
add wave -position 32  sim:/projectarch/JMP_LABEL
add wave -position 33  sim:/projectarch/MBlockMem
add wave -position 34  sim:/projectarch/MemSignals
add wave -position 35  sim:/projectarch/MemSignals2
add wave -position 36  sim:/projectarch/onebit
add wave -position 37  sim:/projectarch/OUT_BRANCH
add wave -position 38  sim:/projectarch/out_mem_PF
add wave -position 39  sim:/projectarch/OUT_MFMEM
add wave -position 40  sim:/projectarch/OUT_MWB
add wave -position 41  sim:/projectarch/OUTDE
add wave -position 42  sim:/projectarch/OUTEMF
add wave -position 43  sim:/projectarch/OutExec1
add wave -position 44  sim:/projectarch/OutExec2
add wave -position 45  sim:/projectarch/OUTOFMEM
add wave -position 46  sim:/projectarch/OutPortOUT
add wave -position 47  sim:/projectarch/OutputALU
add wave -position 48  sim:/projectarch/OUTS
add wave -position 49  sim:/projectarch/overflow_signal
add wave -position 50  sim:/projectarch/PC_plus
add wave -position 51  sim:/projectarch/PC_plusF
add wave -position 52  sim:/projectarch/PC_RESET_VALUE
add wave -position 53  sim:/projectarch/PCF
add wave -position 54  sim:/projectarch/PCold
add wave -position 55  sim:/projectarch/Protected_signal
add wave -position 56  sim:/projectarch/Readdata1
add wave -position 57  sim:/projectarch/Readdata2
add wave -position 58  sim:/projectarch/RegW01
add wave -position 59  sim:/projectarch/reset
add wave -position 60  sim:/projectarch/retS
add wave -position 61  sim:/projectarch/return_selection
add wave -position 62  sim:/projectarch/return_signal
add wave -position 63  sim:/projectarch/RFlagS
add wave -position 64  sim:/projectarch/selection
add wave -position 65  sim:/projectarch/SignExtendImm
add wave -position 66  sim:/projectarch/Spenable
add wave -position 67  sim:/projectarch/SwapS
add wave -position 68  sim:/projectarch/WA1
add wave -position 69  sim:/projectarch/WA2
add wave -position 70  sim:/projectarch/WBBlockMEM
add wave -position 71  sim:/projectarch/WBSignals
add wave -position 72  sim:/projectarch/WBSignals2
add wave -position 73  sim:/projectarch/WRITE_REG_1
add wave -position 74  sim:/projectarch/writedata1xx
add wave -position 75  sim:/projectarch/writedata2xx
add wave -position 76  sim:/projectarch/x1
add wave -position 77  sim:/projectarch/x2
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/projectarch/reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
quit -sim
# End time: 19:00:48 on Apr 18,2024, Elapsed time: 0:02:20
# Errors: 0, Warnings: 46
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 19:01:41 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# Loading work.my_ndffm(impofmy_ndff)
# Loading work.ram(impofram)
# Loading work.writeback(archofwritebackmux)
# Loading work.mux2(arch1)
# ** Warning: Design size of 18930 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
add wave -position end  sim:/projectarch/ADDRESS_EXP_HANDLER
add wave -position end  sim:/projectarch/AllmemSig
add wave -position end  sim:/projectarch/AllWBSig
add wave -position end  sim:/projectarch/bits
add wave -position end  sim:/projectarch/branch_predict
add wave -position end  sim:/projectarch/clk
add wave -position end  sim:/projectarch/DFF_out
add wave -position end  sim:/projectarch/enable1
add wave -position end  sim:/projectarch/Enable2
add wave -position end  sim:/projectarch/excution_predict
add wave -position end  sim:/projectarch/ExecSignals
add wave -position end  sim:/projectarch/FetchDecodeOutput
add wave -position end  sim:/projectarch/FlagRegister
add wave -position end  sim:/projectarch/flushing_for_jump
add wave -position end  sim:/projectarch/FlushSignals
add wave -position end  sim:/projectarch/FRmem
add wave -position end  sim:/projectarch/I_PC
add wave -position end  sim:/projectarch/I_PPCC
add wave -position end  sim:/projectarch/INDE
add wave -position end  sim:/projectarch/INMFM
add wave -position end  sim:/projectarch/Inportvalue
add wave -position end  sim:/projectarch/InputEx
add wave -position end  sim:/projectarch/InputSignals
add wave -position end  sim:/projectarch/InstF
add wave -position end  sim:/projectarch/InstFD
add wave -position end  sim:/projectarch/instruction
add wave -position end  sim:/projectarch/interuppt_signal
add wave -position end  sim:/projectarch/JMP_LABEL
add wave -position end  sim:/projectarch/MBlockMem
add wave -position end  sim:/projectarch/MemSignals
add wave -position end  sim:/projectarch/MemSignals2
add wave -position end  sim:/projectarch/onebit
add wave -position end  sim:/projectarch/OUT_BRANCH
add wave -position end  sim:/projectarch/out_mem_PF
add wave -position end  sim:/projectarch/OUT_MFMEM
add wave -position end  sim:/projectarch/OUT_MWB
add wave -position end  sim:/projectarch/OUTDE
add wave -position end  sim:/projectarch/OUTEMF
add wave -position end  sim:/projectarch/OutExec1
add wave -position end  sim:/projectarch/OutExec2
add wave -position end  sim:/projectarch/OUTOFMEM
add wave -position end  sim:/projectarch/OutPortOUT
add wave -position end  sim:/projectarch/OutputALU
add wave -position end  sim:/projectarch/OUTS
add wave -position end  sim:/projectarch/overflow_signal
add wave -position end  sim:/projectarch/PC_plus
add wave -position end  sim:/projectarch/PC_plusF
add wave -position end  sim:/projectarch/PC_RESET_VALUE
add wave -position end  sim:/projectarch/PCF
add wave -position end  sim:/projectarch/PCold
add wave -position end  sim:/projectarch/Protected_signal
add wave -position end  sim:/projectarch/Readdata1
add wave -position end  sim:/projectarch/Readdata2
add wave -position end  sim:/projectarch/RegW01
add wave -position end  sim:/projectarch/reset
add wave -position end  sim:/projectarch/retS
add wave -position end  sim:/projectarch/return_selection
add wave -position end  sim:/projectarch/return_signal
add wave -position end  sim:/projectarch/RFlagS
add wave -position end  sim:/projectarch/selection
add wave -position end  sim:/projectarch/SignExtendImm
add wave -position end  sim:/projectarch/Spenable
add wave -position end  sim:/projectarch/SwapS
add wave -position end  sim:/projectarch/WA1
add wave -position end  sim:/projectarch/WA2
add wave -position end  sim:/projectarch/WBBlockMEM
add wave -position end  sim:/projectarch/WBSignals
add wave -position end  sim:/projectarch/WBSignals2
add wave -position end  sim:/projectarch/WRITE_REG_1
add wave -position end  sim:/projectarch/writedata1xx
add wave -position end  sim:/projectarch/writedata2xx
add wave -position end  sim:/projectarch/x1
add wave -position end  sim:/projectarch/x2
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/projectarch/reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /projectarch/M1/Ram1/ram(0)
mem load -filltype value -filldata 00000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
# (vsim-3862) Too many digits in data '00000000000000000'.
mem load -filltype value -filldata 0000000000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
# (vsim-3862) Too many digits in data '0000000000000000000000'.
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 24217 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
force -freeze sim:/projectarch/reset 1 0
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 24217 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /projectarch/M1/Ram1/ram(0)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/projectarch/reset 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
add wave -position end sim:/projectarch/M1/Ram1/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 24217 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/projectarch/reset 1 0
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(0)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
run
run
run
run
run
run
run
add wave -position end sim:/projectarch/F1/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 24217 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/projectarch/reset 1 0
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(0)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
quit -sim
# End time: 19:19:37 on Apr 18,2024, Elapsed time: 0:17:56
# Errors: 0, Warnings: 45
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 19:19:54 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# Loading work.my_ndffm(impofmy_ndff)
# Loading work.ram(impofram)
# Loading work.writeback(archofwritebackmux)
# Loading work.mux2(arch1)
# ** Warning: Design size of 18930 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/projectarch/reset 1 0
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(0)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
add wave -position end  sim:/projectarch/ADDRESS_EXP_HANDLER
add wave -position end  sim:/projectarch/AllmemSig
add wave -position end  sim:/projectarch/AllWBSig
add wave -position end  sim:/projectarch/bits
add wave -position end  sim:/projectarch/branch_predict
add wave -position end  sim:/projectarch/clk
add wave -position end  sim:/projectarch/DFF_out
add wave -position end  sim:/projectarch/enable1
add wave -position end  sim:/projectarch/Enable2
add wave -position end  sim:/projectarch/excution_predict
add wave -position end  sim:/projectarch/ExecSignals
add wave -position end  sim:/projectarch/FetchDecodeOutput
add wave -position end  sim:/projectarch/FlagRegister
add wave -position end  sim:/projectarch/flushing_for_jump
add wave -position end  sim:/projectarch/FlushSignals
add wave -position end  sim:/projectarch/FRmem
add wave -position end  sim:/projectarch/I_PC
add wave -position end  sim:/projectarch/I_PPCC
add wave -position end  sim:/projectarch/INDE
add wave -position end  sim:/projectarch/INMFM
add wave -position end  sim:/projectarch/Inportvalue
add wave -position end  sim:/projectarch/InputEx
add wave -position end  sim:/projectarch/InputSignals
add wave -position end  sim:/projectarch/InstF
add wave -position end  sim:/projectarch/InstFD
add wave -position end  sim:/projectarch/instruction
add wave -position end  sim:/projectarch/interuppt_signal
add wave -position end  sim:/projectarch/JMP_LABEL
add wave -position end  sim:/projectarch/MBlockMem
add wave -position end  sim:/projectarch/MemSignals
add wave -position end  sim:/projectarch/MemSignals2
add wave -position end  sim:/projectarch/onebit
add wave -position end  sim:/projectarch/OUT_BRANCH
add wave -position end  sim:/projectarch/out_mem_PF
add wave -position end  sim:/projectarch/OUT_MFMEM
add wave -position end  sim:/projectarch/OUT_MWB
add wave -position end  sim:/projectarch/OUTDE
add wave -position end  sim:/projectarch/OUTEMF
add wave -position end  sim:/projectarch/OutExec1
add wave -position end  sim:/projectarch/OutExec2
add wave -position end  sim:/projectarch/OUTOFMEM
add wave -position end  sim:/projectarch/OutPortOUT
add wave -position end  sim:/projectarch/OutputALU
add wave -position end  sim:/projectarch/OUTS
add wave -position end  sim:/projectarch/overflow_signal
add wave -position end  sim:/projectarch/PC_plus
add wave -position end  sim:/projectarch/PC_plusF
add wave -position end  sim:/projectarch/PC_RESET_VALUE
add wave -position end  sim:/projectarch/PCF
add wave -position end  sim:/projectarch/PCold
add wave -position end  sim:/projectarch/Protected_signal
add wave -position end  sim:/projectarch/Readdata1
add wave -position end  sim:/projectarch/Readdata2
add wave -position end  sim:/projectarch/RegW01
add wave -position end  sim:/projectarch/reset
add wave -position end  sim:/projectarch/retS
add wave -position end  sim:/projectarch/return_selection
add wave -position end  sim:/projectarch/return_signal
add wave -position end  sim:/projectarch/RFlagS
add wave -position end  sim:/projectarch/selection
add wave -position end  sim:/projectarch/SignExtendImm
add wave -position end  sim:/projectarch/Spenable
add wave -position end  sim:/projectarch/SwapS
add wave -position end  sim:/projectarch/WA1
add wave -position end  sim:/projectarch/WA2
add wave -position end  sim:/projectarch/WBBlockMEM
add wave -position end  sim:/projectarch/WBSignals
add wave -position end  sim:/projectarch/WBSignals2
add wave -position end  sim:/projectarch/WRITE_REG_1
add wave -position end  sim:/projectarch/writedata1xx
add wave -position end  sim:/projectarch/writedata2xx
add wave -position end  sim:/projectarch/x1
add wave -position end  sim:/projectarch/x2
add wave -position end sim:/projectarch/F1/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
quit -sim
# End time: 19:23:14 on Apr 18,2024, Elapsed time: 0:03:20
# Errors: 0, Warnings: 46
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd failed with 3 errors.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 1 failed with 3 errors.
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 19:24:28 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# Loading work.my_ndffm(impofmy_ndff)
# Loading work.ram(impofram)
# Loading work.writeback(archofwritebackmux)
# Loading work.mux2(arch1)
# ** Warning: Design size of 18862 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
add wave -position end  sim:/projectarch/AllmemSig
add wave -position end  sim:/projectarch/AllWBSig
add wave -position end  sim:/projectarch/bits
add wave -position end  sim:/projectarch/clk
add wave -position end  sim:/projectarch/DFF_out
add wave -position end  sim:/projectarch/enable1
add wave -position end  sim:/projectarch/ExecSignals
add wave -position end  sim:/projectarch/FetchDecodeOutput
add wave -position end  sim:/projectarch/FlagRegister
add wave -position end  sim:/projectarch/FlushSignals
add wave -position end  sim:/projectarch/FRmem
add wave -position end  sim:/projectarch/I_PPCC
add wave -position end  sim:/projectarch/INDE
add wave -position end  sim:/projectarch/INMFM
add wave -position end  sim:/projectarch/Inportvalue
add wave -position end  sim:/projectarch/InputEx
add wave -position end  sim:/projectarch/InputSignals
add wave -position end  sim:/projectarch/InstF
add wave -position end  sim:/projectarch/InstFD
add wave -position end  sim:/projectarch/interuppt_signal
add wave -position end  sim:/projectarch/MBlockMem
add wave -position end  sim:/projectarch/MemSignals
add wave -position end  sim:/projectarch/MemSignals2
add wave -position end  sim:/projectarch/onebit
add wave -position end  sim:/projectarch/OUT_BRANCH
add wave -position end  sim:/projectarch/out_mem_PF
add wave -position end  sim:/projectarch/OUT_MFMEM
add wave -position end  sim:/projectarch/OUT_MWB
add wave -position end  sim:/projectarch/OUTDE
add wave -position end  sim:/projectarch/OUTEMF
add wave -position end  sim:/projectarch/OutExec1
add wave -position end  sim:/projectarch/OutExec2
add wave -position end  sim:/projectarch/OUTOFMEM
add wave -position end  sim:/projectarch/OutPortOUT
add wave -position end  sim:/projectarch/OutputALU
add wave -position end  sim:/projectarch/OUTS
add wave -position end  sim:/projectarch/PC_plusF
add wave -position end  sim:/projectarch/PCF
add wave -position end  sim:/projectarch/Readdata1
add wave -position end  sim:/projectarch/Readdata2
add wave -position end  sim:/projectarch/RegW01
add wave -position end  sim:/projectarch/reset
add wave -position end  sim:/projectarch/retS
add wave -position end  sim:/projectarch/RFlagS
add wave -position end  sim:/projectarch/SignExtendImm
add wave -position end  sim:/projectarch/Spenable
add wave -position end  sim:/projectarch/SwapS
add wave -position end  sim:/projectarch/WA1
add wave -position end  sim:/projectarch/WA2
add wave -position end  sim:/projectarch/WBBlockMEM
add wave -position end  sim:/projectarch/WBSignals
add wave -position end  sim:/projectarch/WBSignals2
add wave -position end  sim:/projectarch/writedata1xx
add wave -position end  sim:/projectarch/writedata2xx
add wave -position end  sim:/projectarch/x1
add wave -position end  sim:/projectarch/x2
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/projectarch/reset 1 0
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(0)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
add wave -position end sim:/projectarch/F1/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 19:27:38 on Apr 18,2024, Elapsed time: 0:03:10
# Errors: 0, Warnings: 47
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:27:55 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
quit -sim
# End time: 19:28:52 on Apr 18,2024, Elapsed time: 0:00:57
# Errors: 0, Warnings: 2
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 19:29:10 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# Loading work.my_ndffm(impofmy_ndff)
# Loading work.ram(impofram)
# Loading work.writeback(archofwritebackmux)
# Loading work.mux2(arch1)
# ** Warning: Design size of 18862 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
add wave -position end  sim:/projectarch/AllmemSig
add wave -position end  sim:/projectarch/AllWBSig
add wave -position end  sim:/projectarch/bits
add wave -position end  sim:/projectarch/clk
add wave -position end  sim:/projectarch/DFF_out
add wave -position end  sim:/projectarch/enable1
add wave -position end  sim:/projectarch/ExecSignals
add wave -position end  sim:/projectarch/FetchDecodeOutput
add wave -position end  sim:/projectarch/FlagRegister
add wave -position end  sim:/projectarch/FlushSignals
add wave -position end  sim:/projectarch/FRmem
add wave -position end  sim:/projectarch/I_PPCC
add wave -position end  sim:/projectarch/INDE
add wave -position end  sim:/projectarch/INMFM
add wave -position end  sim:/projectarch/Inportvalue
add wave -position end  sim:/projectarch/InputEx
add wave -position end  sim:/projectarch/InputSignals
add wave -position end  sim:/projectarch/InstF
add wave -position end  sim:/projectarch/InstFD
add wave -position end  sim:/projectarch/interuppt_signal
add wave -position end  sim:/projectarch/MBlockMem
add wave -position end  sim:/projectarch/MemSignals
add wave -position end  sim:/projectarch/MemSignals2
add wave -position end  sim:/projectarch/onebit
add wave -position end  sim:/projectarch/OUT_BRANCH
add wave -position end  sim:/projectarch/out_mem_PF
add wave -position end  sim:/projectarch/OUT_MFMEM
add wave -position end  sim:/projectarch/OUT_MWB
add wave -position end  sim:/projectarch/OUTDE
add wave -position end  sim:/projectarch/OUTEMF
add wave -position end  sim:/projectarch/OutExec1
add wave -position end  sim:/projectarch/OutExec2
add wave -position end  sim:/projectarch/OUTOFMEM
add wave -position end  sim:/projectarch/OutPortOUT
add wave -position end  sim:/projectarch/OutputALU
add wave -position end  sim:/projectarch/OUTS
add wave -position end  sim:/projectarch/PC_plusF
add wave -position end  sim:/projectarch/PCF
add wave -position end  sim:/projectarch/Readdata1
add wave -position end  sim:/projectarch/Readdata2
add wave -position end  sim:/projectarch/RegW01
add wave -position end  sim:/projectarch/reset
add wave -position end  sim:/projectarch/retS
add wave -position end  sim:/projectarch/RFlagS
add wave -position end  sim:/projectarch/SignExtendImm
add wave -position end  sim:/projectarch/Spenable
add wave -position end  sim:/projectarch/SwapS
add wave -position end  sim:/projectarch/WA1
add wave -position end  sim:/projectarch/WA2
add wave -position end  sim:/projectarch/WBBlockMEM
add wave -position end  sim:/projectarch/WBSignals
add wave -position end  sim:/projectarch/WBSignals2
add wave -position end  sim:/projectarch/writedata1xx
add wave -position end  sim:/projectarch/writedata2xx
add wave -position end  sim:/projectarch/x1
add wave -position end  sim:/projectarch/x2
force -freeze sim:/projectarch/reset 1 0
quit -sim
# End time: 19:31:10 on Apr 18,2024, Elapsed time: 0:02:00
# Errors: 0, Warnings: 5
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:31:27 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
force -freeze sim:/fetch_stage/reset 1 0
restart -f
quit -sim
# End time: 19:33:04 on Apr 18,2024, Elapsed time: 0:01:37
# Errors: 0, Warnings: 1
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:34:06 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
force -freeze sim:/fetch_stage/PC_RESET_VALUE 16'h00000000 0
force -freeze sim:/fetch_stage/reset 1 0
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/PC_RESET_VALUE 16'h00000000 0
force -freeze sim:/fetch_stage/reset 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
quit -sim
# End time: 19:36:10 on Apr 18,2024, Elapsed time: 0:02:04
# Errors: 0, Warnings: 3
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 19:36:22 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# Loading work.my_ndffm(impofmy_ndff)
# Loading work.ram(impofram)
# Loading work.writeback(archofwritebackmux)
# Loading work.mux2(arch1)
# ** Warning: Design size of 18862 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
add wave -position end  sim:/projectarch/AllmemSig
add wave -position end  sim:/projectarch/AllWBSig
add wave -position end  sim:/projectarch/bits
add wave -position end  sim:/projectarch/clk
add wave -position end  sim:/projectarch/DFF_out
add wave -position end  sim:/projectarch/enable1
add wave -position end  sim:/projectarch/ExecSignals
add wave -position end  sim:/projectarch/FetchDecodeOutput
add wave -position end  sim:/projectarch/FlagRegister
add wave -position end  sim:/projectarch/FlushSignals
add wave -position end  sim:/projectarch/FRmem
add wave -position end  sim:/projectarch/I_PPCC
add wave -position end  sim:/projectarch/INDE
add wave -position end  sim:/projectarch/INMFM
add wave -position end  sim:/projectarch/Inportvalue
add wave -position end  sim:/projectarch/InputEx
add wave -position end  sim:/projectarch/InputSignals
add wave -position end  sim:/projectarch/InstF
add wave -position end  sim:/projectarch/InstFD
add wave -position end  sim:/projectarch/interuppt_signal
add wave -position end  sim:/projectarch/MBlockMem
add wave -position end  sim:/projectarch/MemSignals
add wave -position end  sim:/projectarch/MemSignals2
add wave -position end  sim:/projectarch/onebit
add wave -position end  sim:/projectarch/OUT_BRANCH
add wave -position end  sim:/projectarch/out_mem_PF
add wave -position end  sim:/projectarch/OUT_MFMEM
add wave -position end  sim:/projectarch/OUT_MWB
add wave -position end  sim:/projectarch/OUTDE
add wave -position end  sim:/projectarch/OUTEMF
add wave -position end  sim:/projectarch/OutExec1
add wave -position end  sim:/projectarch/OutExec2
add wave -position end  sim:/projectarch/OUTOFMEM
add wave -position end  sim:/projectarch/OutPortOUT
add wave -position end  sim:/projectarch/OutputALU
add wave -position end  sim:/projectarch/OUTS
add wave -position end  sim:/projectarch/PC_plusF
add wave -position end  sim:/projectarch/PCF
add wave -position end  sim:/projectarch/Readdata1
add wave -position end  sim:/projectarch/Readdata2
add wave -position end  sim:/projectarch/RegW01
add wave -position end  sim:/projectarch/reset
add wave -position end  sim:/projectarch/retS
add wave -position end  sim:/projectarch/RFlagS
add wave -position end  sim:/projectarch/SignExtendImm
add wave -position end  sim:/projectarch/Spenable
add wave -position end  sim:/projectarch/SwapS
add wave -position end  sim:/projectarch/WA1
add wave -position end  sim:/projectarch/WA2
add wave -position end  sim:/projectarch/WBBlockMEM
add wave -position end  sim:/projectarch/WBSignals
add wave -position end  sim:/projectarch/WBSignals2
add wave -position end  sim:/projectarch/writedata1xx
add wave -position end  sim:/projectarch/writedata2xx
add wave -position end  sim:/projectarch/x1
add wave -position end  sim:/projectarch/x2
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/projectarch/reset 1 0
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(0)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
add wave -position end sim:/projectarch/F1/PC/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 24183 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/projectarch/reset 1 0
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(0)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
quit -sin
# unknown switch: -sin
quit -sim
# End time: 19:42:05 on Apr 18,2024, Elapsed time: 0:05:43
# Errors: 0, Warnings: 46
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:42:28 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
quit -sim
# End time: 19:42:54 on Apr 18,2024, Elapsed time: 0:00:26
# Errors: 0, Warnings: 2
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 19:43:06 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# Loading work.my_ndffm(impofmy_ndff)
# Loading work.ram(impofram)
# Loading work.writeback(archofwritebackmux)
# Loading work.mux2(arch1)
# ** Warning: Design size of 18863 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
add wave -position end  sim:/projectarch/AllmemSig
add wave -position end  sim:/projectarch/AllWBSig
add wave -position end  sim:/projectarch/bits
add wave -position end  sim:/projectarch/clk
add wave -position end  sim:/projectarch/DFF_out
add wave -position end  sim:/projectarch/enable1
add wave -position end  sim:/projectarch/ExecSignals
add wave -position end  sim:/projectarch/FetchDecodeOutput
add wave -position end  sim:/projectarch/FlagRegister
add wave -position end  sim:/projectarch/FlushSignals
add wave -position end  sim:/projectarch/FRmem
add wave -position end  sim:/projectarch/I_PPCC
add wave -position end  sim:/projectarch/INDE
add wave -position end  sim:/projectarch/INMFM
add wave -position end  sim:/projectarch/Inportvalue
add wave -position end  sim:/projectarch/InputEx
add wave -position end  sim:/projectarch/InputSignals
add wave -position end  sim:/projectarch/InstF
add wave -position end  sim:/projectarch/InstFD
add wave -position end  sim:/projectarch/interuppt_signal
add wave -position end  sim:/projectarch/MBlockMem
add wave -position end  sim:/projectarch/MemSignals
add wave -position end  sim:/projectarch/MemSignals2
add wave -position end  sim:/projectarch/onebit
add wave -position end  sim:/projectarch/OUT_BRANCH
add wave -position end  sim:/projectarch/out_mem_PF
add wave -position end  sim:/projectarch/OUT_MFMEM
add wave -position end  sim:/projectarch/OUT_MWB
add wave -position end  sim:/projectarch/OUTDE
add wave -position end  sim:/projectarch/OUTEMF
add wave -position end  sim:/projectarch/OutExec1
add wave -position end  sim:/projectarch/OutExec2
add wave -position end  sim:/projectarch/OUTOFMEM
add wave -position end  sim:/projectarch/OutPortOUT
add wave -position end  sim:/projectarch/OutputALU
add wave -position end  sim:/projectarch/OUTS
add wave -position end  sim:/projectarch/PC_plusF
add wave -position end  sim:/projectarch/PCF
add wave -position end  sim:/projectarch/Readdata1
add wave -position end  sim:/projectarch/Readdata2
add wave -position end  sim:/projectarch/RegW01
add wave -position end  sim:/projectarch/reset
add wave -position end  sim:/projectarch/retS
add wave -position end  sim:/projectarch/RFlagS
add wave -position end  sim:/projectarch/SignExtendImm
add wave -position end  sim:/projectarch/Spenable
add wave -position end  sim:/projectarch/SwapS
add wave -position end  sim:/projectarch/WA1
add wave -position end  sim:/projectarch/WA2
add wave -position end  sim:/projectarch/WBBlockMEM
add wave -position end  sim:/projectarch/WBSignals
add wave -position end  sim:/projectarch/WBSignals2
add wave -position end  sim:/projectarch/writedata1xx
add wave -position end  sim:/projectarch/writedata2xx
add wave -position end  sim:/projectarch/x1
add wave -position end  sim:/projectarch/x2
add wave -position end sim:/projectarch/F1/PC/*
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/projectarch/reset 1 0
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(0)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
run
run
run
quit -sim
# End time: 19:48:17 on Apr 18,2024, Elapsed time: 0:05:11
# Errors: 0, Warnings: 45
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.pc_unit
# vsim -gui work.pc_unit 
# Start time: 19:49:08 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pc_unit(behavioral)
add wave -position end  sim:/pc_unit/allones
add wave -position end  sim:/pc_unit/bits
add wave -position end  sim:/pc_unit/clk
add wave -position end  sim:/pc_unit/current_pc
add wave -position end  sim:/pc_unit/current_pc_out
add wave -position end  sim:/pc_unit/enable
add wave -position end  sim:/pc_unit/kj
add wave -position end  sim:/pc_unit/O_PC_OLD
add wave -position end  sim:/pc_unit/Reset_PC_value
add wave -position end  sim:/pc_unit/rst
force -freeze sim:/pc_unit/rst 1 0
force -freeze sim:/pc_unit/Reset_PC_value 16'h00000000 0
force -freeze sim:/pc_unit/clk 1 0, 0 {50 ps} -r 100
run
quit -sim
# End time: 19:50:20 on Apr 18,2024, Elapsed time: 0:01:12
# Errors: 0, Warnings: 2
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:50:38 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/PC_RESET_VALUE 16'h00000000 0
force -freeze sim:/fetch_stage/reset 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
run
quit -sim
# End time: 19:56:19 on Apr 18,2024, Elapsed time: 0:05:41
# Errors: 0, Warnings: 4
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:56:35 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
force -freeze sim:/fetch_stage/PC_RESET_VALUE 16'h00000000 0
force -freeze sim:/fetch_stage/reset 1 0
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
add wave -position end sim:/fetch_stage/PC/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/fetch_stage/PC_RESET_VALUE 16'h00000000 0
force -freeze sim:/fetch_stage/reset 1 0
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
quit -sim
# End time: 20:02:45 on Apr 18,2024, Elapsed time: 0:06:10
# Errors: 0, Warnings: 3
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd failed with 1 errors.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 1 failed with 1 error.
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.pc_unit
# vsim -gui work.pc_unit 
# Start time: 20:04:03 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pc_unit(behavioral)
quit -sim
# End time: 20:04:12 on Apr 18,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 3
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 20:04:24 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
force -freeze sim:/fetch_stage/reset 1 0
force -freeze sim:/fetch_stage/PC_RESET_VALUE 16'h00000000 0
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
run
quit -sim
# End time: 20:09:18 on Apr 18,2024, Elapsed time: 0:04:54
# Errors: 0, Warnings: 4
# Load canceled
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 20:09:51 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# Loading work.my_ndffm(impofmy_ndff)
# Loading work.ram(impofram)
# Loading work.writeback(archofwritebackmux)
# Loading work.mux2(arch1)
# ** Warning: Design size of 18867 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
add wave -position end  sim:/projectarch/AllmemSig
add wave -position end  sim:/projectarch/AllWBSig
add wave -position end  sim:/projectarch/bits
add wave -position end  sim:/projectarch/clk
add wave -position end  sim:/projectarch/DFF_out
add wave -position end  sim:/projectarch/enable1
add wave -position end  sim:/projectarch/ExecSignals
add wave -position end  sim:/projectarch/FetchDecodeOutput
add wave -position end  sim:/projectarch/FlagRegister
add wave -position end  sim:/projectarch/FlushSignals
add wave -position end  sim:/projectarch/FRmem
add wave -position end  sim:/projectarch/I_PPCC
add wave -position end  sim:/projectarch/INDE
add wave -position end  sim:/projectarch/INMFM
add wave -position end  sim:/projectarch/Inportvalue
add wave -position end  sim:/projectarch/InputEx
add wave -position end  sim:/projectarch/InputSignals
add wave -position end  sim:/projectarch/InstF
add wave -position end  sim:/projectarch/InstFD
add wave -position end  sim:/projectarch/interuppt_signal
add wave -position end  sim:/projectarch/MBlockMem
add wave -position end  sim:/projectarch/MemSignals
add wave -position end  sim:/projectarch/MemSignals2
add wave -position end  sim:/projectarch/onebit
add wave -position end  sim:/projectarch/OUT_BRANCH
add wave -position end  sim:/projectarch/out_mem_PF
add wave -position end  sim:/projectarch/OUT_MFMEM
add wave -position end  sim:/projectarch/OUT_MWB
add wave -position end  sim:/projectarch/OUTDE
add wave -position end  sim:/projectarch/OUTEMF
add wave -position end  sim:/projectarch/OutExec1
add wave -position end  sim:/projectarch/OutExec2
add wave -position end  sim:/projectarch/OUTOFMEM
add wave -position end  sim:/projectarch/OutPortOUT
add wave -position end  sim:/projectarch/OutputALU
add wave -position end  sim:/projectarch/OUTS
add wave -position end  sim:/projectarch/PC_plusF
add wave -position end  sim:/projectarch/PCF
add wave -position end  sim:/projectarch/Readdata1
add wave -position end  sim:/projectarch/Readdata2
add wave -position end  sim:/projectarch/RegW01
add wave -position end  sim:/projectarch/reset
add wave -position end  sim:/projectarch/retS
add wave -position end  sim:/projectarch/RFlagS
add wave -position end  sim:/projectarch/SignExtendImm
add wave -position end  sim:/projectarch/Spenable
add wave -position end  sim:/projectarch/SwapS
add wave -position end  sim:/projectarch/WA1
add wave -position end  sim:/projectarch/WA2
add wave -position end  sim:/projectarch/WBBlockMEM
add wave -position end  sim:/projectarch/WBSignals
add wave -position end  sim:/projectarch/WBSignals2
add wave -position end  sim:/projectarch/writedata1xx
add wave -position end  sim:/projectarch/writedata2xx
add wave -position end  sim:/projectarch/x1
add wave -position end  sim:/projectarch/x2
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/projectarch/reset 1 0
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(0)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
force -freeze sim:/projectarch/reset 0 0
quit -sim
# End time: 20:13:11 on Apr 18,2024, Elapsed time: 0:03:20
# Errors: 0, Warnings: 46
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.projectarch
# vsim -gui work.projectarch 
# Start time: 20:13:34 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.projectarch(project)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
# Loading work.fetch_piplined(fetch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.decodestage(decodestagep)
# Loading work.controllerp(p_controller)
# Loading work.reg_filexx(regfilep)
# Loading work.signextend(signextendp)
# Loading work.mux21(mux21p)
# Loading work.executestage(executestagep)
# Loading work.mux41(mux41p)
# Loading work.alucontroller(alucontrollerp)
# Loading work.aluxx(alup)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.part_aalu(part_aalup)
# Loading work.adder_16bit(my_xadder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.select_adder(a_my_adder)
# Loading work.part_balu(part_balup)
# Loading work.part_calu(part_calup)
# Loading work.exmf_piplined(exmf)
# Loading work.memoryfreeprotect(rtl)
# Loading work.myand(mynordesign)
# Loading work.memory(impofmemory)
# Loading work.spalu(impofspalu)
# Loading work.spadder(impofspadder)
# Loading work.my_ndffm(impofmy_ndff)
# Loading work.ram(impofram)
# Loading work.writeback(archofwritebackmux)
# Loading work.mux2(arch1)
# ** Warning: Design size of 18865 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/spAlu1/SPOut(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/regwriteEX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /projectarch/M1/rdstExcuteAddress(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
add wave -position end  sim:/projectarch/AllmemSig
add wave -position end  sim:/projectarch/AllWBSig
add wave -position end  sim:/projectarch/bits
add wave -position end  sim:/projectarch/clk
add wave -position end  sim:/projectarch/DFF_out
add wave -position end  sim:/projectarch/enable1
add wave -position end  sim:/projectarch/ExecSignals
add wave -position end  sim:/projectarch/FetchDecodeOutput
add wave -position end  sim:/projectarch/FlagRegister
add wave -position end  sim:/projectarch/FlushSignals
add wave -position end  sim:/projectarch/FRmem
add wave -position end  sim:/projectarch/I_PPCC
add wave -position end  sim:/projectarch/INDE
add wave -position end  sim:/projectarch/INMFM
add wave -position end  sim:/projectarch/Inportvalue
add wave -position end  sim:/projectarch/InputEx
add wave -position end  sim:/projectarch/InputSignals
add wave -position end  sim:/projectarch/InstF
add wave -position end  sim:/projectarch/InstFD
add wave -position end  sim:/projectarch/interuppt_signal
add wave -position end  sim:/projectarch/MBlockMem
add wave -position end  sim:/projectarch/MemSignals
add wave -position end  sim:/projectarch/MemSignals2
add wave -position end  sim:/projectarch/onebit
add wave -position end  sim:/projectarch/OUT_BRANCH
add wave -position end  sim:/projectarch/out_mem_PF
add wave -position end  sim:/projectarch/OUT_MFMEM
add wave -position end  sim:/projectarch/OUT_MWB
add wave -position end  sim:/projectarch/OUTDE
add wave -position end  sim:/projectarch/OUTEMF
add wave -position end  sim:/projectarch/OutExec1
add wave -position end  sim:/projectarch/OutExec2
add wave -position end  sim:/projectarch/OUTOFMEM
add wave -position end  sim:/projectarch/OutPortOUT
add wave -position end  sim:/projectarch/OutputALU
add wave -position end  sim:/projectarch/OUTS
add wave -position end  sim:/projectarch/PC_plusF
add wave -position end  sim:/projectarch/PCF
add wave -position end  sim:/projectarch/Readdata1
add wave -position end  sim:/projectarch/Readdata2
add wave -position end  sim:/projectarch/RegW01
add wave -position end  sim:/projectarch/reset
add wave -position end  sim:/projectarch/retS
add wave -position end  sim:/projectarch/RFlagS
add wave -position end  sim:/projectarch/SignExtendImm
add wave -position end  sim:/projectarch/Spenable
add wave -position end  sim:/projectarch/SwapS
add wave -position end  sim:/projectarch/WA1
add wave -position end  sim:/projectarch/WA2
add wave -position end  sim:/projectarch/WBBlockMEM
add wave -position end  sim:/projectarch/WBSignals
add wave -position end  sim:/projectarch/WBSignals2
add wave -position end  sim:/projectarch/writedata1xx
add wave -position end  sim:/projectarch/writedata2xx
add wave -position end  sim:/projectarch/x1
add wave -position end  sim:/projectarch/x2
force -freeze sim:/projectarch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/projectarch/reset 1 0
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(0)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /projectarch/M1/Ram1/ram(1)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/E1/a1/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /projectarch/F1/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /projectarch/D1/fy
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /projectarch/E1/a1/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /projectarch/E1/a1/u2
force -freeze sim:/projectarch/reset 0 0
mem load -filltype value -filldata 0100010011000111 -fillradix symbolic /projectarch/F1/instruction_cache/ram(0)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 1  Instance: /projectarch/F1/instruction_cache
