/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [20:0] _00_;
  reg [3:0] _01_;
  reg [24:0] _02_;
  wire [11:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [24:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [24:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire [14:0] celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_32z;
  wire [12:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [12:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [24:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [8:0] _04_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 9'h000;
    else _04_ <= { _01_[3:1], celloutsig_0_1z[8:3] };
  assign _03_[11:3] = _04_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= in_data[62:59];
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 21'h000000;
    else _00_ <= celloutsig_1_1z;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 25'h0000000;
    else _02_ <= { celloutsig_0_1z[4:3], celloutsig_0_2z, _01_, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_4z[7:5], celloutsig_1_3z } != { in_data[161:158], celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_2z[1:0], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z } != { celloutsig_1_1z[15:2], celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_5z } != { celloutsig_1_9z[3:0], celloutsig_1_8z };
  assign celloutsig_1_14z = celloutsig_1_8z[3:1] != celloutsig_1_4z[7:5];
  assign celloutsig_1_16z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z } != { _00_[13:4], celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_8z = _02_[12:10] != in_data[21:19];
  assign celloutsig_0_14z = celloutsig_0_3z[12:2] != celloutsig_0_12z[24:14];
  assign celloutsig_0_2z = { in_data[6], celloutsig_0_0z } != celloutsig_0_1z[7:4];
  assign celloutsig_0_21z = celloutsig_0_19z[6:4] != celloutsig_0_0z;
  assign celloutsig_0_24z = { _02_[24:17], celloutsig_0_8z, celloutsig_0_18z } != { celloutsig_0_11z[4:0], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_3z = in_data[55:43] >> { celloutsig_0_0z[2], celloutsig_0_0z, celloutsig_0_1z[8:3], 3'h0 };
  assign celloutsig_1_3z = celloutsig_1_1z[9:6] >> { in_data[155], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_1z[5:3] >> { celloutsig_1_1z[18:17], celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_17z = { _00_[19:0], celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_5z } >> { celloutsig_1_3z[1:0], celloutsig_1_16z, _00_, celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z } >> { _02_[21:4], celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_9z[18:9] >> { celloutsig_0_11z[9:1], celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_12z[15:0] >> { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_11z[8:4], celloutsig_0_2z, _03_[11:3], 3'h0 } >> { celloutsig_0_16z[13:0], celloutsig_0_15z };
  assign celloutsig_0_18z = { _03_[8:5], _01_, celloutsig_0_8z } >> { celloutsig_0_12z[12:5], celloutsig_0_2z };
  assign celloutsig_0_19z = { _03_[11:3], 3'h0 } >> { celloutsig_0_1z[7:3], 1'h0, celloutsig_0_10z };
  assign celloutsig_0_23z = { _01_[2:0], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_18z } >> { celloutsig_0_1z[7:4], celloutsig_0_9z };
  assign celloutsig_0_28z = celloutsig_0_16z[14:2] >> { celloutsig_0_17z[17:12], celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[6:4] ^ in_data[29:27];
  assign celloutsig_0_32z = _01_[3:1] ^ celloutsig_0_27z[14:12];
  assign celloutsig_0_41z = celloutsig_0_13z[4:2] ^ { _01_[2], celloutsig_0_14z, celloutsig_0_24z };
  assign celloutsig_0_42z = celloutsig_0_28z ^ { celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[115:113] ^ in_data[162:160];
  assign celloutsig_1_1z = in_data[179:159] ^ { in_data[166:152], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[16:14] ^ celloutsig_1_0z;
  assign celloutsig_1_4z = { in_data[191:187], celloutsig_1_2z } ^ { celloutsig_1_3z[1:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = in_data[179:175] ^ { celloutsig_1_4z[7:4], celloutsig_1_5z };
  assign celloutsig_1_10z = celloutsig_1_7z ^ { celloutsig_1_3z[3:2], celloutsig_1_5z };
  assign celloutsig_1_11z = _00_[15:11] ^ celloutsig_1_4z[7:3];
  assign celloutsig_0_5z = celloutsig_0_1z[7:3] ^ { in_data[33], _01_ };
  assign celloutsig_1_15z = celloutsig_1_8z[4:2] ^ celloutsig_1_4z[7:5];
  assign celloutsig_1_19z = { celloutsig_1_17z[23:22], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_15z } ^ { celloutsig_1_8z[2:0], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_13z };
  assign celloutsig_0_10z = { in_data[50:46], celloutsig_0_2z } ^ in_data[68:63];
  assign celloutsig_0_11z = in_data[39:29] ^ celloutsig_0_3z[11:1];
  assign celloutsig_0_12z = { in_data[40:29], celloutsig_0_3z } ^ { celloutsig_0_9z[16:1], celloutsig_0_5z, _01_ };
  assign celloutsig_0_15z = _03_[9:6] ^ _01_;
  assign celloutsig_0_26z = { celloutsig_0_10z[4], celloutsig_0_15z } ^ { celloutsig_0_13z[7:4], celloutsig_0_14z };
  assign celloutsig_0_27z = { celloutsig_0_23z[11:3], celloutsig_0_21z, celloutsig_0_5z } ^ _02_[20:6];
  assign { celloutsig_0_1z[8], celloutsig_0_1z[5], celloutsig_0_1z[7], celloutsig_0_1z[4], celloutsig_0_1z[6], celloutsig_0_1z[3] } = { celloutsig_0_0z[2], celloutsig_0_0z[2:1], celloutsig_0_0z[1:0], celloutsig_0_0z[0] } ^ { in_data[71], in_data[68], in_data[70], in_data[67], in_data[69], in_data[66] };
  assign { out_data[131], out_data[135:132] } = { celloutsig_1_14z, celloutsig_1_8z[3:0] } ^ { celloutsig_1_15z[0], celloutsig_1_1z[3:2], celloutsig_1_15z[2:1] };
  assign _03_[2:0] = 3'h0;
  assign celloutsig_0_1z[2:0] = 3'h0;
  assign { out_data[130:128], out_data[109:96], out_data[34:32], out_data[12:0] } = { 3'h0, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
