Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 29 14:33:10 2016
| Host         : JOHN-HP running 64-bit major release  (build 7600)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IMU_top_timing_summary_routed.rpt -rpx IMU_top_timing_summary_routed.rpx
| Design       : IMU_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: current_state_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: current_state_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 18 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     39.144        0.000                      0                   23        0.075        0.000                      0                   23        3.000        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock                   {0.000 5.000}      10.000          100.000         
  clk_15M_clk_wiz_0_1   {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
fpga_clk                {0.000 5.000}      10.000          100.000         
  clk_15M_clk_wiz_0     {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_15M_clk_wiz_0_1        39.148        0.000                      0                   23        0.186        0.000                      0                   23       41.167        0.000                       0                    20  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
fpga_clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_15M_clk_wiz_0          39.144        0.000                      0                   23        0.186        0.000                      0                   23       41.167        0.000                       0                    20  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_15M_clk_wiz_0    clk_15M_clk_wiz_0_1       39.144        0.000                      0                   23        0.075        0.000                      0                   23  
clk_15M_clk_wiz_0_1  clk_15M_clk_wiz_0         39.144        0.000                      0                   23        0.075        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_15M_clk_wiz_0_1
  To Clock:  clk_15M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.148ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            independence_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_15M_clk_wiz_0_1 rise@83.333ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        2.112ns  (logic 0.611ns (28.925%)  route 1.501ns (71.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[0]/Q
                         net (fo=15, routed)          0.857    42.204    current_state[0]
    SLICE_X1Y41          LUT2 (Prop_lut2_I0_O)        0.152    42.356 r  independence_i_1/O
                         net (fo=1, routed)           0.644    43.000    independence_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  independence_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    Y9                                                0.000    83.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    83.333    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    84.753 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.915    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    78.477 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    80.169    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.260 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655    81.915    clk_15M
    SLICE_X1Y41          FDRE                                         r  independence_reg/C
                         clock pessimism              0.616    82.531    
                         clock uncertainty           -0.108    82.423    
    SLICE_X1Y41          FDRE (Setup_fdre_C_D)       -0.275    82.148    independence_reg
  -------------------------------------------------------------------
                         required time                         82.148    
                         arrival time                         -43.000    
  -------------------------------------------------------------------
                         slack                                 39.148    

Slack (MET) :             40.085ns  (required time - arrival time)
  Source:                 SPI_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            current_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.773ns (52.004%)  route 0.713ns (47.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 40.247 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    -0.779    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  SPI_counter_reg[2]/Q
                         net (fo=3, routed)           0.713     0.413    SPI_counter[2]
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.295     0.708 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.708    current_state[0]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.593 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.654    40.247    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.619    40.866    
                         clock uncertainty           -0.108    40.758    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.034    40.792    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         40.792    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                 40.085    

Slack (MET) :             40.088ns  (required time - arrival time)
  Source:                 SPI_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            current_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.773ns (52.179%)  route 0.708ns (47.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 40.247 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    -0.779    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.478    -0.301 f  SPI_counter_reg[2]/Q
                         net (fo=3, routed)           0.708     0.408    SPI_counter[2]
    SLICE_X1Y40          LUT6 (Prop_lut6_I4_O)        0.295     0.703 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.703    current_state[1]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.593 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.654    40.247    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.619    40.866    
                         clock uncertainty           -0.108    40.758    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.032    40.790    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         40.790    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 40.088    

Slack (MET) :             80.717ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.108   124.090    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.571    bitsOut_reg[0]
  -------------------------------------------------------------------
                         required time                        123.571    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.717    

Slack (MET) :             80.717ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.108   124.090    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.571    bitsOut_reg[1]
  -------------------------------------------------------------------
                         required time                        123.571    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.717    

Slack (MET) :             80.717ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.108   124.090    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.571    bitsOut_reg[2]
  -------------------------------------------------------------------
                         required time                        123.571    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.717    

Slack (MET) :             80.717ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.108   124.090    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.571    bitsOut_reg[3]
  -------------------------------------------------------------------
                         required time                        123.571    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.717    

Slack (MET) :             81.149ns  (required time - arrival time)
  Source:                 bitsOut_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        2.052ns  (logic 0.779ns (37.965%)  route 1.273ns (62.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 40.889 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.834    40.889    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.484    41.373 r  bitsOut_reg[2]/Q
                         net (fo=5, routed)           0.894    42.268    bitsOut[2]
    SLICE_X1Y41          LUT4 (Prop_lut4_I2_O)        0.295    42.563 r  bitsOut[3]_i_3/O
                         net (fo=1, routed)           0.378    42.941    bitsOut[3]_i_3_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.641   124.222    
                         clock uncertainty           -0.108   124.115    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.025   124.090    bitsOut_reg[3]
  -------------------------------------------------------------------
                         required time                        124.090    
                         arrival time                         -42.941    
  -------------------------------------------------------------------
                         slack                                 81.149    

Slack (MET) :             81.234ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            mosi_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        1.805ns  (logic 0.583ns (32.302%)  route 1.222ns (67.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 123.583 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[0]/Q
                         net (fo=15, routed)          0.823    42.170    current_state[0]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.124    42.294 r  mosi_i_1/O
                         net (fo=1, routed)           0.399    42.693    mosi1_out
    SLICE_X0Y43          FDRE                                         r  mosi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.656   123.583    clk_15M
    SLICE_X0Y43          FDRE                                         r  mosi_reg/C  (IS_INVERTED)
                         clock pessimism              0.616   124.198    
                         clock uncertainty           -0.108   124.091    
    SLICE_X0Y43          FDRE (Setup_fdre_C_CE)      -0.164   123.927    mosi_reg
  -------------------------------------------------------------------
                         required time                        123.927    
                         arrival time                         -42.693    
  -------------------------------------------------------------------
                         slack                                 81.234    

Slack (MET) :             81.329ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[13]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        1.908ns  (logic 0.583ns (30.549%)  route 1.325ns (69.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 123.583 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 f  current_state_reg[0]/Q
                         net (fo=15, routed)          1.325    42.672    current_state[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.124    42.796 r  transferVal[13]_i_1/O
                         net (fo=1, routed)           0.000    42.796    transferVal[13]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.656   123.583    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.198    
                         clock uncertainty           -0.108   124.091    
    SLICE_X1Y43          FDPE (Setup_fdpe_C_D)        0.035   124.126    transferVal_reg[13]
  -------------------------------------------------------------------
                         required time                        124.126    
                         arrival time                         -42.796    
  -------------------------------------------------------------------
                         slack                                 81.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 transferVal_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            mosi_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDCE                                         r  transferVal_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.146    41.257 r  transferVal_reg[15]/Q
                         net (fo=1, routed)           0.116    41.373    transferVal[15]
    SLICE_X0Y43          FDRE                                         r  mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X0Y43          FDRE                                         r  mosi_reg/C  (IS_INVERTED)
                         clock pessimism              0.249    41.124    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.063    41.187    mosi_reg
  -------------------------------------------------------------------
                         required time                        -41.187    
                         arrival time                          41.373    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 transferVal_reg[13]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[14]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.346ns  (logic 0.188ns (54.319%)  route 0.158ns (45.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.146    41.257 r  transferVal_reg[13]/Q
                         net (fo=1, routed)           0.158    41.415    transferVal[13]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.042    41.457 r  transferVal[14]_i_1/O
                         net (fo=1, routed)           0.000    41.457    transferVal[14]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.114    41.225    transferVal_reg[14]
  -------------------------------------------------------------------
                         required time                        -41.225    
                         arrival time                          41.457    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transferVal_reg[14]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.370ns  (logic 0.232ns (62.668%)  route 0.138ns (37.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.133    41.244 r  transferVal_reg[14]/Q
                         net (fo=1, routed)           0.138    41.382    transferVal[14]
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.099    41.481 r  transferVal[15]_i_1/O
                         net (fo=1, routed)           0.000    41.481    transferVal[15]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  transferVal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDCE                                         r  transferVal_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.112    41.223    transferVal_reg[15]
  -------------------------------------------------------------------
                         required time                        -41.223    
                         arrival time                          41.481    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SPI_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            SPI_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 rise@0.000ns - clk_15M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.764%)  route 0.185ns (47.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    -0.557    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  SPI_counter_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.207    SPI_counter[1]
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.043    -0.164 r  SPI_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    SPI_counter[2]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    -0.793    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/C
                         clock pessimism              0.236    -0.557    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.131    -0.426    SPI_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bitsOut_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.396ns  (logic 0.210ns (52.976%)  route 0.186ns (47.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.874 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    41.110    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.167    41.277 r  bitsOut_reg[1]/Q
                         net (fo=5, routed)           0.186    41.463    bitsOut[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.043    41.506 r  bitsOut[2]_i_1/O
                         net (fo=1, routed)           0.000    41.506    bitsOut[2]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    40.874    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.110    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.135    41.245    bitsOut_reg[2]
  -------------------------------------------------------------------
                         required time                        -41.245    
                         arrival time                          41.506    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SPI_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            SPI_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 rise@0.000ns - clk_15M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    -0.557    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  SPI_counter_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.207    SPI_counter[1]
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045    -0.162 r  SPI_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    SPI_counter[1]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    -0.793    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/C
                         clock pessimism              0.236    -0.557    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.120    -0.437    SPI_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 bitsOut_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.212%)  route 0.186ns (46.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.874 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    41.110    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.167    41.277 r  bitsOut_reg[1]/Q
                         net (fo=5, routed)           0.186    41.463    bitsOut[1]
    SLICE_X0Y41          LUT2 (Prop_lut2_I1_O)        0.045    41.508 r  bitsOut[1]_i_1/O
                         net (fo=1, routed)           0.000    41.508    bitsOut[1]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    40.874    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.110    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.124    41.234    bitsOut_reg[1]
  -------------------------------------------------------------------
                         required time                        -41.234    
                         arrival time                          41.508    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 transferVal_reg[11]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[12]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.199%)  route 0.220ns (53.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.146    41.257 r  transferVal_reg[11]/Q
                         net (fo=1, routed)           0.220    41.477    transferVal[11]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.043    41.520 r  transferVal[12]_i_1/O
                         net (fo=1, routed)           0.000    41.520    transferVal[12]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.114    41.225    transferVal_reg[12]
  -------------------------------------------------------------------
                         required time                        -41.225    
                         arrival time                          41.520    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 transferVal_reg[10]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[11]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.410ns  (logic 0.191ns (46.543%)  route 0.219ns (53.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.146    41.257 r  transferVal_reg[10]/Q
                         net (fo=1, routed)           0.219    41.476    transferVal[10]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.045    41.521 r  transferVal[11]_i_1/O
                         net (fo=1, routed)           0.000    41.521    transferVal[11]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.099    41.210    transferVal_reg[11]
  -------------------------------------------------------------------
                         required time                        -41.210    
                         arrival time                          41.521    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            current_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.076%)  route 0.242ns (55.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.874 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    41.110    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.146    41.256 r  current_state_reg[0]/Q
                         net (fo=15, routed)          0.242    41.498    current_state[0]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045    41.543 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    41.543    current_state[0]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    40.874    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.110    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.099    41.209    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -41.209    
                         arrival time                          41.543    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_15M_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0    mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X0Y40      SPI_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X0Y40      SPI_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X0Y40      SPI_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y41      bitsOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y41      bitsOut_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y41      bitsOut_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y41      bitsOut_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X1Y40      current_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y40      SPI_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y40      SPI_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y40      SPI_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X1Y41      independence_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y40      SPI_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y40      SPI_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y40      SPI_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X1Y40      current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X1Y40      current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y43      mosi_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X1Y43      transferVal_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X1Y43      transferVal_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X1Y43      transferVal_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_15M_clk_wiz_0
  To Clock:  clk_15M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.144ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            independence_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_15M_clk_wiz_0 rise@83.333ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        2.112ns  (logic 0.611ns (28.925%)  route 1.501ns (71.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[0]/Q
                         net (fo=15, routed)          0.857    42.204    current_state[0]
    SLICE_X1Y41          LUT2 (Prop_lut2_I0_O)        0.152    42.356 r  independence_i_1/O
                         net (fo=1, routed)           0.644    43.000    independence_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  independence_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    Y9                                                0.000    83.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    83.333    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    84.753 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.915    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    78.477 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    80.169    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.260 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655    81.915    clk_15M
    SLICE_X1Y41          FDRE                                         r  independence_reg/C
                         clock pessimism              0.616    82.531    
                         clock uncertainty           -0.112    82.419    
    SLICE_X1Y41          FDRE (Setup_fdre_C_D)       -0.275    82.144    independence_reg
  -------------------------------------------------------------------
                         required time                         82.144    
                         arrival time                         -43.000    
  -------------------------------------------------------------------
                         slack                                 39.144    

Slack (MET) :             40.081ns  (required time - arrival time)
  Source:                 SPI_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            current_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.773ns (52.004%)  route 0.713ns (47.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 40.247 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    -0.779    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  SPI_counter_reg[2]/Q
                         net (fo=3, routed)           0.713     0.413    SPI_counter[2]
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.295     0.708 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.708    current_state[0]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.593 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.654    40.247    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.619    40.866    
                         clock uncertainty           -0.112    40.754    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.034    40.788    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                 40.081    

Slack (MET) :             40.084ns  (required time - arrival time)
  Source:                 SPI_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            current_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.773ns (52.179%)  route 0.708ns (47.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 40.247 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    -0.779    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.478    -0.301 f  SPI_counter_reg[2]/Q
                         net (fo=3, routed)           0.708     0.408    SPI_counter[2]
    SLICE_X1Y40          LUT6 (Prop_lut6_I4_O)        0.295     0.703 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.703    current_state[1]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.593 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.654    40.247    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.619    40.866    
                         clock uncertainty           -0.112    40.754    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.032    40.786    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         40.786    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 40.084    

Slack (MET) :             80.713ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.112   124.086    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.567    bitsOut_reg[0]
  -------------------------------------------------------------------
                         required time                        123.567    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.713    

Slack (MET) :             80.713ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.112   124.086    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.567    bitsOut_reg[1]
  -------------------------------------------------------------------
                         required time                        123.567    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.713    

Slack (MET) :             80.713ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.112   124.086    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.567    bitsOut_reg[2]
  -------------------------------------------------------------------
                         required time                        123.567    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.713    

Slack (MET) :             80.713ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.112   124.086    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.567    bitsOut_reg[3]
  -------------------------------------------------------------------
                         required time                        123.567    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.713    

Slack (MET) :             81.145ns  (required time - arrival time)
  Source:                 bitsOut_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        2.052ns  (logic 0.779ns (37.965%)  route 1.273ns (62.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 40.889 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.834    40.889    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.484    41.373 r  bitsOut_reg[2]/Q
                         net (fo=5, routed)           0.894    42.268    bitsOut[2]
    SLICE_X1Y41          LUT4 (Prop_lut4_I2_O)        0.295    42.563 r  bitsOut[3]_i_3/O
                         net (fo=1, routed)           0.378    42.941    bitsOut[3]_i_3_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.641   124.222    
                         clock uncertainty           -0.112   124.111    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.025   124.086    bitsOut_reg[3]
  -------------------------------------------------------------------
                         required time                        124.086    
                         arrival time                         -42.941    
  -------------------------------------------------------------------
                         slack                                 81.145    

Slack (MET) :             81.230ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            mosi_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.805ns  (logic 0.583ns (32.302%)  route 1.222ns (67.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 123.583 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[0]/Q
                         net (fo=15, routed)          0.823    42.170    current_state[0]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.124    42.294 r  mosi_i_1/O
                         net (fo=1, routed)           0.399    42.693    mosi1_out
    SLICE_X0Y43          FDRE                                         r  mosi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.656   123.583    clk_15M
    SLICE_X0Y43          FDRE                                         r  mosi_reg/C  (IS_INVERTED)
                         clock pessimism              0.616   124.198    
                         clock uncertainty           -0.112   124.087    
    SLICE_X0Y43          FDRE (Setup_fdre_C_CE)      -0.164   123.923    mosi_reg
  -------------------------------------------------------------------
                         required time                        123.923    
                         arrival time                         -42.693    
  -------------------------------------------------------------------
                         slack                                 81.230    

Slack (MET) :             81.325ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[13]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.908ns  (logic 0.583ns (30.549%)  route 1.325ns (69.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 123.583 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 f  current_state_reg[0]/Q
                         net (fo=15, routed)          1.325    42.672    current_state[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.124    42.796 r  transferVal[13]_i_1/O
                         net (fo=1, routed)           0.000    42.796    transferVal[13]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.656   123.583    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.198    
                         clock uncertainty           -0.112   124.087    
    SLICE_X1Y43          FDPE (Setup_fdpe_C_D)        0.035   124.122    transferVal_reg[13]
  -------------------------------------------------------------------
                         required time                        124.122    
                         arrival time                         -42.796    
  -------------------------------------------------------------------
                         slack                                 81.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 transferVal_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            mosi_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDCE                                         r  transferVal_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.146    41.257 r  transferVal_reg[15]/Q
                         net (fo=1, routed)           0.116    41.373    transferVal[15]
    SLICE_X0Y43          FDRE                                         r  mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X0Y43          FDRE                                         r  mosi_reg/C  (IS_INVERTED)
                         clock pessimism              0.249    41.124    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.063    41.187    mosi_reg
  -------------------------------------------------------------------
                         required time                        -41.187    
                         arrival time                          41.373    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 transferVal_reg[13]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[14]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.346ns  (logic 0.188ns (54.319%)  route 0.158ns (45.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.146    41.257 r  transferVal_reg[13]/Q
                         net (fo=1, routed)           0.158    41.415    transferVal[13]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.042    41.457 r  transferVal[14]_i_1/O
                         net (fo=1, routed)           0.000    41.457    transferVal[14]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.114    41.225    transferVal_reg[14]
  -------------------------------------------------------------------
                         required time                        -41.225    
                         arrival time                          41.457    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transferVal_reg[14]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.370ns  (logic 0.232ns (62.668%)  route 0.138ns (37.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.133    41.244 r  transferVal_reg[14]/Q
                         net (fo=1, routed)           0.138    41.382    transferVal[14]
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.099    41.481 r  transferVal[15]_i_1/O
                         net (fo=1, routed)           0.000    41.481    transferVal[15]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  transferVal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDCE                                         r  transferVal_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.112    41.223    transferVal_reg[15]
  -------------------------------------------------------------------
                         required time                        -41.223    
                         arrival time                          41.481    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SPI_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            SPI_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 rise@0.000ns - clk_15M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.764%)  route 0.185ns (47.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    -0.557    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  SPI_counter_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.207    SPI_counter[1]
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.043    -0.164 r  SPI_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    SPI_counter[2]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    -0.793    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/C
                         clock pessimism              0.236    -0.557    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.131    -0.426    SPI_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bitsOut_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.396ns  (logic 0.210ns (52.976%)  route 0.186ns (47.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.874 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    41.110    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.167    41.277 r  bitsOut_reg[1]/Q
                         net (fo=5, routed)           0.186    41.463    bitsOut[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.043    41.506 r  bitsOut[2]_i_1/O
                         net (fo=1, routed)           0.000    41.506    bitsOut[2]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    40.874    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.110    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.135    41.245    bitsOut_reg[2]
  -------------------------------------------------------------------
                         required time                        -41.245    
                         arrival time                          41.506    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SPI_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            SPI_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 rise@0.000ns - clk_15M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    -0.557    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  SPI_counter_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.207    SPI_counter[1]
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045    -0.162 r  SPI_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    SPI_counter[1]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    -0.793    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/C
                         clock pessimism              0.236    -0.557    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.120    -0.437    SPI_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 bitsOut_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.212%)  route 0.186ns (46.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.874 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    41.110    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.167    41.277 r  bitsOut_reg[1]/Q
                         net (fo=5, routed)           0.186    41.463    bitsOut[1]
    SLICE_X0Y41          LUT2 (Prop_lut2_I1_O)        0.045    41.508 r  bitsOut[1]_i_1/O
                         net (fo=1, routed)           0.000    41.508    bitsOut[1]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    40.874    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.110    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.124    41.234    bitsOut_reg[1]
  -------------------------------------------------------------------
                         required time                        -41.234    
                         arrival time                          41.508    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 transferVal_reg[11]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[12]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.199%)  route 0.220ns (53.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.146    41.257 r  transferVal_reg[11]/Q
                         net (fo=1, routed)           0.220    41.477    transferVal[11]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.043    41.520 r  transferVal[12]_i_1/O
                         net (fo=1, routed)           0.000    41.520    transferVal[12]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.114    41.225    transferVal_reg[12]
  -------------------------------------------------------------------
                         required time                        -41.225    
                         arrival time                          41.520    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 transferVal_reg[10]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[11]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.410ns  (logic 0.191ns (46.543%)  route 0.219ns (53.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.146    41.257 r  transferVal_reg[10]/Q
                         net (fo=1, routed)           0.219    41.476    transferVal[10]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.045    41.521 r  transferVal[11]_i_1/O
                         net (fo=1, routed)           0.000    41.521    transferVal[11]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.099    41.210    transferVal_reg[11]
  -------------------------------------------------------------------
                         required time                        -41.210    
                         arrival time                          41.521    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            current_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.076%)  route 0.242ns (55.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.874 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    41.110    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.146    41.256 r  current_state_reg[0]/Q
                         net (fo=15, routed)          0.242    41.498    current_state[0]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045    41.543 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    41.543    current_state[0]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    40.874    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.110    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.099    41.209    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -41.209    
                         arrival time                          41.543    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_15M_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0    mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X0Y40      SPI_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X0Y40      SPI_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X0Y40      SPI_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y41      bitsOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y41      bitsOut_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y41      bitsOut_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y41      bitsOut_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X1Y40      current_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y40      SPI_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y40      SPI_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y40      SPI_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X1Y41      independence_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y40      SPI_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y40      SPI_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y40      SPI_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y41      bitsOut_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X1Y40      current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X1Y40      current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y43      mosi_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X1Y43      transferVal_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X1Y43      transferVal_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X1Y43      transferVal_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_15M_clk_wiz_0
  To Clock:  clk_15M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.144ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            independence_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_15M_clk_wiz_0_1 rise@83.333ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        2.112ns  (logic 0.611ns (28.925%)  route 1.501ns (71.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[0]/Q
                         net (fo=15, routed)          0.857    42.204    current_state[0]
    SLICE_X1Y41          LUT2 (Prop_lut2_I0_O)        0.152    42.356 r  independence_i_1/O
                         net (fo=1, routed)           0.644    43.000    independence_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  independence_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    Y9                                                0.000    83.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    83.333    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    84.753 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.915    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    78.477 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    80.169    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.260 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655    81.915    clk_15M
    SLICE_X1Y41          FDRE                                         r  independence_reg/C
                         clock pessimism              0.616    82.531    
                         clock uncertainty           -0.112    82.419    
    SLICE_X1Y41          FDRE (Setup_fdre_C_D)       -0.275    82.144    independence_reg
  -------------------------------------------------------------------
                         required time                         82.144    
                         arrival time                         -43.000    
  -------------------------------------------------------------------
                         slack                                 39.144    

Slack (MET) :             40.081ns  (required time - arrival time)
  Source:                 SPI_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            current_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.773ns (52.004%)  route 0.713ns (47.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 40.247 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    -0.779    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  SPI_counter_reg[2]/Q
                         net (fo=3, routed)           0.713     0.413    SPI_counter[2]
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.295     0.708 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.708    current_state[0]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.593 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.654    40.247    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.619    40.866    
                         clock uncertainty           -0.112    40.754    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.034    40.788    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                 40.081    

Slack (MET) :             40.084ns  (required time - arrival time)
  Source:                 SPI_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            current_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.773ns (52.179%)  route 0.708ns (47.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 40.247 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    -0.779    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.478    -0.301 f  SPI_counter_reg[2]/Q
                         net (fo=3, routed)           0.708     0.408    SPI_counter[2]
    SLICE_X1Y40          LUT6 (Prop_lut6_I4_O)        0.295     0.703 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.703    current_state[1]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.593 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.654    40.247    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.619    40.866    
                         clock uncertainty           -0.112    40.754    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.032    40.786    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         40.786    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 40.084    

Slack (MET) :             80.713ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.112   124.086    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.567    bitsOut_reg[0]
  -------------------------------------------------------------------
                         required time                        123.567    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.713    

Slack (MET) :             80.713ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.112   124.086    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.567    bitsOut_reg[1]
  -------------------------------------------------------------------
                         required time                        123.567    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.713    

Slack (MET) :             80.713ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.112   124.086    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.567    bitsOut_reg[2]
  -------------------------------------------------------------------
                         required time                        123.567    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.713    

Slack (MET) :             80.713ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.112   124.086    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.567    bitsOut_reg[3]
  -------------------------------------------------------------------
                         required time                        123.567    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.713    

Slack (MET) :             81.145ns  (required time - arrival time)
  Source:                 bitsOut_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        2.052ns  (logic 0.779ns (37.965%)  route 1.273ns (62.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 40.889 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.834    40.889    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.484    41.373 r  bitsOut_reg[2]/Q
                         net (fo=5, routed)           0.894    42.268    bitsOut[2]
    SLICE_X1Y41          LUT4 (Prop_lut4_I2_O)        0.295    42.563 r  bitsOut[3]_i_3/O
                         net (fo=1, routed)           0.378    42.941    bitsOut[3]_i_3_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.641   124.222    
                         clock uncertainty           -0.112   124.111    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.025   124.086    bitsOut_reg[3]
  -------------------------------------------------------------------
                         required time                        124.086    
                         arrival time                         -42.941    
  -------------------------------------------------------------------
                         slack                                 81.145    

Slack (MET) :             81.230ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            mosi_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.805ns  (logic 0.583ns (32.302%)  route 1.222ns (67.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 123.583 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[0]/Q
                         net (fo=15, routed)          0.823    42.170    current_state[0]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.124    42.294 r  mosi_i_1/O
                         net (fo=1, routed)           0.399    42.693    mosi1_out
    SLICE_X0Y43          FDRE                                         r  mosi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.656   123.583    clk_15M
    SLICE_X0Y43          FDRE                                         r  mosi_reg/C  (IS_INVERTED)
                         clock pessimism              0.616   124.198    
                         clock uncertainty           -0.112   124.087    
    SLICE_X0Y43          FDRE (Setup_fdre_C_CE)      -0.164   123.923    mosi_reg
  -------------------------------------------------------------------
                         required time                        123.923    
                         arrival time                         -42.693    
  -------------------------------------------------------------------
                         slack                                 81.230    

Slack (MET) :             81.325ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[13]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0_1 fall@125.000ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.908ns  (logic 0.583ns (30.549%)  route 1.325ns (69.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 123.583 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 f  current_state_reg[0]/Q
                         net (fo=15, routed)          1.325    42.672    current_state[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.124    42.796 r  transferVal[13]_i_1/O
                         net (fo=1, routed)           0.000    42.796    transferVal[13]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.656   123.583    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.198    
                         clock uncertainty           -0.112   124.087    
    SLICE_X1Y43          FDPE (Setup_fdpe_C_D)        0.035   124.122    transferVal_reg[13]
  -------------------------------------------------------------------
                         required time                        124.122    
                         arrival time                         -42.796    
  -------------------------------------------------------------------
                         slack                                 81.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 transferVal_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            mosi_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDCE                                         r  transferVal_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.146    41.257 r  transferVal_reg[15]/Q
                         net (fo=1, routed)           0.116    41.373    transferVal[15]
    SLICE_X0Y43          FDRE                                         r  mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X0Y43          FDRE                                         r  mosi_reg/C  (IS_INVERTED)
                         clock pessimism              0.249    41.124    
                         clock uncertainty            0.112    41.236    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.063    41.299    mosi_reg
  -------------------------------------------------------------------
                         required time                        -41.299    
                         arrival time                          41.373    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 transferVal_reg[13]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[14]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.346ns  (logic 0.188ns (54.319%)  route 0.158ns (45.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.146    41.257 r  transferVal_reg[13]/Q
                         net (fo=1, routed)           0.158    41.415    transferVal[13]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.042    41.457 r  transferVal[14]_i_1/O
                         net (fo=1, routed)           0.000    41.457    transferVal[14]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
                         clock uncertainty            0.112    41.223    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.114    41.337    transferVal_reg[14]
  -------------------------------------------------------------------
                         required time                        -41.337    
                         arrival time                          41.457    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 transferVal_reg[14]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.370ns  (logic 0.232ns (62.668%)  route 0.138ns (37.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.133    41.244 r  transferVal_reg[14]/Q
                         net (fo=1, routed)           0.138    41.382    transferVal[14]
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.099    41.481 r  transferVal[15]_i_1/O
                         net (fo=1, routed)           0.000    41.481    transferVal[15]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  transferVal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDCE                                         r  transferVal_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
                         clock uncertainty            0.112    41.223    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.112    41.335    transferVal_reg[15]
  -------------------------------------------------------------------
                         required time                        -41.335    
                         arrival time                          41.481    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SPI_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            SPI_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 rise@0.000ns - clk_15M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.764%)  route 0.185ns (47.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    -0.557    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  SPI_counter_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.207    SPI_counter[1]
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.043    -0.164 r  SPI_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    SPI_counter[2]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    -0.793    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/C
                         clock pessimism              0.236    -0.557    
                         clock uncertainty            0.112    -0.445    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.131    -0.314    SPI_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bitsOut_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.396ns  (logic 0.210ns (52.976%)  route 0.186ns (47.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.874 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    41.110    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.167    41.277 r  bitsOut_reg[1]/Q
                         net (fo=5, routed)           0.186    41.463    bitsOut[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.043    41.506 r  bitsOut[2]_i_1/O
                         net (fo=1, routed)           0.000    41.506    bitsOut[2]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    40.874    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.110    
                         clock uncertainty            0.112    41.222    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.135    41.357    bitsOut_reg[2]
  -------------------------------------------------------------------
                         required time                        -41.357    
                         arrival time                          41.506    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SPI_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            SPI_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 rise@0.000ns - clk_15M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    -0.557    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  SPI_counter_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.207    SPI_counter[1]
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045    -0.162 r  SPI_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    SPI_counter[1]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    -0.793    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/C
                         clock pessimism              0.236    -0.557    
                         clock uncertainty            0.112    -0.445    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.120    -0.325    SPI_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bitsOut_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.212%)  route 0.186ns (46.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.874 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    41.110    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.167    41.277 r  bitsOut_reg[1]/Q
                         net (fo=5, routed)           0.186    41.463    bitsOut[1]
    SLICE_X0Y41          LUT2 (Prop_lut2_I1_O)        0.045    41.508 r  bitsOut[1]_i_1/O
                         net (fo=1, routed)           0.000    41.508    bitsOut[1]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    40.874    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.110    
                         clock uncertainty            0.112    41.222    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.124    41.346    bitsOut_reg[1]
  -------------------------------------------------------------------
                         required time                        -41.346    
                         arrival time                          41.508    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 transferVal_reg[11]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[12]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.199%)  route 0.220ns (53.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.146    41.257 r  transferVal_reg[11]/Q
                         net (fo=1, routed)           0.220    41.477    transferVal[11]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.043    41.520 r  transferVal[12]_i_1/O
                         net (fo=1, routed)           0.000    41.520    transferVal[12]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
                         clock uncertainty            0.112    41.223    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.114    41.337    transferVal_reg[12]
  -------------------------------------------------------------------
                         required time                        -41.337    
                         arrival time                          41.520    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 transferVal_reg[10]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[11]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.410ns  (logic 0.191ns (46.543%)  route 0.219ns (53.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.146    41.257 r  transferVal_reg[10]/Q
                         net (fo=1, routed)           0.219    41.476    transferVal[10]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.045    41.521 r  transferVal[11]_i_1/O
                         net (fo=1, routed)           0.000    41.521    transferVal[11]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
                         clock uncertainty            0.112    41.223    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.099    41.322    transferVal_reg[11]
  -------------------------------------------------------------------
                         required time                        -41.322    
                         arrival time                          41.521    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            current_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0_1 fall@41.667ns - clk_15M_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.076%)  route 0.242ns (55.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.874 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    41.110    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.146    41.256 r  current_state_reg[0]/Q
                         net (fo=15, routed)          0.242    41.498    current_state[0]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045    41.543 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    41.543    current_state[0]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    40.874    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.110    
                         clock uncertainty            0.112    41.222    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.099    41.321    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -41.321    
                         arrival time                          41.543    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  clk_15M_clk_wiz_0_1
  To Clock:  clk_15M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.144ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            independence_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_15M_clk_wiz_0 rise@83.333ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        2.112ns  (logic 0.611ns (28.925%)  route 1.501ns (71.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[0]/Q
                         net (fo=15, routed)          0.857    42.204    current_state[0]
    SLICE_X1Y41          LUT2 (Prop_lut2_I0_O)        0.152    42.356 r  independence_i_1/O
                         net (fo=1, routed)           0.644    43.000    independence_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  independence_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    Y9                                                0.000    83.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    83.333    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    84.753 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.915    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    78.477 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    80.169    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.260 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655    81.915    clk_15M
    SLICE_X1Y41          FDRE                                         r  independence_reg/C
                         clock pessimism              0.616    82.531    
                         clock uncertainty           -0.112    82.419    
    SLICE_X1Y41          FDRE (Setup_fdre_C_D)       -0.275    82.144    independence_reg
  -------------------------------------------------------------------
                         required time                         82.144    
                         arrival time                         -43.000    
  -------------------------------------------------------------------
                         slack                                 39.144    

Slack (MET) :             40.081ns  (required time - arrival time)
  Source:                 SPI_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            current_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.773ns (52.004%)  route 0.713ns (47.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 40.247 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    -0.779    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  SPI_counter_reg[2]/Q
                         net (fo=3, routed)           0.713     0.413    SPI_counter[2]
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.295     0.708 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.708    current_state[0]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.593 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.654    40.247    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.619    40.866    
                         clock uncertainty           -0.112    40.754    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.034    40.788    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                 40.081    

Slack (MET) :             40.084ns  (required time - arrival time)
  Source:                 SPI_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            current_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.773ns (52.179%)  route 0.708ns (47.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 40.247 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    -0.779    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.478    -0.301 f  SPI_counter_reg[2]/Q
                         net (fo=3, routed)           0.708     0.408    SPI_counter[2]
    SLICE_X1Y40          LUT6 (Prop_lut6_I4_O)        0.295     0.703 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.703    current_state[1]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    36.811 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    38.502    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.593 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.654    40.247    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.619    40.866    
                         clock uncertainty           -0.112    40.754    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.032    40.786    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         40.786    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 40.084    

Slack (MET) :             80.713ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.112   124.086    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.567    bitsOut_reg[0]
  -------------------------------------------------------------------
                         required time                        123.567    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.713    

Slack (MET) :             80.713ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.112   124.086    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.567    bitsOut_reg[1]
  -------------------------------------------------------------------
                         required time                        123.567    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.713    

Slack (MET) :             80.713ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.112   124.086    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.567    bitsOut_reg[2]
  -------------------------------------------------------------------
                         required time                        123.567    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.713    

Slack (MET) :             80.713ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        1.966ns  (logic 0.583ns (29.660%)  route 1.383ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[1]/Q
                         net (fo=15, routed)          0.761    42.108    current_state[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124    42.232 r  bitsOut[3]_i_1/O
                         net (fo=4, routed)           0.621    42.854    bitsOut[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.197    
                         clock uncertainty           -0.112   124.086    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.519   123.567    bitsOut_reg[3]
  -------------------------------------------------------------------
                         required time                        123.567    
                         arrival time                         -42.854    
  -------------------------------------------------------------------
                         slack                                 80.713    

Slack (MET) :             81.145ns  (required time - arrival time)
  Source:                 bitsOut_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        2.052ns  (logic 0.779ns (37.965%)  route 1.273ns (62.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 123.582 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 40.889 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.834    40.889    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.484    41.373 r  bitsOut_reg[2]/Q
                         net (fo=5, routed)           0.894    42.268    bitsOut[2]
    SLICE_X1Y41          LUT4 (Prop_lut4_I2_O)        0.295    42.563 r  bitsOut[3]_i_3/O
                         net (fo=1, routed)           0.378    42.941    bitsOut[3]_i_3_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.655   123.582    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.641   124.222    
                         clock uncertainty           -0.112   124.111    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.025   124.086    bitsOut_reg[3]
  -------------------------------------------------------------------
                         required time                        124.086    
                         arrival time                         -42.941    
  -------------------------------------------------------------------
                         slack                                 81.145    

Slack (MET) :             81.230ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            mosi_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        1.805ns  (logic 0.583ns (32.302%)  route 1.222ns (67.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 123.583 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 r  current_state_reg[0]/Q
                         net (fo=15, routed)          0.823    42.170    current_state[0]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.124    42.294 r  mosi_i_1/O
                         net (fo=1, routed)           0.399    42.693    mosi1_out
    SLICE_X0Y43          FDRE                                         r  mosi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.656   123.583    clk_15M
    SLICE_X0Y43          FDRE                                         r  mosi_reg/C  (IS_INVERTED)
                         clock pessimism              0.616   124.198    
                         clock uncertainty           -0.112   124.087    
    SLICE_X0Y43          FDRE (Setup_fdre_C_CE)      -0.164   123.923    mosi_reg
  -------------------------------------------------------------------
                         required time                        123.923    
                         arrival time                         -42.693    
  -------------------------------------------------------------------
                         slack                                 81.230    

Slack (MET) :             81.325ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[13]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_15M_clk_wiz_0 fall@125.000ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        1.908ns  (logic 0.583ns (30.549%)  route 1.325ns (69.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 123.583 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 40.888 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    43.157 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    44.442    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    37.099 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    38.954    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    39.055 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.833    40.888    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    41.347 f  current_state_reg[0]/Q
                         net (fo=15, routed)          1.325    42.672    current_state[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.124    42.796 r  transferVal[13]_i_1/O
                         net (fo=1, routed)           0.000    42.796    transferVal[13]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                    125.000   125.000 f  
    Y9                                                0.000   125.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   125.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   126.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   120.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   121.835    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.926 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          1.656   123.583    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.616   124.198    
                         clock uncertainty           -0.112   124.087    
    SLICE_X1Y43          FDPE (Setup_fdpe_C_D)        0.035   124.122    transferVal_reg[13]
  -------------------------------------------------------------------
                         required time                        124.122    
                         arrival time                         -42.796    
  -------------------------------------------------------------------
                         slack                                 81.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 transferVal_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            mosi_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDCE                                         r  transferVal_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.146    41.257 r  transferVal_reg[15]/Q
                         net (fo=1, routed)           0.116    41.373    transferVal[15]
    SLICE_X0Y43          FDRE                                         r  mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X0Y43          FDRE                                         r  mosi_reg/C  (IS_INVERTED)
                         clock pessimism              0.249    41.124    
                         clock uncertainty            0.112    41.236    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.063    41.299    mosi_reg
  -------------------------------------------------------------------
                         required time                        -41.299    
                         arrival time                          41.373    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 transferVal_reg[13]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[14]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.346ns  (logic 0.188ns (54.319%)  route 0.158ns (45.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.146    41.257 r  transferVal_reg[13]/Q
                         net (fo=1, routed)           0.158    41.415    transferVal[13]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.042    41.457 r  transferVal[14]_i_1/O
                         net (fo=1, routed)           0.000    41.457    transferVal[14]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
                         clock uncertainty            0.112    41.223    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.114    41.337    transferVal_reg[14]
  -------------------------------------------------------------------
                         required time                        -41.337    
                         arrival time                          41.457    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 transferVal_reg[14]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.370ns  (logic 0.232ns (62.668%)  route 0.138ns (37.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.133    41.244 r  transferVal_reg[14]/Q
                         net (fo=1, routed)           0.138    41.382    transferVal[14]
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.099    41.481 r  transferVal[15]_i_1/O
                         net (fo=1, routed)           0.000    41.481    transferVal[15]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  transferVal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDCE                                         r  transferVal_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
                         clock uncertainty            0.112    41.223    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.112    41.335    transferVal_reg[15]
  -------------------------------------------------------------------
                         required time                        -41.335    
                         arrival time                          41.481    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SPI_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            SPI_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 rise@0.000ns - clk_15M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.764%)  route 0.185ns (47.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    -0.557    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  SPI_counter_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.207    SPI_counter[1]
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.043    -0.164 r  SPI_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    SPI_counter[2]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    -0.793    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[2]/C
                         clock pessimism              0.236    -0.557    
                         clock uncertainty            0.112    -0.445    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.131    -0.314    SPI_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bitsOut_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.396ns  (logic 0.210ns (52.976%)  route 0.186ns (47.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.874 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    41.110    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.167    41.277 r  bitsOut_reg[1]/Q
                         net (fo=5, routed)           0.186    41.463    bitsOut[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.043    41.506 r  bitsOut[2]_i_1/O
                         net (fo=1, routed)           0.000    41.506    bitsOut[2]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    40.874    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.110    
                         clock uncertainty            0.112    41.222    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.135    41.357    bitsOut_reg[2]
  -------------------------------------------------------------------
                         required time                        -41.357    
                         arrival time                          41.506    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SPI_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            SPI_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 rise@0.000ns - clk_15M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    -0.557    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  SPI_counter_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.207    SPI_counter[1]
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045    -0.162 r  SPI_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    SPI_counter[1]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    -0.793    clk_15M
    SLICE_X0Y40          FDCE                                         r  SPI_counter_reg[1]/C
                         clock pessimism              0.236    -0.557    
                         clock uncertainty            0.112    -0.445    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.120    -0.325    SPI_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bitsOut_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            bitsOut_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.212%)  route 0.186ns (46.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.874 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    41.110    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.167    41.277 r  bitsOut_reg[1]/Q
                         net (fo=5, routed)           0.186    41.463    bitsOut[1]
    SLICE_X0Y41          LUT2 (Prop_lut2_I1_O)        0.045    41.508 r  bitsOut[1]_i_1/O
                         net (fo=1, routed)           0.000    41.508    bitsOut[1]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    40.874    clk_15M
    SLICE_X0Y41          FDRE                                         r  bitsOut_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.110    
                         clock uncertainty            0.112    41.222    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.124    41.346    bitsOut_reg[1]
  -------------------------------------------------------------------
                         required time                        -41.346    
                         arrival time                          41.508    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 transferVal_reg[11]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[12]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.199%)  route 0.220ns (53.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.146    41.257 r  transferVal_reg[11]/Q
                         net (fo=1, routed)           0.220    41.477    transferVal[11]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.043    41.520 r  transferVal[12]_i_1/O
                         net (fo=1, routed)           0.000    41.520    transferVal[12]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
                         clock uncertainty            0.112    41.223    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.114    41.337    transferVal_reg[12]
  -------------------------------------------------------------------
                         required time                        -41.337    
                         arrival time                          41.520    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 transferVal_reg[10]/C
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transferVal_reg[11]/D
                            (falling edge-triggered cell FDPE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.410ns  (logic 0.191ns (46.543%)  route 0.219ns (53.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.111 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.623    41.111    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.146    41.257 r  transferVal_reg[10]/Q
                         net (fo=1, routed)           0.219    41.476    transferVal[10]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.045    41.521 r  transferVal[11]_i_1/O
                         net (fo=1, routed)           0.000    41.521    transferVal[11]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.893    40.875    clk_15M
    SLICE_X1Y43          FDPE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.111    
                         clock uncertainty            0.112    41.223    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.099    41.322    transferVal_reg[11]
  -------------------------------------------------------------------
                         required time                        -41.322    
                         arrival time                          41.521    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            current_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_15M_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_15M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_15M_clk_wiz_0 fall@41.667ns - clk_15M_clk_wiz_0_1 fall@41.667ns)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.076%)  route 0.242ns (55.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.874 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_15M_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    41.925 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.365    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    39.945 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    40.462    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.488 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.622    41.110    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.146    41.256 r  current_state_reg[0]/Q
                         net (fo=15, routed)          0.242    41.498    current_state[0]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045    41.543 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    41.543    current_state[0]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_15M_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    42.113 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.593    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    39.389 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    39.953    mmcm/inst/clk_15M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    39.982 f  mmcm/inst/clkout2_buf/O
                         net (fo=19, routed)          0.892    40.874    clk_15M
    SLICE_X1Y40          FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.236    41.110    
                         clock uncertainty            0.112    41.222    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.099    41.321    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -41.321    
                         arrival time                          41.543    
  -------------------------------------------------------------------
                         slack                                  0.223    





