Analysis & Synthesis report for test
Tue May  6 09:34:01 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |top|bin2bcd:conv|state
 10. State Machine - |top|uart:uart_inst|uart_tx:tx_inst|state
 11. State Machine - |top|uart:uart_inst|uart_rx:rx_inst|baund_detect_state
 12. State Machine - |top|uart:uart_inst|uart_rx:rx_inst|operate_state
 13. State Machine - |top|uart:uart_inst|uart_rx:rx_inst|division:divide|state
 14. State Machine - |top|uart:uart_inst|fifo:rx_fifo|state
 15. State Machine - |top|uart:uart_inst|fifo:tx_fifo|state
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Parameter Settings for User Entity Instance: Top-level Entity: |top
 23. Parameter Settings for User Entity Instance: uart:uart_inst
 24. Parameter Settings for User Entity Instance: uart:uart_inst|rx_specific_counter:counter
 25. Parameter Settings for User Entity Instance: uart:uart_inst|fifo:tx_fifo
 26. Parameter Settings for User Entity Instance: uart:uart_inst|fifo:rx_fifo
 27. Parameter Settings for User Entity Instance: uart:uart_inst|uart_rx:rx_inst
 28. Parameter Settings for User Entity Instance: uart:uart_inst|uart_rx:rx_inst|division:divide
 29. Parameter Settings for User Entity Instance: uart:uart_inst|uart_tx:tx_inst
 30. Parameter Settings for User Entity Instance: math_expression:me
 31. Parameter Settings for User Entity Instance: bin2bcd:conv
 32. Parameter Settings for Inferred Entity Instance: math_expression:me|lpm_mult:Mult0
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "bcd2sseg_active_low:bcd2ssg"
 35. Port Connectivity Checks: "bin2bcd:conv"
 36. Port Connectivity Checks: "math_expression:me"
 37. Port Connectivity Checks: "uart:uart_inst|uart_rx:rx_inst|division:divide"
 38. Port Connectivity Checks: "uart:uart_inst|rx_specific_counter:counter"
 39. Port Connectivity Checks: "uart:uart_inst"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May  6 09:34:01 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; test                                           ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 742                                            ;
;     Total combinational functions  ; 607                                            ;
;     Dedicated logic registers      ; 468                                            ;
; Total registers                    ; 468                                            ;
; Total pins                         ; 54                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 1                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top                ; test               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; src/top.v                        ; yes             ; User Verilog HDL File        ; C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v                 ;         ;
; src/uart/uart_tx.v               ; yes             ; User Verilog HDL File        ; C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v        ;         ;
; src/uart/uart_rx.v               ; yes             ; User Verilog HDL File        ; C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v        ;         ;
; src/uart/uart.v                  ; yes             ; User Verilog HDL File        ; C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v           ;         ;
; src/uart/m_counter.v             ; yes             ; User Verilog HDL File        ; C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/m_counter.v      ;         ;
; src/uart/fifo.v                  ; yes             ; User Verilog HDL File        ; C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v           ;         ;
; src/uart/division.v              ; yes             ; User Verilog HDL File        ; C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/division.v       ;         ;
; src/bcd2sseg_active_low.v        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/user1111/Documents/DigitalDesign/temporary/src/bcd2sseg_active_low.v ;         ;
; src/bin2bcd.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v             ;         ;
; src/design.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v              ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf             ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/aglobal231.inc           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc          ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/multcore.inc             ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/bypassff.inc             ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altshift.inc             ;         ;
; db/mult_jds.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/user1111/Documents/DigitalDesign/temporary/db/mult_jds.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 742       ;
;                                             ;           ;
; Total combinational functions               ; 607       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 327       ;
;     -- 3 input functions                    ; 121       ;
;     -- <=2 input functions                  ; 159       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 487       ;
;     -- arithmetic mode                      ; 120       ;
;                                             ;           ;
; Total registers                             ; 468       ;
;     -- Dedicated logic registers            ; 468       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 54        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 468       ;
; Total fan-out                               ; 3727      ;
; Average fan-out                             ; 3.14      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+-------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                            ; Entity Name         ; Library Name ;
+-------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------+---------------------+--------------+
; |top                                ; 607 (52)            ; 468 (35)                  ; 0           ; 0          ; 1            ; 1       ; 0         ; 54   ; 0            ; 0          ; |top                                                           ; top                 ; work         ;
;    |bcd2sseg_active_low:bcd2ssg|    ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|bcd2sseg_active_low:bcd2ssg                               ; bcd2sseg_active_low ; work         ;
;    |bin2bcd:conv|                   ; 73 (73)             ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|bin2bcd:conv                                              ; bin2bcd             ; work         ;
;    |math_expression:me|             ; 54 (54)             ; 60 (60)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |top|math_expression:me                                        ; math_expression     ; work         ;
;       |lpm_mult:Mult0|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |top|math_expression:me|lpm_mult:Mult0                         ; lpm_mult            ; work         ;
;          |mult_jds:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |top|math_expression:me|lpm_mult:Mult0|mult_jds:auto_generated ; mult_jds            ; work         ;
;    |uart:uart_inst|                 ; 400 (0)             ; 333 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|uart:uart_inst                                            ; uart                ; work         ;
;       |fifo:rx_fifo|                ; 65 (65)             ; 76 (76)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|uart:uart_inst|fifo:rx_fifo                               ; fifo                ; work         ;
;       |rx_specific_counter:counter| ; 36 (36)             ; 49 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|uart:uart_inst|rx_specific_counter:counter                ; rx_specific_counter ; work         ;
;       |uart_rx:rx_inst|             ; 299 (139)           ; 208 (99)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|uart:uart_inst|uart_rx:rx_inst                            ; uart_rx             ; work         ;
;          |division:divide|          ; 160 (160)           ; 109 (109)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|uart:uart_inst|uart_rx:rx_inst|division:divide            ; division            ; work         ;
+-------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |top|bin2bcd:conv|state                          ;
+--------------+------------+--------------+------------+----------+
; Name         ; state.LAST ; state.FINISH ; state.PROC ; state.00 ;
+--------------+------------+--------------+------------+----------+
; state.00     ; 0          ; 0            ; 0          ; 0        ;
; state.PROC   ; 0          ; 0            ; 1          ; 1        ;
; state.FINISH ; 0          ; 1            ; 0          ; 1        ;
; state.LAST   ; 1          ; 0            ; 0          ; 1        ;
+--------------+------------+--------------+------------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |top|uart:uart_inst|uart_tx:tx_inst|state      ;
+-------------+------------+------------+-------------+----------+
; Name        ; state.STOP ; state.DATA ; state.START ; state.00 ;
+-------------+------------+------------+-------------+----------+
; state.00    ; 0          ; 0          ; 0           ; 0        ;
; state.START ; 0          ; 0          ; 1           ; 1        ;
; state.DATA  ; 0          ; 1          ; 0           ; 1        ;
; state.STOP  ; 1          ; 0          ; 0           ; 1        ;
+-------------+------------+------------+-------------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |top|uart:uart_inst|uart_rx:rx_inst|baund_detect_state                                ;
+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; baund_detect_state.DATA ; baund_detect_state.IDLE ; baund_detect_state.STOP ;
+-------------------------+-------------------------+-------------------------+-------------------------+
; baund_detect_state.IDLE ; 0                       ; 0                       ; 0                       ;
; baund_detect_state.DATA ; 1                       ; 1                       ; 0                       ;
; baund_detect_state.STOP ; 0                       ; 1                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |top|uart:uart_inst|uart_rx:rx_inst|operate_state                                        ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; operate_state.STOP ; operate_state.DATA ; operate_state.START ; operate_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; operate_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; operate_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; operate_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; operate_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |top|uart:uart_inst|uart_rx:rx_inst|division:divide|state ;
+--------------+-------------+--------------+-------------------------------+
; Name         ; state.READY ; state.FINISH ; state.PROC                    ;
+--------------+-------------+--------------+-------------------------------+
; state.READY  ; 0           ; 0            ; 0                             ;
; state.PROC   ; 1           ; 0            ; 1                             ;
; state.FINISH ; 1           ; 1            ; 0                             ;
+--------------+-------------+--------------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------+
; State Machine - |top|uart:uart_inst|fifo:rx_fifo|state ;
+-------------+-------------+------------+---------------+
; Name        ; state.EMPTY ; state.FULL ; state.PROC    ;
+-------------+-------------+------------+---------------+
; state.EMPTY ; 0           ; 0          ; 0             ;
; state.PROC  ; 1           ; 0          ; 1             ;
; state.FULL  ; 1           ; 1          ; 0             ;
+-------------+-------------+------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------+
; State Machine - |top|uart:uart_inst|fifo:tx_fifo|state ;
+-------------+-------------+------------+---------------+
; Name        ; state.EMPTY ; state.FULL ; state.PROC    ;
+-------------+-------------+------------+---------------+
; state.EMPTY ; 0           ; 0          ; 0             ;
; state.PROC  ; 1           ; 0          ; 1             ;
; state.FULL  ; 1           ; 1          ; 0             ;
+-------------+-------------+------------+---------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; start                                              ; start               ; yes                    ;
; enable[0]                                          ; enable[0]           ; yes                    ;
; enable[1]                                          ; enable[0]           ; yes                    ;
; enable[2]                                          ; enable[0]           ; yes                    ;
; state                                              ; state               ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+------------------------------------------------+-------------------------------------------------------+
; Register name                                  ; Reason for Removal                                    ;
+------------------------------------------------+-------------------------------------------------------+
; sseg4[0]~reg0                                  ; Stuck at VCC due to stuck port data_in                ;
; sseg4[7]~reg0                                  ; Stuck at VCC due to stuck port data_in                ;
; sseg4[5]~reg0                                  ; Stuck at VCC due to stuck port data_in                ;
; sseg4[4]~reg0                                  ; Stuck at VCC due to stuck port data_in                ;
; sseg4[3]~reg0                                  ; Stuck at VCC due to stuck port data_in                ;
; sseg4[2]~reg0                                  ; Stuck at VCC due to stuck port data_in                ;
; sseg4[1]~reg0                                  ; Stuck at VCC due to stuck port data_in                ;
; math_expression:me|dx4[0,1]                    ; Stuck at GND due to stuck port data_in                ;
; math_expression:me|temp[0,1]                   ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|fifo:tx_fifo|write_en           ; Lost fanout                                           ;
; uart:uart_inst|fifo:tx_fifo|write_addr[0..2]   ; Merged with uart:uart_inst|fifo:tx_fifo|write_addr[3] ;
; math_expression:me|q[11]                       ; Merged with math_expression:me|q[10]                  ;
; uart:uart_inst|fifo:tx_fifo|write_addr[3]      ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|uart_tx:tx_inst|in_reg[8]       ; Stuck at GND due to stuck port data_in                ;
; bin2bcd:conv|state~8                           ; Lost fanout                                           ;
; bin2bcd:conv|state~9                           ; Lost fanout                                           ;
; uart:uart_inst|uart_tx:tx_inst|state~8         ; Lost fanout                                           ;
; uart:uart_inst|uart_tx:tx_inst|state~9         ; Lost fanout                                           ;
; uart:uart_inst|uart_rx:rx_inst|operate_state~7 ; Lost fanout                                           ;
; uart:uart_inst|uart_rx:rx_inst|operate_state~8 ; Lost fanout                                           ;
; uart:uart_inst|fifo:tx_fifo|state.FULL         ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|fifo:tx_fifo|state.PROC         ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|fifo:tx_fifo|state.EMPTY        ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|fifo:tx_fifo|read_addr[0..3]    ; Stuck at GND due to stuck port clock_enable           ;
; uart:uart_inst|uart_tx:tx_inst|state.START     ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|uart_tx:tx_inst|state.DATA      ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|uart_tx:tx_inst|n[0..3]         ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|uart_tx:tx_inst|in_reg[0]       ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|uart_tx:tx_inst|state.STOP      ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|uart_tx:tx_inst|in_reg[1..7]    ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|uart_tx:tx_inst|tx              ; Stuck at VCC due to stuck port data_in                ;
; uart:uart_inst|uart_tx:tx_inst|done_tick       ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|uart_tx:tx_inst|state.00        ; Stuck at GND due to stuck port data_in                ;
; uart:uart_inst|uart_tx:tx_inst|s_reg[0..4]     ; Stuck at GND due to stuck port clock_enable           ;
; math_expression:me|product[0]                  ; Lost fanout                                           ;
; Total Number of Removed Registers = 55         ;                                                       ;
+------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                  ;
+--------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+--------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; uart:uart_inst|fifo:tx_fifo|state.FULL     ; Stuck at GND              ; uart:uart_inst|fifo:tx_fifo|state.EMPTY, uart:uart_inst|uart_tx:tx_inst|n[3],       ;
;                                            ; due to stuck port data_in ; uart:uart_inst|uart_tx:tx_inst|n[2], uart:uart_inst|uart_tx:tx_inst|n[1],           ;
;                                            ;                           ; uart:uart_inst|uart_tx:tx_inst|n[0], uart:uart_inst|uart_tx:tx_inst|s_reg[3],       ;
;                                            ;                           ; uart:uart_inst|uart_tx:tx_inst|s_reg[2], uart:uart_inst|uart_tx:tx_inst|s_reg[1],   ;
;                                            ;                           ; uart:uart_inst|uart_tx:tx_inst|s_reg[0]                                             ;
; uart:uart_inst|uart_tx:tx_inst|state.START ; Stuck at GND              ; uart:uart_inst|uart_tx:tx_inst|in_reg[0], uart:uart_inst|uart_tx:tx_inst|in_reg[1], ;
;                                            ; due to stuck port data_in ; uart:uart_inst|uart_tx:tx_inst|in_reg[2], uart:uart_inst|uart_tx:tx_inst|in_reg[3], ;
;                                            ;                           ; uart:uart_inst|uart_tx:tx_inst|in_reg[4], uart:uart_inst|uart_tx:tx_inst|in_reg[5], ;
;                                            ;                           ; uart:uart_inst|uart_tx:tx_inst|in_reg[6], uart:uart_inst|uart_tx:tx_inst|done_tick  ;
; uart:uart_inst|fifo:tx_fifo|write_addr[3]  ; Stuck at GND              ; uart:uart_inst|fifo:tx_fifo|read_addr[0], uart:uart_inst|fifo:tx_fifo|read_addr[1], ;
;                                            ; due to stuck port data_in ; uart:uart_inst|fifo:tx_fifo|read_addr[2], uart:uart_inst|fifo:tx_fifo|read_addr[3], ;
;                                            ;                           ; uart:uart_inst|uart_tx:tx_inst|tx                                                   ;
; uart:uart_inst|uart_tx:tx_inst|state.STOP  ; Stuck at GND              ; uart:uart_inst|uart_tx:tx_inst|state.00, uart:uart_inst|uart_tx:tx_inst|s_reg[4]    ;
;                                            ; due to stuck port data_in ;                                                                                     ;
; math_expression:me|dx4[0]                  ; Stuck at GND              ; math_expression:me|temp[0]                                                          ;
;                                            ; due to stuck port data_in ;                                                                                     ;
; math_expression:me|dx4[1]                  ; Stuck at GND              ; math_expression:me|temp[1]                                                          ;
;                                            ; due to stuck port data_in ;                                                                                     ;
; uart:uart_inst|uart_tx:tx_inst|in_reg[8]   ; Stuck at GND              ; uart:uart_inst|uart_tx:tx_inst|in_reg[7]                                            ;
;                                            ; due to stuck port data_in ;                                                                                     ;
+--------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 468   ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 344   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 311   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; sseg4[6]~reg0                                    ; 2       ;
; uart:uart_inst|rx_specific_counter:counter|_m[0] ; 1       ;
; uart:uart_inst|rx_specific_counter:counter|_m[2] ; 1       ;
; uart:uart_inst|rx_specific_counter:counter|_m[6] ; 1       ;
; uart:uart_inst|rx_specific_counter:counter|_m[8] ; 1       ;
; uart:uart_inst|fifo:rx_fifo|write_en             ; 9       ;
; Total number of inverted registers = 6           ;         ;
+--------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top|uart:uart_inst|fifo:tx_fifo|read_addr[0]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|uart:uart_inst|uart_rx:rx_inst|cycle_per_byte[22]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top|uart:uart_inst|fifo:rx_fifo|write_addr[3]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|math_expression:me|_d[0]                                   ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top|uart:uart_inst|uart_rx:rx_inst|division:divide|db_dvnd[26] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top|uart:uart_inst|uart_tx:tx_inst|s_reg[2]                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|bin2bcd:conv|bcd3[2]                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|bin2bcd:conv|bcd2[1]                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|bin2bcd:conv|bcd1[1]                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|bin2bcd:conv|bcd0[3]                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |top|uart:uart_inst|uart_tx:tx_inst|n[1]                        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |top|uart:uart_inst|uart_rx:rx_inst|s_operate_reg[4]            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|bin2bcd:conv|bin_reg[2]                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|enable[1]                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top|uart:uart_inst|fifo:tx_fifo|Selector4                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|uart:uart_inst|uart_rx:rx_inst|baund_detect_state          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|uart:uart_inst|uart_tx:tx_inst|Selector23                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|uart:uart_inst|fifo:rx_fifo|Selector5                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top|uart:uart_inst|uart_tx:tx_inst|Selector22                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |top|uart:uart_inst|uart_rx:rx_inst|operate_state               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; IDLE           ; 0     ; Signed Integer                             ;
; PROC           ; 1     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 8     ; Signed Integer                     ;
; SB_TICK        ; 16    ; Signed Integer                     ;
; S              ; 16    ; Signed Integer                     ;
; BAUND_RATE     ; 9600  ; Signed Integer                     ;
; FIFO_DEPTH     ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_inst|rx_specific_counter:counter ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; INITIAL_M      ; 325   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_inst|fifo:tx_fifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 8     ; Signed Integer                                  ;
; W              ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_inst|fifo:rx_fifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 8     ; Signed Integer                                  ;
; W              ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_inst|uart_rx:rx_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DBIT           ; 8     ; Signed Integer                                     ;
; S              ; 16    ; Signed Integer                                     ;
; SB_TICK        ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_inst|uart_rx:rx_inst|division:divide ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_inst|uart_tx:tx_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DBIT           ; 8     ; Signed Integer                                     ;
; SB_TICK        ; 16    ; Signed Integer                                     ;
; S              ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: math_expression:me ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; W              ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: bin2bcd:conv ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: math_expression:me|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------+
; Parameter Name                                 ; Value    ; Type                   ;
+------------------------------------------------+----------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 6        ; Untyped                ;
; LPM_WIDTHB                                     ; 5        ; Untyped                ;
; LPM_WIDTHP                                     ; 11       ; Untyped                ;
; LPM_WIDTHR                                     ; 11       ; Untyped                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                ;
; LATENCY                                        ; 0        ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                ;
; USE_EAB                                        ; OFF      ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_jds ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                ;
+------------------------------------------------+----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 1                                 ;
; Entity Instance                       ; math_expression:me|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                 ;
;     -- LPM_WIDTHB                     ; 5                                 ;
;     -- LPM_WIDTHP                     ; 11                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd2sseg_active_low:bcd2ssg"                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bcd5  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bcd4  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sseg5 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sseg4 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:conv"                                                                                             ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ready ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bcd5  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bcd4  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "math_expression:me"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rmd  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:uart_inst|uart_rx:rx_inst|division:divide"                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dvsr[31..5] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; dvsr[3..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; dvsr[4]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rmd         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ready       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:uart_inst|rx_specific_counter:counter"                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; counter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:uart_inst"                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_in      ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_full      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_full      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_done_tick ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wr_data      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 468                         ;
;     CLR               ; 97                          ;
;     ENA               ; 64                          ;
;     ENA CLR           ; 211                         ;
;     ENA CLR SCLR      ; 36                          ;
;     SCLR              ; 30                          ;
;     plain             ; 30                          ;
; cycloneiii_lcell_comb ; 614                         ;
;     arith             ; 120                         ;
;         2 data inputs ; 106                         ;
;         3 data inputs ; 14                          ;
;     normal            ; 494                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 107                         ;
;         4 data inputs ; 327                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue May  6 09:33:51 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 10 design units, including 10 entities, in source file src/top.v
    Info (12023): Found entity 1: division File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/division.v Line: 7
    Info (12023): Found entity 2: uart_rx File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v Line: 4
    Info (12023): Found entity 3: uart_tx File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v Line: 3
    Info (12023): Found entity 4: rx_specific_counter File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/m_counter.v Line: 3
    Info (12023): Found entity 5: fifo File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v Line: 4
    Info (12023): Found entity 6: uart File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v Line: 7
    Info (12023): Found entity 7: bcd2sseg_active_low File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bcd2sseg_active_low.v Line: 3
    Info (12023): Found entity 8: bin2bcd File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 3
    Info (12023): Found entity 9: math_expression File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v Line: 3
    Info (12023): Found entity 10: top File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file src/uart/uart_tx.v
Info (12021): Found 0 design units, including 0 entities, in source file src/uart/uart_rx.v
Info (12021): Found 0 design units, including 0 entities, in source file src/uart/uart.v
Info (12021): Found 0 design units, including 0 entities, in source file src/uart/m_counter.v
Info (12021): Found 0 design units, including 0 entities, in source file src/uart/fifo.v
Info (12021): Found 0 design units, including 0 entities, in source file src/uart/division.v
Warning (12019): Can't analyze file -- file ../madjfks/src/signal_decoder.v is missing
Warning (12019): Can't analyze file -- file ../madjfks/src/design.v is missing
Warning (12019): Can't analyze file -- file ../madjfks/src/bin2bcd.v is missing
Warning (12019): Can't analyze file -- file ../madjfks/src/bcd2sseg_active_low.v is missing
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(53): truncated value with size 32 to match size of target (1) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 53
Warning (10230): Verilog HDL assignment warning at top.v(62): truncated value with size 32 to match size of target (1) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 62
Warning (10240): Verilog HDL Always Construct warning at top.v(42): inferring latch(es) for variable "enable", which holds its previous value in one or more paths through the always construct File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at top.v(42): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at top.v(42): inferring latch(es) for variable "start", which holds its previous value in one or more paths through the always construct File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
Warning (10230): Verilog HDL assignment warning at top.v(87): truncated value with size 32 to match size of target (4) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 87
Warning (10230): Verilog HDL assignment warning at top.v(96): truncated value with size 32 to match size of target (4) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 96
Warning (10230): Verilog HDL assignment warning at top.v(105): truncated value with size 32 to match size of target (4) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 105
Warning (10230): Verilog HDL assignment warning at top.v(114): truncated value with size 32 to match size of target (4) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 114
Warning (10240): Verilog HDL Always Construct warning at top.v(156): inferring latch(es) for variable "bcd5", which holds its previous value in one or more paths through the always construct File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Warning (10240): Verilog HDL Always Construct warning at top.v(156): inferring latch(es) for variable "bcd4", which holds its previous value in one or more paths through the always construct File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Warning (10240): Verilog HDL Always Construct warning at top.v(156): inferring latch(es) for variable "sseg5", which holds its previous value in one or more paths through the always construct File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "sseg5[0]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "sseg5[1]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "sseg5[2]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "sseg5[3]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "sseg5[4]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "sseg5[5]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "sseg5[6]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "sseg5[7]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "bcd4[0]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "bcd4[1]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "bcd4[2]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "bcd4[3]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "bcd5[0]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "bcd5[1]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "bcd5[2]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "bcd5[3]" at top.v(156) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
Info (10041): Inferred latch for "start" at top.v(42) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
Info (10041): Inferred latch for "state" at top.v(42) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
Info (10041): Inferred latch for "enable[0]" at top.v(42) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
Info (10041): Inferred latch for "enable[1]" at top.v(42) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
Info (10041): Inferred latch for "enable[2]" at top.v(42) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
Info (10041): Inferred latch for "enable[3]" at top.v(42) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart_inst" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 35
Info (12128): Elaborating entity "rx_specific_counter" for hierarchy "uart:uart_inst|rx_specific_counter:counter" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v Line: 41
Warning (10230): Verilog HDL assignment warning at m_counter.v(25): truncated value with size 32 to match size of target (16) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/m_counter.v Line: 25
Info (12128): Elaborating entity "fifo" for hierarchy "uart:uart_inst|fifo:tx_fifo" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v Line: 52
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart:uart_inst|uart_rx:rx_inst" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v Line: 75
Warning (10230): Verilog HDL assignment warning at uart_rx.v(57): truncated value with size 32 to match size of target (1) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v Line: 57
Warning (10230): Verilog HDL assignment warning at uart_rx.v(82): truncated value with size 32 to match size of target (8) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v Line: 82
Warning (10230): Verilog HDL assignment warning at uart_rx.v(85): truncated value with size 32 to match size of target (8) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v Line: 85
Warning (10230): Verilog HDL assignment warning at uart_rx.v(94): truncated value with size 32 to match size of target (1) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v Line: 94
Warning (10230): Verilog HDL assignment warning at uart_rx.v(115): truncated value with size 32 to match size of target (5) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v Line: 115
Warning (10230): Verilog HDL assignment warning at uart_rx.v(125): truncated value with size 32 to match size of target (4) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v Line: 125
Warning (10230): Verilog HDL assignment warning at uart_rx.v(127): truncated value with size 32 to match size of target (5) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v Line: 127
Warning (10230): Verilog HDL assignment warning at uart_rx.v(136): truncated value with size 32 to match size of target (5) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v Line: 136
Info (12128): Elaborating entity "division" for hierarchy "uart:uart_inst|uart_rx:rx_inst|division:divide" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v Line: 42
Warning (10230): Verilog HDL assignment warning at division.v(58): truncated value with size 32 to match size of target (10) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/division.v Line: 58
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart:uart_inst|uart_tx:tx_inst" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v Line: 85
Warning (10230): Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (5) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v Line: 53
Warning (10230): Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (4) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v Line: 65
Warning (10230): Verilog HDL assignment warning at uart_tx.v(69): truncated value with size 32 to match size of target (5) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v Line: 69
Warning (10230): Verilog HDL assignment warning at uart_tx.v(80): truncated value with size 32 to match size of target (5) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v Line: 80
Info (12128): Elaborating entity "math_expression" for hierarchy "math_expression:me" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 137
Warning (10230): Verilog HDL assignment warning at design.v(68): truncated value with size 32 to match size of target (6) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v Line: 68
Info (12128): Elaborating entity "bin2bcd" for hierarchy "bin2bcd:conv" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 154
Warning (10230): Verilog HDL assignment warning at bin2bcd.v(49): truncated value with size 32 to match size of target (4) File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 49
Info (12128): Elaborating entity "bcd2sseg_active_low" for hierarchy "bcd2sseg_active_low:bcd2ssg" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 185
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "uart:uart_inst|fifo:rx_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v Line: 24
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "math_expression:me|Mult0" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v Line: 75
Info (12130): Elaborated megafunction instantiation "math_expression:me|lpm_mult:Mult0" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v Line: 75
Info (12133): Instantiated megafunction "math_expression:me|lpm_mult:Mult0" with the following parameter: File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v Line: 75
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jds.tdf
    Info (12023): Found entity 1: mult_jds File: C:/Users/user1111/Documents/DigitalDesign/temporary/db/mult_jds.tdf Line: 29
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch start has unsafe behavior File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart:uart_inst|fifo:rx_fifo|state.EMPTY File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v Line: 19
Warning (13012): Latch enable[0] has unsafe behavior File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal enable[1] File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
Warning (13012): Latch enable[1] has unsafe behavior File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal enable[2] File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
Warning (13012): Latch enable[2] has unsafe behavior File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 38
Warning (13012): Latch state has unsafe behavior File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 38
Info (13000): Registers with preset signals will power-up high File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 166
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "bin2bcd:conv|bin_reg[15]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[15]~_emulated" and latch "bin2bcd:conv|bin_reg[15]~1" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[14]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[14]~_emulated" and latch "bin2bcd:conv|bin_reg[15]~1" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[13]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[13]~_emulated" and latch "bin2bcd:conv|bin_reg[15]~1" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[12]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[12]~_emulated" and latch "bin2bcd:conv|bin_reg[15]~1" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[11]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[11]~_emulated" and latch "bin2bcd:conv|bin_reg[15]~1" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[10]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[10]~_emulated" and latch "bin2bcd:conv|bin_reg[10]~13" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[9]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[9]~_emulated" and latch "bin2bcd:conv|bin_reg[9]~17" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[8]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[8]~_emulated" and latch "bin2bcd:conv|bin_reg[8]~21" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[7]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[7]~_emulated" and latch "bin2bcd:conv|bin_reg[7]~25" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[6]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[6]~_emulated" and latch "bin2bcd:conv|bin_reg[6]~29" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[5]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[5]~_emulated" and latch "bin2bcd:conv|bin_reg[5]~33" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[4]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[4]~_emulated" and latch "bin2bcd:conv|bin_reg[4]~37" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[3]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[3]~_emulated" and latch "bin2bcd:conv|bin_reg[3]~41" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[2]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[2]~_emulated" and latch "bin2bcd:conv|bin_reg[2]~45" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[1]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[1]~_emulated" and latch "bin2bcd:conv|bin_reg[1]~49" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
    Warning (13310): Register "bin2bcd:conv|bin_reg[0]" is converted into an equivalent circuit using register "bin2bcd:conv|bin_reg[0]~_emulated" and latch "bin2bcd:conv|bin_reg[0]~53" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v Line: 34
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sseg3[7]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 7
    Warning (13410): Pin "sseg2[7]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 8
    Warning (13410): Pin "sseg1[7]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 9
    Warning (13410): Pin "sseg0[7]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 10
    Warning (13410): Pin "sseg5[0]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
    Warning (13410): Pin "sseg5[1]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
    Warning (13410): Pin "sseg5[2]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
    Warning (13410): Pin "sseg5[3]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
    Warning (13410): Pin "sseg5[4]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
    Warning (13410): Pin "sseg5[5]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
    Warning (13410): Pin "sseg5[6]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
    Warning (13410): Pin "sseg5[7]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 156
    Warning (13410): Pin "sseg4[0]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 166
    Warning (13410): Pin "sseg4[1]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 166
    Warning (13410): Pin "sseg4[2]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 166
    Warning (13410): Pin "sseg4[3]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 166
    Warning (13410): Pin "sseg4[4]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 166
    Warning (13410): Pin "sseg4[5]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 166
    Warning (13410): Pin "sseg4[7]" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 166
    Warning (13410): Pin "tx" is stuck at VCC File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "math_expression:me|q[0]~31" File: C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v Line: 26
Info (144001): Generated suppressed messages file C:/Users/user1111/Documents/DigitalDesign/temporary/output_files/test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 837 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 782 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Tue May  6 09:34:01 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/user1111/Documents/DigitalDesign/temporary/output_files/test.map.smsg.


