##-----------------------------------------------------------------------------
##
## (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
##-----------------------------------------------------------------------------
## Project    : Series-7 Integrated Block for PCI Express
## File       : xilinx_pcie_7x_ep_x4g2.xdc
## Version    : 3.3
#
###############################################################################
# User Configuration
# Link Width   - x4
# Link Speed   - gen2
# Family       - kintex7
# Part         - xc7k160t
# Package      - fbg676
# Speed grade  - -2
# PCIe Block   - X0Y0
###############################################################################
#
###############################################################################
# User Time Names / User Time Groups / Time Specs
###############################################################################

###############################################################################
# User Physical Constraints
###############################################################################


###############################################################################
# Pinout and Related I/O Constraints
###############################################################################

# On-board LEDs
set_property PACKAGE_PIN W10 [get_ports {usr_led[0]}]
set_property PACKAGE_PIN V11 [get_ports {usr_led[1]}]
set_property PACKAGE_PIN Y10 [get_ports {usr_led[2]}]
set_property PACKAGE_PIN W13 [get_ports {usr_led[3]}]
set_property IOSTANDARD LVCMOS15 [get_ports {usr_led[0]}]
set_property IOSTANDARD LVCMOS15 [get_ports {usr_led[1]}]
set_property IOSTANDARD LVCMOS15 [get_ports {usr_led[2]}]
set_property IOSTANDARD LVCMOS15 [get_ports {usr_led[3]}]

# On-board Switches
set_property PACKAGE_PIN AA15 [get_ports {usr_sw[0]}]
set_property PACKAGE_PIN V8 [get_ports {usr_sw[1]}]
set_property PACKAGE_PIN Y8 [get_ports {usr_sw[2]}]
set_property IOSTANDARD LVCMOS15 [get_ports {usr_sw[0]}]
set_property IOSTANDARD LVCMOS15 [get_ports {usr_sw[1]}]
set_property IOSTANDARD LVCMOS15 [get_ports {usr_sw[2]}]


set_property IOSTANDARD LVCMOS15 [get_ports {front_led[3]}]
set_property IOSTANDARD LVCMOS15 [get_ports {front_led[2]}]
set_property IOSTANDARD LVCMOS15 [get_ports {front_led[1]}]
set_property IOSTANDARD LVCMOS15 [get_ports {front_led[0]}]
set_property PACKAGE_PIN T7 [get_ports {front_led[3]}]
set_property PACKAGE_PIN V7 [get_ports {front_led[2]}]
set_property PACKAGE_PIN U4 [get_ports {front_led[1]}]
set_property PACKAGE_PIN V2 [get_ports {front_led[0]}]

#
# SYS reset (input) signal.  The sys_reset_n signal should be
# obtained from the PCI Express interface if possible.  For
# slot based form factors, a system reset signal is usually
# present on the connector.  For cable based form factors, a
# system reset signal may not be available.  In this case, the
# system reset signal must be generated locally by some form of
# supervisory circuit.  You may change the IOSTANDARD and LOC
# to suit your requirements and VCCO voltage banking rules.
# Some 7 series devices do not have 3.3 V I/Os available.
# Therefore the appropriate level shift is required to operate
# with these devices that contain only 1.8 V banks.
#

set_property IOSTANDARD LVCMOS25 [get_ports sys_rst_n]
set_property PACKAGE_PIN U16 [get_ports sys_rst_n]
set_property PULLUP true [get_ports sys_rst_n]

###############################################################################
# Physical Constraints
###############################################################################
#
# SYS clock 100 MHz (input) signal. The sys_clk_p and sys_clk_n
# signals are the PCI Express reference clock. Virtex-7 GT
# Transceiver architecture requires the use of a dedicated clock
# resources (FPGA input pins) associated with each GT Transceiver.
# To use these pins an IBUFDS primitive (refclk_ibuf) is
# instantiated in user's design.
# Please refer to the Virtex-7 GT Transceiver User Guide
# (UG) for guidelines regarding clock resource selection.
#

set_property LOC IBUFDS_GTE2_X0Y2 [get_cells refclk_ibuf]
set_property PACKAGE_PIN D6 [get_ports sys_clk_p]

###############################################################################
# Timing Constraints
###############################################################################
#
create_clock -period 10.000 -name sys_clk [get_ports sys_clk_p]
#
#
##############################################################################
# Tandem Configuration Constraints
###############################################################################

#######################################################################################
# The commands below are examples of how to configure bitstreams for different flash
# devices. The commands appropriate for the targeted device should be uncommented.
#
# The CONFIGRATE clock frequency should be modified to match your application,board
# design,and configuration interface. A higher configuration clock frequency and
# programming bus width will configure the device more quickly to more easily meet the
# PCI Express boot time requirement.
#
# When using BPI flash the BPI_SYNC_MODE Setting may be required depending on the
# BPI flash used in your system design.
#
# For more information on device programming review the following documents:
#    - UG908 - Vivado Design Suite User Guide -> Programming and Debugging.
#    - UG470 - 7 Series FPGA Configuration User Guide
#    - Command Line Tools User Guide
#######################################################################################

# Update and Uncomment for BPI flash programming
set_property CONFIG_MODE BPI16 [current_design]
#set_property BITSTREAM.CONFIG.BPI_SYNC_MODE <Disable|Type1|Type2> [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]

# Update and Uncomment for SPIx1 flash programming
#set_property CONFIG_MODE SPIx1 [current_design]
#set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]

# Update and Uncomment for SPIx4 flash programming
#set_property CONFIG_MODE SPIx4 [current_design]
#set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
#set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]

set_false_path -from [get_ports sys_rst_n]

###############################################################################
# End
###############################################################################

set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets user_clk]
