{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 14:35:33 2017 " "Info: Processing started: Tue Apr 11 14:35:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2Bot -c DE2Bot " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2Bot -c DE2Bot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_rcvr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ir_rcvr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RCVR " "Info: Found entity 1: IR_RCVR" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc_clk_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file acc_clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC_CLK_GEN-a " "Info: Found design unit 1: ACC_CLK_GEN-a" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ACC_CLK_GEN " "Info: Found entity 1: ACC_CLK_GEN" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altpll0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altpll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Info: Found design unit 1: altpll1-SYN" {  } { { "altpll1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altpll1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Info: Found entity 1: altpll1" {  } { { "altpll1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altpll1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram_db0-SYN " "Info: Found design unit 1: altsyncram_db0-SYN" {  } { { "altsyncram_db0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altsyncram_db0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_db0 " "Info: Found entity 1: altsyncram_db0" {  } { { "altsyncram_db0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altsyncram_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2bot.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file de2bot.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DE2bot " "Info: Found entity 1: DE2bot" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dig_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Info: Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DIG_IN.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Info: Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DIG_IN.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hex_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_DISP-a " "Info: Found design unit 1: HEX_DISP-a" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/HEX_DISP.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP " "Info: Found entity 1: HEX_DISP" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/HEX_DISP.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i2c_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_ctrl-main " "Info: Found design unit 1: i2c_ctrl-main" {  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_ctrl.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Info: Found entity 1: i2c_ctrl" {  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_ctrl.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_interface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_INTERFACE " "Info: Found entity 1: I2C_INTERFACE" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Info: Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Info: Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_oneshot_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i2c_oneshot_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_oneshot_ctrl-main " "Info: Found design unit 1: i2c_oneshot_ctrl-main" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_oneshot_ctrl.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_oneshot_ctrl " "Info: Found entity 1: i2c_oneshot_ctrl" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_oneshot_ctrl.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file io_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_DECODER-a " "Info: Found design unit 1: IO_DECODER-a" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IO_DECODER " "Info: Found entity 1: IO_DECODER" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDS-a " "Info: Found design unit 1: LEDS-a" {  } { { "LEDS.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/LEDS.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LEDS " "Info: Found entity 1: LEDS" {  } { { "LEDS.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/LEDS.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_db0-SYN " "Info: Found design unit 1: lpm_add_sub_db0-SYN" {  } { { "lpm_add_sub_db0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_add_sub_db0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_db0 " "Info: Found entity 1: lpm_add_sub_db0" {  } { { "lpm_add_sub_db0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_add_sub_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_oe0-SYN " "Info: Found design unit 1: lpm_add_sub_oe0-SYN" {  } { { "lpm_add_sub_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_add_sub_oe0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_oe0 " "Info: Found entity 1: lpm_add_sub_oe0" {  } { { "lpm_add_sub_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_add_sub_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri_oe0-SYN " "Info: Found design unit 1: lpm_bustri_oe0-SYN" {  } { { "lpm_bustri_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_bustri_oe0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri_oe0 " "Info: Found entity 1: lpm_bustri_oe0" {  } { { "lpm_bustri_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_bustri_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri_uart0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri_uart0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri_uart0-SYN " "Info: Found design unit 1: lpm_bustri_uart0-SYN" {  } { { "lpm_bustri_uart0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_bustri_uart0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri_uart0 " "Info: Found entity 1: lpm_bustri_uart0" {  } { { "lpm_bustri_uart0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_bustri_uart0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_oe0-SYN " "Info: Found design unit 1: lpm_constant_oe0-SYN" {  } { { "lpm_constant_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_constant_oe0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_oe0 " "Info: Found entity 1: lpm_constant_oe0" {  } { { "lpm_constant_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_constant_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_oe0-SYN " "Info: Found design unit 1: lpm_counter_oe0-SYN" {  } { { "lpm_counter_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_counter_oe0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_oe0 " "Info: Found entity 1: lpm_counter_oe0" {  } { { "lpm_counter_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_counter_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_db0-SYN " "Info: Found design unit 1: lpm_dff_db0-SYN" {  } { { "lpm_dff_db0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_dff_db0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_db0 " "Info: Found entity 1: lpm_dff_db0" {  } { { "lpm_dff_db0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_dff_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_db1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_db1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_db1-SYN " "Info: Found design unit 1: lpm_dff_db1-SYN" {  } { { "lpm_dff_db1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_dff_db1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_db1 " "Info: Found entity 1: lpm_dff_db1" {  } { { "lpm_dff_db1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_dff_db1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_oe0-SYN " "Info: Found design unit 1: lpm_dff_oe0-SYN" {  } { { "lpm_dff_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_dff_oe0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_oe0 " "Info: Found entity 1: lpm_dff_oe0" {  } { { "lpm_dff_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_dff_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_uart0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_uart0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_uart0-SYN " "Info: Found design unit 1: lpm_dff_uart0-SYN" {  } { { "lpm_dff_uart0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_dff_uart0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_uart0 " "Info: Found entity 1: lpm_dff_uart0" {  } { { "lpm_dff_uart0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_dff_uart0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mult_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult_oe0-SYN " "Info: Found design unit 1: lpm_mult_oe0-SYN" {  } { { "lpm_mult_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_mult_oe0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult_oe0 " "Info: Found entity 1: lpm_mult_oe0" {  } { { "lpm_mult_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_mult_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_db0-SYN " "Info: Found design unit 1: lpm_shiftreg_db0-SYN" {  } { { "lpm_shiftreg_db0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_shiftreg_db0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_db0 " "Info: Found entity 1: lpm_shiftreg_db0" {  } { { "lpm_shiftreg_db0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_shiftreg_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "odometry.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file odometry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ODOMETRY-A " "Info: Found design unit 1: ODOMETRY-A" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ODOMETRY " "Info: Found entity 1: ODOMETRY" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot_i2c.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file oneshot_i2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot_i2c " "Info: Found entity 1: oneshot_i2c" {  } { { "oneshot_i2c.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/oneshot_i2c.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "optical_encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file optical_encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPTICAL_ENCODER " "Info: Found entity 1: OPTICAL_ENCODER" {  } { { "OPTICAL_ENCODER.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/OPTICAL_ENCODER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posn_vel.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file posn_vel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 POSN_VEL " "Info: Found entity 1: POSN_VEL" {  } { { "POSN_VEL.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/POSN_VEL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_hex.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file quad_hex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QUAD_HEX " "Info: Found entity 1: QUAD_HEX" {  } { { "QUAD_HEX.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUAD_HEX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadrature_decode.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file quadrature_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QUADRATURE_DECODE " "Info: Found entity 1: QUADRATURE_DECODE" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "safety_enable.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file safety_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SAFETY_ENABLE " "Info: Found entity 1: SAFETY_ENABLE" {  } { { "SAFETY_ENABLE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/SAFETY_ENABLE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Info: Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Info: Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file slcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCD-a " "Info: Found design unit 1: SLCD-a" {  } { { "SLCD.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SLCD.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SLCD " "Info: Found entity 1: SLCD" {  } { { "SLCD.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SLCD.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sonar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SONAR-behavior " "Info: Found design unit 1: SONAR-behavior" {  } { { "SONAR.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SONAR.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SONAR " "Info: Found entity 1: SONAR" {  } { { "SONAR.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SONAR.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Info: Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/TIMER.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Info: Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/TIMER.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Info: Found design unit 1: UART-RTL" {  } { { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Info: Found entity 1: UART" {  } { { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_dcfifo_in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_dcfifo_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_dcfifo_in-SYN " "Info: Found design unit 1: uart_dcfifo_in-SYN" {  } { { "uart_dcfifo_in.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart_dcfifo_in.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_dcfifo_in " "Info: Found entity 1: uart_dcfifo_in" {  } { { "uart_dcfifo_in.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart_dcfifo_in.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_dcfifo_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_dcfifo_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_dcfifo_out-SYN " "Info: Found design unit 1: uart_dcfifo_out-SYN" {  } { { "uart_dcfifo_out.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart_dcfifo_out.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_dcfifo_out " "Info: Found entity 1: uart_dcfifo_out" {  } { { "uart_dcfifo_out.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart_dcfifo_out.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_interface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_INTERFACE " "Info: Found entity 1: UART_INTERFACE" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vel_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vel_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VEL_CONTROL-a " "Info: Found design unit 1: VEL_CONTROL-a" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VEL_CONTROL " "Info: Found entity 1: VEL_CONTROL" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_limiter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_limiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_LIMITER-a " "Info: Found design unit 1: UART_LIMITER-a" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/UART_LIMITER.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UART_LIMITER " "Info: Found entity 1: UART_LIMITER" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/UART_LIMITER.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctimer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ctimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTIMER-a " "Info: Found design unit 1: CTIMER-a" {  } { { "CTIMER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/CTIMER.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CTIMER " "Info: Found entity 1: CTIMER" {  } { { "CTIMER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/CTIMER.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_beep.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dac_beep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC_BEEP-a " "Info: Found design unit 1: DAC_BEEP-a" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DAC_BEEP " "Info: Found entity 1: DAC_BEEP" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_lpm_dff9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ir_lpm_dff9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_lpm_dff9-SYN " "Info: Found design unit 1: ir_lpm_dff9-SYN" {  } { { "ir_lpm_dff9.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_dff9.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ir_lpm_dff9 " "Info: Found entity 1: ir_lpm_dff9" {  } { { "ir_lpm_dff9.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_dff9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2bot " "Info: Elaborating entity \"DE2bot\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLCD SLCD:inst55 " "Info: Elaborating entity \"SLCD\" for hierarchy \"SLCD:inst55\"" {  } { { "DE2bot.bdf" "inst55" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1312 936 1128 1440 "inst55" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC_CLK_GEN ACC_CLK_GEN:inst60 " "Info: Elaborating entity \"ACC_CLK_GEN\" for hierarchy \"ACC_CLK_GEN:inst60\"" {  } { { "DE2bot.bdf" "inst60" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 312 1112 1312 504 "inst60" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "DE2bot.bdf" "inst" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 264 624 888 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altpll0.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altpll0.vhd" 154 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Info: Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info: Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altpll0.vhd" 154 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_DECODER IO_DECODER:inst24 " "Info: Elaborating entity \"IO_DECODER\" for hierarchy \"IO_DECODER:inst24\"" {  } { { "DE2bot.bdf" "inst24" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2560 160 376 3104 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst8 " "Info: Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst8\"" {  } { { "DE2bot.bdf" "inst8" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 520 896 1088 648 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst8\|altsyncram:MEMORY " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst8\|altsyncram:MEMORY\"" {  } { { "SCOMP.vhd" "MEMORY" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst8\|altsyncram:MEMORY " "Info: Elaborated megafunction instantiation \"SCOMP:inst8\|altsyncram:MEMORY\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst8\|altsyncram:MEMORY " "Info: Instantiated megafunction \"SCOMP:inst8\|altsyncram:MEMORY\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file main.mif " "Info: Parameter \"init_file\" = \"main.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pss3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pss3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pss3 " "Info: Found entity 1: altsyncram_pss3" {  } { { "db/altsyncram_pss3.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_pss3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pss3 SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_pss3:auto_generated " "Info: Elaborating entity \"altsyncram_pss3\" for hierarchy \"SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_pss3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "874 2048 874 10 " "Warning: 874 out of 2048 addresses are reinitialized. The latest initialized data will replace the existing data. There are 874 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" 13 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" 14 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Warning: Memory Initialization File address 2 is reinitialized" {  } { { "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" 15 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Warning: Memory Initialization File address 3 is reinitialized" {  } { { "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" 16 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Warning: Memory Initialization File address 4 is reinitialized" {  } { { "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" 17 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Warning: Memory Initialization File address 5 is reinitialized" {  } { { "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" 18 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Warning: Memory Initialization File address 6 is reinitialized" {  } { { "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" 19 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Warning: Memory Initialization File address 7 is reinitialized" {  } { { "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" 20 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Warning: Memory Initialization File address 8 is reinitialized" {  } { { "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" 21 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Warning: Memory Initialization File address 9 is reinitialized" {  } { { "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" 22 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/main.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst8\|LPM_CLSHIFT:SHIFTER " "Info: Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\"" {  } { { "SCOMP.vhd" "SHIFTER" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst8\|LPM_CLSHIFT:SHIFTER " "Info: Elaborated megafunction instantiation \"SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 105 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst8\|LPM_CLSHIFT:SHIFTER " "Info: Instantiated megafunction \"SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Info: Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE ARITHMETIC " "Info: Parameter \"LPM_SHIFTTYPE\" = \"ARITHMETIC\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 105 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_fuc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_fuc " "Info: Found entity 1: lpm_clshift_fuc" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/lpm_clshift_fuc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_fuc SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\|lpm_clshift_fuc:auto_generated " "Info: Elaborating entity \"lpm_clshift_fuc\" for hierarchy \"SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\|lpm_clshift_fuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SCOMP:inst8\|LPM_BUSTRI:IO_BUS " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SCOMP:inst8\|LPM_BUSTRI:IO_BUS\"" {  } { { "SCOMP.vhd" "IO_BUS" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst8\|LPM_BUSTRI:IO_BUS " "Info: Elaborated megafunction instantiation \"SCOMP:inst8\|LPM_BUSTRI:IO_BUS\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 119 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst8\|LPM_BUSTRI:IO_BUS " "Info: Instantiated megafunction \"SCOMP:inst8\|LPM_BUSTRI:IO_BUS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 119 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_IN DIG_IN:inst5 " "Info: Elaborating entity \"DIG_IN\" for hierarchy \"DIG_IN:inst5\"" {  } { { "DE2bot.bdf" "inst5" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 800 288 464 896 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAFETY_ENABLE SAFETY_ENABLE:inst4 " "Info: Elaborating entity \"SAFETY_ENABLE\" for hierarchy \"SAFETY_ENABLE:inst4\"" {  } { { "DE2bot.bdf" "inst4" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2568 872 1000 2664 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst20 " "Info: Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst20\"" {  } { { "DE2bot.bdf" "inst20" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1096 272 456 1224 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_INTERFACE I2C_INTERFACE:inst16 " "Info: Elaborating entity \"I2C_INTERFACE\" for hierarchy \"I2C_INTERFACE:inst16\"" {  } { { "DE2bot.bdf" "inst16" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1784 112 312 1944 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master I2C_INTERFACE:inst16\|i2c_master:inst " "Info: Elaborating entity \"i2c_master\" for hierarchy \"I2C_INTERFACE:inst16\|i2c_master:inst\"" {  } { { "I2C_INTERFACE.bdf" "inst" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 120 552 728 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl I2C_INTERFACE:inst16\|i2c_ctrl:inst14 " "Info: Elaborating entity \"i2c_ctrl\" for hierarchy \"I2C_INTERFACE:inst16\|i2c_ctrl:inst14\"" {  } { { "I2C_INTERFACE.bdf" "inst14" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { -72 536 744 120 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RCVR IR_RCVR:inst44 " "Info: Elaborating entity \"IR_RCVR\" for hierarchy \"IR_RCVR:inst44\"" {  } { { "DE2bot.bdf" "inst44" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 416 88 320 512 "inst44" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ir_lpm_counter0.vhd 2 1 " "Warning: Using design file ir_lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_lpm_counter0-SYN " "Info: Found design unit 1: ir_lpm_counter0-SYN" {  } { { "ir_lpm_counter0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_counter0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ir_lpm_counter0 " "Info: Found entity 1: ir_lpm_counter0" {  } { { "ir_lpm_counter0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_lpm_counter0 IR_RCVR:inst44\|ir_lpm_counter0:inst18 " "Info: Elaborating entity \"ir_lpm_counter0\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_counter0:inst18\"" {  } { { "IR_RCVR.bdf" "inst18" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { 320 256 400 432 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter IR_RCVR:inst44\|ir_lpm_counter0:inst18\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_counter0:inst18\|lpm_counter:lpm_counter_component\"" {  } { { "ir_lpm_counter0.vhd" "lpm_counter_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IR_RCVR:inst44\|ir_lpm_counter0:inst18\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"IR_RCVR:inst44\|ir_lpm_counter0:inst18\|lpm_counter:lpm_counter_component\"" {  } { { "ir_lpm_counter0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IR_RCVR:inst44\|ir_lpm_counter0:inst18\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"IR_RCVR:inst44\|ir_lpm_counter0:inst18\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ir_lpm_counter0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ji.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_7ji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ji " "Info: Found entity 1: cntr_7ji" {  } { { "db/cntr_7ji.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ji.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7ji IR_RCVR:inst44\|ir_lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_7ji:auto_generated " "Info: Elaborating entity \"cntr_7ji\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_7ji:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ir_lpm_compare0.vhd 2 1 " "Warning: Using design file ir_lpm_compare0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_lpm_compare0-SYN " "Info: Found design unit 1: ir_lpm_compare0-SYN" {  } { { "ir_lpm_compare0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_compare0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ir_lpm_compare0 " "Info: Found entity 1: ir_lpm_compare0" {  } { { "ir_lpm_compare0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_compare0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_lpm_compare0 IR_RCVR:inst44\|ir_lpm_compare0:inst2 " "Info: Elaborating entity \"ir_lpm_compare0\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_compare0:inst2\"" {  } { { "IR_RCVR.bdf" "inst2" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { 992 200 328 1088 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare IR_RCVR:inst44\|ir_lpm_compare0:inst2\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_compare0:inst2\|lpm_compare:lpm_compare_component\"" {  } { { "ir_lpm_compare0.vhd" "lpm_compare_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_compare0.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IR_RCVR:inst44\|ir_lpm_compare0:inst2\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"IR_RCVR:inst44\|ir_lpm_compare0:inst2\|lpm_compare:lpm_compare_component\"" {  } { { "ir_lpm_compare0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_compare0.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IR_RCVR:inst44\|ir_lpm_compare0:inst2\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"IR_RCVR:inst44\|ir_lpm_compare0:inst2\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ir_lpm_compare0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_compare0.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h0h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_h0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h0h " "Info: Found entity 1: cmpr_h0h" {  } { { "db/cmpr_h0h.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cmpr_h0h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_h0h IR_RCVR:inst44\|ir_lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_h0h:auto_generated " "Info: Elaborating entity \"cmpr_h0h\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_h0h:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ir_lpm_constant2.vhd 2 1 " "Warning: Using design file ir_lpm_constant2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_lpm_constant2-SYN " "Info: Found design unit 1: ir_lpm_constant2-SYN" {  } { { "ir_lpm_constant2.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant2.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ir_lpm_constant2 " "Info: Found entity 1: ir_lpm_constant2" {  } { { "ir_lpm_constant2.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_lpm_constant2 IR_RCVR:inst44\|ir_lpm_constant2:inst23 " "Info: Elaborating entity \"ir_lpm_constant2\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_constant2:inst23\"" {  } { { "IR_RCVR.bdf" "inst23" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { 1032 56 160 1080 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant IR_RCVR:inst44\|ir_lpm_constant2:inst23\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_constant2:inst23\|lpm_constant:lpm_constant_component\"" {  } { { "ir_lpm_constant2.vhd" "lpm_constant_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant2.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IR_RCVR:inst44\|ir_lpm_constant2:inst23\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"IR_RCVR:inst44\|ir_lpm_constant2:inst23\|lpm_constant:lpm_constant_component\"" {  } { { "ir_lpm_constant2.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant2.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IR_RCVR:inst44\|ir_lpm_constant2:inst23\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"IR_RCVR:inst44\|ir_lpm_constant2:inst23\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 20400 " "Info: Parameter \"lpm_cvalue\" = \"20400\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ir_lpm_constant2.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant2.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_lpm_dff9 IR_RCVR:inst44\|ir_lpm_dff9:inst3 " "Info: Elaborating entity \"ir_lpm_dff9\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_dff9:inst3\"" {  } { { "IR_RCVR.bdf" "inst3" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { 840 760 904 936 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff IR_RCVR:inst44\|ir_lpm_dff9:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_dff9:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "ir_lpm_dff9.vhd" "lpm_ff_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_dff9.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IR_RCVR:inst44\|ir_lpm_dff9:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"IR_RCVR:inst44\|ir_lpm_dff9:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "ir_lpm_dff9.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_dff9.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IR_RCVR:inst44\|ir_lpm_dff9:inst3\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"IR_RCVR:inst44\|ir_lpm_dff9:inst3\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ir_lpm_dff9.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_dff9.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ir_lpm_counter1.vhd 2 1 " "Warning: Using design file ir_lpm_counter1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_lpm_counter1-SYN " "Info: Found design unit 1: ir_lpm_counter1-SYN" {  } { { "ir_lpm_counter1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_counter1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ir_lpm_counter1 " "Info: Found entity 1: ir_lpm_counter1" {  } { { "ir_lpm_counter1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_counter1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_lpm_counter1 IR_RCVR:inst44\|ir_lpm_counter1:inst24 " "Info: Elaborating entity \"ir_lpm_counter1\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\"" {  } { { "IR_RCVR.bdf" "inst24" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { 592 416 560 688 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\"" {  } { { "ir_lpm_counter1.vhd" "lpm_counter_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_counter1.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\"" {  } { { "ir_lpm_counter1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_counter1.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 33 " "Info: Parameter \"lpm_svalue\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ir_lpm_counter1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_counter1.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ij.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_7ij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ij " "Info: Found entity 1: cntr_7ij" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7ij IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated " "Info: Elaborating entity \"cntr_7ij\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ir_lpm_constant0.vhd 2 1 " "Warning: Using design file ir_lpm_constant0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_lpm_constant0-SYN " "Info: Found design unit 1: ir_lpm_constant0-SYN" {  } { { "ir_lpm_constant0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ir_lpm_constant0 " "Info: Found entity 1: ir_lpm_constant0" {  } { { "ir_lpm_constant0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_lpm_constant0 IR_RCVR:inst44\|ir_lpm_constant0:inst22 " "Info: Elaborating entity \"ir_lpm_constant0\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_constant0:inst22\"" {  } { { "IR_RCVR.bdf" "inst22" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { 616 56 160 664 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant IR_RCVR:inst44\|ir_lpm_constant0:inst22\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_constant0:inst22\|lpm_constant:lpm_constant_component\"" {  } { { "ir_lpm_constant0.vhd" "lpm_constant_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IR_RCVR:inst44\|ir_lpm_constant0:inst22\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"IR_RCVR:inst44\|ir_lpm_constant0:inst22\|lpm_constant:lpm_constant_component\"" {  } { { "ir_lpm_constant0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IR_RCVR:inst44\|ir_lpm_constant0:inst22\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"IR_RCVR:inst44\|ir_lpm_constant0:inst22\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1360 " "Info: Parameter \"lpm_cvalue\" = \"1360\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ir_lpm_constant0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ir_lpm_shiftreg0.vhd 2 1 " "Warning: Using design file ir_lpm_shiftreg0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_lpm_shiftreg0-SYN " "Info: Found design unit 1: ir_lpm_shiftreg0-SYN" {  } { { "ir_lpm_shiftreg0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_shiftreg0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ir_lpm_shiftreg0 " "Info: Found entity 1: ir_lpm_shiftreg0" {  } { { "ir_lpm_shiftreg0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_lpm_shiftreg0 IR_RCVR:inst44\|ir_lpm_shiftreg0:inst25 " "Info: Elaborating entity \"ir_lpm_shiftreg0\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_shiftreg0:inst25\"" {  } { { "IR_RCVR.bdf" "inst25" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { 824 536 680 904 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg IR_RCVR:inst44\|ir_lpm_shiftreg0:inst25\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_shiftreg0:inst25\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "ir_lpm_shiftreg0.vhd" "lpm_shiftreg_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_shiftreg0.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IR_RCVR:inst44\|ir_lpm_shiftreg0:inst25\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"IR_RCVR:inst44\|ir_lpm_shiftreg0:inst25\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "ir_lpm_shiftreg0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_shiftreg0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IR_RCVR:inst44\|ir_lpm_shiftreg0:inst25\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"IR_RCVR:inst44\|ir_lpm_shiftreg0:inst25\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Info: Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ir_lpm_shiftreg0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_shiftreg0.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ir_lpm_constant1.vhd 2 1 " "Warning: Using design file ir_lpm_constant1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_lpm_constant1-SYN " "Info: Found design unit 1: ir_lpm_constant1-SYN" {  } { { "ir_lpm_constant1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ir_lpm_constant1 " "Info: Found entity 1: ir_lpm_constant1" {  } { { "ir_lpm_constant1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_lpm_constant1 IR_RCVR:inst44\|ir_lpm_constant1:inst21 " "Info: Elaborating entity \"ir_lpm_constant1\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_constant1:inst21\"" {  } { { "IR_RCVR.bdf" "inst21" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { 832 56 160 880 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant IR_RCVR:inst44\|ir_lpm_constant1:inst21\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"IR_RCVR:inst44\|ir_lpm_constant1:inst21\|lpm_constant:lpm_constant_component\"" {  } { { "ir_lpm_constant1.vhd" "lpm_constant_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant1.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IR_RCVR:inst44\|ir_lpm_constant1:inst21\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"IR_RCVR:inst44\|ir_lpm_constant1:inst21\|lpm_constant:lpm_constant_component\"" {  } { { "ir_lpm_constant1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant1.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IR_RCVR:inst44\|ir_lpm_constant1:inst21\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"IR_RCVR:inst44\|ir_lpm_constant1:inst21\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 102 " "Info: Parameter \"lpm_cvalue\" = \"102\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ir_lpm_constant1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ir_lpm_constant1.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPTICAL_ENCODER OPTICAL_ENCODER:inst22 " "Info: Elaborating entity \"OPTICAL_ENCODER\" for hierarchy \"OPTICAL_ENCODER:inst22\"" {  } { { "DE2bot.bdf" "inst22" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1272 144 360 1496 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POSN_VEL OPTICAL_ENCODER:inst22\|POSN_VEL:inst " "Info: Elaborating entity \"POSN_VEL\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\"" {  } { { "OPTICAL_ENCODER.bdf" "inst" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/OPTICAL_ENCODER.bdf" { { 248 -336 -96 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub_oe0 OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16 " "Info: Elaborating entity \"lpm_add_sub_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\"" {  } { { "POSN_VEL.bdf" "inst16" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/POSN_VEL.bdf" { { 608 440 600 704 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub_oe0.vhd" "lpm_add_sub_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_add_sub_oe0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_add_sub_oe0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_add_sub_oe0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nfh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_nfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nfh " "Info: Found entity 1: add_sub_nfh" {  } { { "db/add_sub_nfh.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/add_sub_nfh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nfh OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\|add_sub_nfh:auto_generated " "Info: Elaborating entity \"add_sub_nfh\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\|add_sub_nfh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_oe0 OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12 " "Info: Elaborating entity \"lpm_dff_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\"" {  } { { "POSN_VEL.bdf" "inst12" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/POSN_VEL.bdf" { { 632 32 176 728 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_oe0 OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2 " "Info: Elaborating entity \"lpm_counter_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\"" {  } { { "POSN_VEL.bdf" "inst2" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/POSN_VEL.bdf" { { 96 456 600 192 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter_oe0.vhd" "lpm_counter_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_counter_oe0.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_counter_oe0.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Info: Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_counter_oe0.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrg " "Info: Found entity 1: cntr_mrg" {  } { { "db/cntr_mrg.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_mrg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrg OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated " "Info: Elaborating entity \"cntr_mrg\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QUADRATURE_DECODE OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst " "Info: Elaborating entity \"QUADRATURE_DECODE\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\"" {  } { { "POSN_VEL.bdf" "inst" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/POSN_VEL.bdf" { { 96 104 240 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult_oe0 OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18 " "Info: Elaborating entity \"lpm_mult_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\"" {  } { { "POSN_VEL.bdf" "inst18" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/POSN_VEL.bdf" { { 360 736 904 456 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult_oe0.vhd" "lpm_mult_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_mult_oe0.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_mult_oe0.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 27 " "Info: Parameter \"lpm_widtha\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 5 " "Info: Parameter \"lpm_widthb\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Info: Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mult_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_mult_oe0.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j2n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_j2n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j2n " "Info: Found entity 1: mult_j2n" {  } { { "db/mult_j2n.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mult_j2n.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_j2n OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\|mult_j2n:auto_generated " "Info: Elaborating entity \"mult_j2n\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\|mult_j2n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_oe0 OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8 " "Info: Elaborating entity \"lpm_constant_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\"" {  } { { "OPTICAL_ENCODER.bdf" "inst8" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/OPTICAL_ENCODER.bdf" { { 352 -648 -536 400 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant_oe0.vhd" "lpm_constant_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_constant_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_constant_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 10 " "Info: Parameter \"lpm_cvalue\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Info: Parameter \"lpm_width\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_constant_oe0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri_oe0 OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4 " "Info: Elaborating entity \"lpm_bustri_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\"" {  } { { "OPTICAL_ENCODER.bdf" "inst4" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/OPTICAL_ENCODER.bdf" { { 568 -144 -48 608 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component\"" {  } { { "lpm_bustri_oe0.vhd" "lpm_bustri_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_bustri_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component\"" {  } { { "lpm_bustri_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_bustri_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri_oe0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_bustri_oe0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ODOMETRY ODOMETRY:inst53 " "Info: Elaborating entity \"ODOMETRY\" for hierarchy \"ODOMETRY:inst53\"" {  } { { "DE2bot.bdf" "inst53" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1784 968 1192 1976 "inst53" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ODOMETRY:inst53\|altsyncram:SIN_LUT " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ODOMETRY:inst53\|altsyncram:SIN_LUT\"" {  } { { "ODOMETRY.vhd" "SIN_LUT" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|altsyncram:SIN_LUT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|altsyncram:SIN_LUT\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|altsyncram:SIN_LUT " "Info: Instantiated megafunction \"ODOMETRY:inst53\|altsyncram:SIN_LUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SIN_table.mif " "Info: Parameter \"init_file\" = \"SIN_table.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06l3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_06l3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06l3 " "Info: Found entity 1: altsyncram_06l3" {  } { { "db/altsyncram_06l3.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_06l3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06l3 ODOMETRY:inst53\|altsyncram:SIN_LUT\|altsyncram_06l3:auto_generated " "Info: Elaborating entity \"altsyncram_06l3\" for hierarchy \"ODOMETRY:inst53\|altsyncram:SIN_LUT\|altsyncram_06l3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ODOMETRY:inst53\|altsyncram:COS_LUT " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ODOMETRY:inst53\|altsyncram:COS_LUT\"" {  } { { "ODOMETRY.vhd" "COS_LUT" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|altsyncram:COS_LUT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|altsyncram:COS_LUT\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|altsyncram:COS_LUT " "Info: Instantiated megafunction \"ODOMETRY:inst53\|altsyncram:COS_LUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file COS_table.mif " "Info: Parameter \"init_file\" = \"COS_table.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5l3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r5l3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5l3 " "Info: Found entity 1: altsyncram_r5l3" {  } { { "db/altsyncram_r5l3.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_r5l3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r5l3 ODOMETRY:inst53\|altsyncram:COS_LUT\|altsyncram_r5l3:auto_generated " "Info: Elaborating entity \"altsyncram_r5l3\" for hierarchy \"ODOMETRY:inst53\|altsyncram:COS_LUT\|altsyncram_r5l3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ODOMETRY:inst53\|lpm_mult:MULTIPLIERX " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\"" {  } { { "ODOMETRY.vhd" "MULTIPLIERX" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERX " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 109 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERX " "Info: Instantiated megafunction \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Info: Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Info: Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 109 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h3o.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_h3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h3o " "Info: Found entity 1: mult_h3o" {  } { { "db/mult_h3o.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mult_h3o.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_h3o ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\|mult_h3o:auto_generated " "Info: Elaborating entity \"mult_h3o\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\|mult_h3o:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "ODOMETRY.vhd" "MULTIPLIERT" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Instantiated megafunction \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Info: Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Info: Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Info: Parameter \"LPM_HINT\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core " "Info: Elaborating entity \"multcore\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\", which is child of megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "lpm_mult.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder " "Info: Elaborating entity \"mpar_add\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "multcore.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "mpar_add.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ch " "Info: Found entity 1: add_sub_5ch" {  } { { "db/add_sub_5ch.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/add_sub_5ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5ch ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_5ch:auto_generated " "Info: Elaborating entity \"add_sub_5ch\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_5ch:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Info: Elaborating entity \"mpar_add\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "mpar_add.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "mpar_add.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ch " "Info: Found entity 1: add_sub_9ch" {  } { { "db/add_sub_9ch.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/add_sub_9ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ch ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_9ch:auto_generated " "Info: Elaborating entity \"add_sub_9ch\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_9ch:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|altshift:external_latency_ffs ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "lpm_mult.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_INTERFACE UART_INTERFACE:inst1 " "Info: Elaborating entity \"UART_INTERFACE\" for hierarchy \"UART_INTERFACE:inst1\"" {  } { { "DE2bot.bdf" "inst1" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2328 160 376 2520 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_INTERFACE:inst1\|UART:inst2 " "Info: Elaborating entity \"UART\" for hierarchy \"UART_INTERFACE:inst1\|UART:inst2\"" {  } { { "UART_INTERFACE.bdf" "inst2" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 264 400 720 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_dcfifo_in UART_INTERFACE:inst1\|uart_dcfifo_in:inst8 " "Info: Elaborating entity \"uart_dcfifo_in\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\"" {  } { { "UART_INTERFACE.bdf" "inst8" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 232 64 224 400 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\"" {  } { { "uart_dcfifo_in.vhd" "dcfifo_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart_dcfifo_in.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\"" {  } { { "uart_dcfifo_in.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart_dcfifo_in.vhd" 100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "uart_dcfifo_in.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart_dcfifo_in.vhd" 100 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qtl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_qtl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qtl1 " "Info: Found entity 1: dcfifo_qtl1" {  } { { "db/dcfifo_qtl1.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_qtl1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qtl1 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated " "Info: Elaborating entity \"dcfifo_qtl1\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_d86.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_d86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_d86 " "Info: Found entity 1: a_graycounter_d86" {  } { { "db/a_graycounter_d86.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_d86.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_d86 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|a_graycounter_d86:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_d86\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|a_graycounter_d86:rdptr_g1p\"" {  } { { "db/dcfifo_qtl1.tdf" "rdptr_g1p" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_qtl1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_4fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4fc " "Info: Found entity 1: a_graycounter_4fc" {  } { { "db/a_graycounter_4fc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_4fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4fc UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|a_graycounter_4fc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_4fc\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|a_graycounter_4fc:wrptr_g1p\"" {  } { { "db/dcfifo_qtl1.tdf" "wrptr_g1p" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_qtl1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_3fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3fc " "Info: Found entity 1: a_graycounter_3fc" {  } { { "db/a_graycounter_3fc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_3fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3fc UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|a_graycounter_3fc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_3fc\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|a_graycounter_3fc:wrptr_gp\"" {  } { { "db/dcfifo_qtl1.tdf" "wrptr_gp" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_qtl1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9hu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hu " "Info: Found entity 1: altsyncram_9hu" {  } { { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_9hu.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hu UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram " "Info: Elaborating entity \"altsyncram_9hu\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\"" {  } { { "db/dcfifo_qtl1.tdf" "fifo_ram" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_qtl1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info: Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|dffpipe_ngh:rdaclr " "Info: Elaborating entity \"dffpipe_ngh\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_qtl1.tdf" "rdaclr" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_qtl1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gcb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gcb " "Info: Found entity 1: alt_synch_pipe_gcb" {  } { { "db/alt_synch_pipe_gcb.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/alt_synch_pipe_gcb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gcb UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_gcb\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\"" {  } { { "db/dcfifo_qtl1.tdf" "rs_dgwp" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_qtl1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Info: Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\|dffpipe_ed9:dffpipe16 " "Info: Elaborating entity \"dffpipe_ed9\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\|dffpipe_ed9:dffpipe16\"" {  } { { "db/alt_synch_pipe_gcb.tdf" "dffpipe16" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/alt_synch_pipe_gcb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kc8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kc8 " "Info: Found entity 1: alt_synch_pipe_kc8" {  } { { "db/alt_synch_pipe_kc8.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/alt_synch_pipe_kc8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kc8 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_kc8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_kc8\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_kc8:ws_dgrp\"" {  } { { "db/dcfifo_qtl1.tdf" "ws_dgrp" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_qtl1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Info: Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_kc8:ws_dgrp\|dffpipe_fd9:dffpipe19 " "Info: Elaborating entity \"dffpipe_fd9\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_kc8:ws_dgrp\|dffpipe_fd9:dffpipe19\"" {  } { { "db/alt_synch_pipe_kc8.tdf" "dffpipe19" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/alt_synch_pipe_kc8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_n16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n16 " "Info: Found entity 1: cmpr_n16" {  } { { "db/cmpr_n16.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cmpr_n16.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n16 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|cmpr_n16:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_n16\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|cmpr_n16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_qtl1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_qtl1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Info: Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mux_1u7.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_1u7\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_qtl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_qtl1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_LIMITER UART_INTERFACE:inst1\|UART_LIMITER:inst11 " "Info: Elaborating entity \"UART_LIMITER\" for hierarchy \"UART_INTERFACE:inst1\|UART_LIMITER:inst11\"" {  } { { "UART_INTERFACE.bdf" "inst11" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 440 136 280 536 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inhibit_bc UART_LIMITER.vhd(88) " "Warning (10631): VHDL Process Statement warning at UART_LIMITER.vhd(88): inferring latch(es) for signal or variable \"inhibit_bc\", which holds its previous value in one or more paths through the process" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/UART_LIMITER.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inhibit_bc UART_LIMITER.vhd(88) " "Info (10041): Inferred latch for \"inhibit_bc\" at UART_LIMITER.vhd(88)" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/UART_LIMITER.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_dcfifo_out UART_INTERFACE:inst1\|uart_dcfifo_out:inst14 " "Info: Elaborating entity \"uart_dcfifo_out\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\"" {  } { { "UART_INTERFACE.bdf" "inst14" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 248 928 1088 432 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\"" {  } { { "uart_dcfifo_out.vhd" "dcfifo_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart_dcfifo_out.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\"" {  } { { "uart_dcfifo_out.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart_dcfifo_out.vhd" 100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "uart_dcfifo_out.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart_dcfifo_out.vhd" 100 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_31m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_31m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_31m1 " "Info: Found entity 1: dcfifo_31m1" {  } { { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 48 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_31m1 UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated " "Info: Elaborating entity \"dcfifo_31m1\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_acb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_acb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_acb " "Info: Found entity 1: a_gray2bin_acb" {  } { { "db/a_gray2bin_acb.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_gray2bin_acb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_acb UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_gray2bin_acb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_acb\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_gray2bin_acb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_31m1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_e86.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_e86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_e86 " "Info: Found entity 1: a_graycounter_e86" {  } { { "db/a_graycounter_e86.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_e86.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_e86 UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_e86:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_e86\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_e86:rdptr_g1p\"" {  } { { "db/dcfifo_31m1.tdf" "rdptr_g1p" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_5fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5fc " "Info: Found entity 1: a_graycounter_5fc" {  } { { "db/a_graycounter_5fc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_5fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5fc UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_5fc\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\"" {  } { { "db/dcfifo_31m1.tdf" "wrptr_g1p" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_6fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6fc " "Info: Found entity 1: a_graycounter_6fc" {  } { { "db/a_graycounter_6fc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_6fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6fc UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_6fc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_6fc\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_6fc:wrptr_gp\"" {  } { { "db/dcfifo_31m1.tdf" "wrptr_gp" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bhu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bhu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bhu " "Info: Found entity 1: altsyncram_bhu" {  } { { "db/altsyncram_bhu.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_bhu.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bhu UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|altsyncram_bhu:fifo_ram " "Info: Elaborating entity \"altsyncram_bhu\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|altsyncram_bhu:fifo_ram\"" {  } { { "db/dcfifo_31m1.tdf" "fifo_ram" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_adc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_adc " "Info: Found entity 1: dffpipe_adc" {  } { { "db/dffpipe_adc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dffpipe_adc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_adc UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_brp " "Info: Elaborating entity \"dffpipe_adc\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_brp\"" {  } { { "db/dcfifo_31m1.tdf" "rs_brp" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hcb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hcb " "Info: Found entity 1: alt_synch_pipe_hcb" {  } { { "db/alt_synch_pipe_hcb.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/alt_synch_pipe_hcb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hcb UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_hcb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_hcb\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_hcb:rs_dgwp\"" {  } { { "db/dcfifo_31m1.tdf" "rs_dgwp" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Info: Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_hcb:rs_dgwp\|dffpipe_gd9:dffpipe16 " "Info: Elaborating entity \"dffpipe_gd9\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_hcb:rs_dgwp\|dffpipe_gd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_hcb.tdf" "dffpipe16" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/alt_synch_pipe_hcb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lc8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lc8 " "Info: Found entity 1: alt_synch_pipe_lc8" {  } { { "db/alt_synch_pipe_lc8.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/alt_synch_pipe_lc8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lc8 UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_lc8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_lc8\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_lc8:ws_dgrp\"" {  } { { "db/dcfifo_31m1.tdf" "ws_dgrp" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 89 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Info: Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_lc8:ws_dgrp\|dffpipe_hd9:dffpipe19 " "Info: Elaborating entity \"dffpipe_hd9\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_lc8:ws_dgrp\|dffpipe_hd9:dffpipe19\"" {  } { { "db/alt_synch_pipe_lc8.tdf" "dffpipe19" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/alt_synch_pipe_lc8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Info: Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cmpr_o16.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_o16\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_31m1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 93 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri_uart0 UART_INTERFACE:inst1\|lpm_bustri_uart0:inst " "Info: Elaborating entity \"lpm_bustri_uart0\" for hierarchy \"UART_INTERFACE:inst1\|lpm_bustri_uart0:inst\"" {  } { { "UART_INTERFACE.bdf" "inst" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { { -24 920 1024 16 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_uart0 UART_INTERFACE:inst1\|lpm_dff_uart0:inst4 " "Info: Elaborating entity \"lpm_dff_uart0\" for hierarchy \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\"" {  } { { "UART_INTERFACE.bdf" "inst4" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { { -48 768 912 32 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_uart0.vhd" "lpm_ff_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_dff_uart0.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_uart0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_dff_uart0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff_uart0.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/lpm_dff_uart0.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:inst11 " "Info: Elaborating entity \"altpll1\" for hierarchy \"altpll1:inst11\"" {  } { { "DE2bot.bdf" "inst11" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 80 624 864 256 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:inst11\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll1:inst11\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "altpll_component" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altpll1.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll1:inst11\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll1:inst11\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altpll1.vhd" 137 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll1:inst11\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll1:inst11\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 11 " "Info: Parameter \"clk0_divide_by\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Info: Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 9 " "Info: Parameter \"clk1_divide_by\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Info: Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altpll1.vhd" 137 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SONAR SONAR:inst54 " "Info: Elaborating entity \"SONAR\" for hierarchy \"SONAR:inst54\"" {  } { { "DE2bot.bdf" "inst54" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1520 944 1152 1680 "inst54" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VEL_CONTROL VEL_CONTROL:inst51 " "Info: Elaborating entity \"VEL_CONTROL\" for hierarchy \"VEL_CONTROL:inst51\"" {  } { { "DE2bot.bdf" "inst51" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2096 880 1128 2304 "inst51" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter VEL_CONTROL:inst51\|lpm_counter:counter " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"VEL_CONTROL:inst51\|lpm_counter:counter\"" {  } { { "VEL_CONTROL.vhd" "counter" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_counter:counter " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_counter:counter\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 53 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_counter:counter " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 53 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gkj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gkj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gkj " "Info: Found entity 1: cntr_gkj" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_gkj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gkj VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated " "Info: Elaborating entity \"cntr_gkj\" for hierarchy \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare VEL_CONTROL:inst51\|lpm_compare:compare " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"VEL_CONTROL:inst51\|lpm_compare:compare\"" {  } { { "VEL_CONTROL.vhd" "compare" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_compare:compare " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_compare:compare\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_compare:compare " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_compare:compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a2i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_a2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a2i " "Info: Found entity 1: cmpr_a2i" {  } { { "db/cmpr_a2i.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cmpr_a2i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a2i VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated " "Info: Elaborating entity \"cmpr_a2i\" for hierarchy \"VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTIMER CTIMER:inst21 " "Info: Elaborating entity \"CTIMER\" for hierarchy \"CTIMER:inst21\"" {  } { { "DE2bot.bdf" "inst21" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 664 936 1088 792 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_BEEP DAC_BEEP:inst35 " "Info: Elaborating entity \"DAC_BEEP\" for hierarchy \"DAC_BEEP:inst35\"" {  } { { "DE2bot.bdf" "inst35" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2104 168 352 2264 "inst35" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DAC_WCLK DAC_BEEP.vhd(73) " "Warning (10492): VHDL Process Statement warning at DAC_BEEP.vhd(73): signal \"DAC_WCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DURATION DAC_BEEP.vhd(88) " "Warning (10492): VHDL Process Statement warning at DAC_BEEP.vhd(88): signal \"DURATION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FSEL DAC_BEEP.vhd(89) " "Warning (10492): VHDL Process Statement warning at DAC_BEEP.vhd(89): signal \"FSEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DAC_BEEP:inst35\|altsyncram:SOUND_LUT " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DAC_BEEP:inst35\|altsyncram:SOUND_LUT\"" {  } { { "DAC_BEEP.vhd" "SOUND_LUT" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_BEEP:inst35\|altsyncram:SOUND_LUT " "Info: Elaborated megafunction instantiation \"DAC_BEEP:inst35\|altsyncram:SOUND_LUT\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 35 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_BEEP:inst35\|altsyncram:SOUND_LUT " "Info: Instantiated megafunction \"DAC_BEEP:inst35\|altsyncram:SOUND_LUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOUND.mif " "Info: Parameter \"init_file\" = \"SOUND.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 35 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pmk3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pmk3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pmk3 " "Info: Found entity 1: altsyncram_pmk3" {  } { { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_pmk3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pmk3 DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated " "Info: Elaborating entity \"altsyncram_pmk3\" for hierarchy \"DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\"" {  } { { "DAC_BEEP.vhd" "DAC_SHIFT" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT " "Info: Elaborated megafunction instantiation \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT " "Info: Instantiated megafunction \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION LEFT " "Info: Parameter \"LPM_DIRECTION\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_SHIFTREG " "Info: Parameter \"LPM_TYPE\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 56 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot_i2c oneshot_i2c:inst18 " "Info: Elaborating entity \"oneshot_i2c\" for hierarchy \"oneshot_i2c:inst18\"" {  } { { "DE2bot.bdf" "inst18" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1976 176 304 2072 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_oneshot_ctrl oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3 " "Info: Elaborating entity \"i2c_oneshot_ctrl\" for hierarchy \"oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\"" {  } { { "oneshot_i2c.bdf" "inst3" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/oneshot_i2c.bdf" { { 16 560 720 112 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QUAD_HEX QUAD_HEX:inst57 " "Info: Elaborating entity \"QUAD_HEX\" for hierarchy \"QUAD_HEX:inst57\"" {  } { { "DE2bot.bdf" "inst57" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1152 936 1120 1280 "inst57" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP QUAD_HEX:inst57\|HEX_DISP:inst27 " "Info: Elaborating entity \"HEX_DISP\" for hierarchy \"QUAD_HEX:inst57\|HEX_DISP:inst27\"" {  } { { "QUAD_HEX.bdf" "inst27" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUAD_HEX.bdf" { { 472 544 736 600 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDS LEDS:inst59 " "Info: Elaborating entity \"LEDS\" for hierarchy \"LEDS:inst59\"" {  } { { "DE2bot.bdf" "inst59" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 904 936 1120 1000 "inst59" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "88 " "Info: Ignored 88 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "88 " "Info: Ignored 88 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Info: Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst51\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst51\|Mult0\"" {  } { { "VEL_CONTROL.vhd" "Mult0" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 208 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst52\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst52\|Mult0\"" {  } { { "VEL_CONTROL.vhd" "Mult0" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 208 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst51\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst51\|Mult1\"" {  } { { "VEL_CONTROL.vhd" "Mult1" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 210 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst52\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst52\|Mult1\"" {  } { { "VEL_CONTROL.vhd" "Mult1" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 210 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst51\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst51\|Mult2\"" {  } { { "VEL_CONTROL.vhd" "Mult2" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 231 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst52\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst52\|Mult2\"" {  } { { "VEL_CONTROL.vhd" "Mult2" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 231 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ODOMETRY:inst53\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ODOMETRY:inst53\|Mod0\"" {  } { { "ODOMETRY.vhd" "Mod0" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 193 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst51\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst51\|Mult3\"" {  } { { "VEL_CONTROL.vhd" "Mult3" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 235 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst52\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst52\|Mult3\"" {  } { { "VEL_CONTROL.vhd" "Mult3" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 235 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_mult:Mult0\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 208 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Info: Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Info: Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Info: Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 208 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m3t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_m3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m3t " "Info: Found entity 1: mult_m3t" {  } { { "db/mult_m3t.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mult_m3t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_mult:Mult1\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 210 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Info: Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Info: Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Info: Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 210 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_45t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_45t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_45t " "Info: Found entity 1: mult_45t" {  } { { "db/mult_45t.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mult_45t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_mult:Mult2\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 231 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Info: Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Info: Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 231 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q3t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_q3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q3t " "Info: Found entity 1: mult_q3t" {  } { { "db/mult_q3t.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mult_q3t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_divide:Mod0\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 193 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"ODOMETRY:inst53\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info: Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Info: Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/ODOMETRY.vhd" 193 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ulo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ulo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ulo " "Info: Found entity 1: lpm_divide_ulo" {  } { { "db/lpm_divide_ulo.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/lpm_divide_ulo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Info: Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/abs_divider_8dg.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Info: Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2s9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2s9 " "Info: Found entity 1: lpm_abs_2s9" {  } { { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/lpm_abs_2s9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_mult:Mult3\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 235 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_mult:Mult3 " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Info: Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Info: Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Info: Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 235 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_25t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_25t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_25t " "Info: Found entity 1: mult_25t" {  } { { "db/mult_25t.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mult_25t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "390 " "Info: Ignored 390 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "390 " "Info: Ignored 390 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\] SLCD:inst55\|data_in\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"SLCD:inst55\|data_in\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\] SLCD:inst55\|data_in\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"SLCD:inst55\|data_in\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\] SLCD:inst55\|data_in\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"SLCD:inst55\|data_in\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\] SLCD:inst55\|data_in\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"SLCD:inst55\|data_in\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\] SLCD:inst55\|data_in\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"SLCD:inst55\|data_in\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\] SLCD:inst55\|data_in\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"SLCD:inst55\|data_in\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\] SLCD:inst55\|data_in\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"SLCD:inst55\|data_in\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\] SLCD:inst55\|data_in\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"SLCD:inst55\|data_in\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\] SLCD:inst55\|data_in\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"SLCD:inst55\|data_in\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\] SLCD:inst55\|data_in\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"SLCD:inst55\|data_in\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\] SLCD:inst55\|data_in\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"SLCD:inst55\|data_in\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\] SLCD:inst55\|data_in\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"SLCD:inst55\|data_in\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\] SLCD:inst55\|data_in\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"SLCD:inst55\|data_in\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\] SLCD:inst55\|data_in\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"SLCD:inst55\|data_in\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\] SLCD:inst55\|data_in\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"SLCD:inst55\|data_in\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\] SLCD:inst55\|data_in\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"SLCD:inst55\|data_in\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[8\] SLCD:inst55\|data_in\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"SLCD:inst55\|data_in\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[8\] SLCD:inst55\|data_in\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"SLCD:inst55\|data_in\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[9\] SLCD:inst55\|data_in\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"SLCD:inst55\|data_in\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[9\] SLCD:inst55\|data_in\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"SLCD:inst55\|data_in\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\] SLCD:inst55\|data_in\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"SLCD:inst55\|data_in\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\] SLCD:inst55\|data_in\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"SLCD:inst55\|data_in\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[11\] SLCD:inst55\|data_in\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"SLCD:inst55\|data_in\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[11\] SLCD:inst55\|data_in\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"SLCD:inst55\|data_in\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[12\] SLCD:inst55\|data_in\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"SLCD:inst55\|data_in\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[12\] SLCD:inst55\|data_in\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"SLCD:inst55\|data_in\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\] SLCD:inst55\|data_in\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"SLCD:inst55\|data_in\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\] SLCD:inst55\|data_in\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"SLCD:inst55\|data_in\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[14\] SLCD:inst55\|data_in\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"SLCD:inst55\|data_in\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[14\] SLCD:inst55\|data_in\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"SLCD:inst55\|data_in\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[15\] SLCD:inst55\|data_in\[15\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"SLCD:inst55\|data_in\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[15\] SLCD:inst55\|data_in\[15\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"SLCD:inst55\|data_in\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[0\] SLCD:inst55\|data_in\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[0\]\" to the node \"SLCD:inst55\|data_in\[0\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[1\] SLCD:inst55\|data_in\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[1\]\" to the node \"SLCD:inst55\|data_in\[1\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[2\] SLCD:inst55\|data_in\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[2\]\" to the node \"SLCD:inst55\|data_in\[2\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[3\] SLCD:inst55\|data_in\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[3\]\" to the node \"SLCD:inst55\|data_in\[3\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[4\] SLCD:inst55\|data_in\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[4\]\" to the node \"SLCD:inst55\|data_in\[4\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[5\] SLCD:inst55\|data_in\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[5\]\" to the node \"SLCD:inst55\|data_in\[5\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[6\] SLCD:inst55\|data_in\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[6\]\" to the node \"SLCD:inst55\|data_in\[6\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[7\] SLCD:inst55\|data_in\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[7\]\" to the node \"SLCD:inst55\|data_in\[7\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[8\] SLCD:inst55\|data_in\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[8\]\" to the node \"SLCD:inst55\|data_in\[8\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[9\] SLCD:inst55\|data_in\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[9\]\" to the node \"SLCD:inst55\|data_in\[9\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[10\] SLCD:inst55\|data_in\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[10\]\" to the node \"SLCD:inst55\|data_in\[10\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[11\] SLCD:inst55\|data_in\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[11\]\" to the node \"SLCD:inst55\|data_in\[11\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[12\] SLCD:inst55\|data_in\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[12\]\" to the node \"SLCD:inst55\|data_in\[12\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[13\] SLCD:inst55\|data_in\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[13\]\" to the node \"SLCD:inst55\|data_in\[13\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[14\] SLCD:inst55\|data_in\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[14\]\" to the node \"SLCD:inst55\|data_in\[14\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[15\] SLCD:inst55\|data_in\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[15\]\" to the node \"SLCD:inst55\|data_in\[15\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 200 -1 0 } } { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 177 -1 0 } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 46 -1 0 } } { "db/dcfifo_qtl1.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_qtl1.tdf" 64 2 0 } } { "db/dcfifo_qtl1.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_qtl1.tdf" 68 2 0 } } { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 57 -1 0 } } { "SONAR.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SONAR.vhd" 103 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 110 -1 0 } } { "db/a_graycounter_4fc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_4fc.tdf" 32 2 0 } } { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 42 -1 0 } } { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 72 2 0 } } { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 76 2 0 } } { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_oneshot_ctrl.vhd" 63 -1 0 } } { "db/a_graycounter_4fc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_4fc.tdf" 41 2 0 } } { "db/a_graycounter_3fc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_3fc.tdf" 37 2 0 } } { "db/a_graycounter_d86.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_d86.tdf" 37 2 0 } } { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 134 -1 0 } } { "db/a_graycounter_5fc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_5fc.tdf" 32 2 0 } } { "SONAR.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SONAR.vhd" 200 -1 0 } } { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 297 -1 0 } } { "db/a_graycounter_5fc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_5fc.tdf" 42 2 0 } } { "db/a_graycounter_6fc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_6fc.tdf" 37 2 0 } } { "db/a_graycounter_e86.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/a_graycounter_e86.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "VEL_CONTROL:inst51\|WATCHDOG_INT\[4\] VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~_emulated VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch " "Warning (13310): Register \"VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]\" is converted into an equivalent circuit using register \"VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~_emulated\" and latch \"VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "VEL_CONTROL:inst52\|WATCHDOG_INT\[4\] VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~_emulated VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch " "Warning (13310): Register \"VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]\" is converted into an equivalent circuit using register \"VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~_emulated\" and latch \"VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|step\[2\] DAC_BEEP:inst35\|step\[2\]~_emulated DAC_BEEP:inst35\|step\[2\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|step\[2\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|step\[2\]~_emulated\" and latch \"DAC_BEEP:inst35\|step\[2\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|step\[1\] DAC_BEEP:inst35\|step\[1\]~_emulated DAC_BEEP:inst35\|step\[1\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|step\[1\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|step\[1\]~_emulated\" and latch \"DAC_BEEP:inst35\|step\[1\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|step\[0\] DAC_BEEP:inst35\|step\[0\]~_emulated DAC_BEEP:inst35\|step\[0\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|step\[0\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|step\[0\]~_emulated\" and latch \"DAC_BEEP:inst35\|step\[0\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|step\[7\] DAC_BEEP:inst35\|step\[7\]~_emulated DAC_BEEP:inst35\|step\[7\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|step\[7\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|step\[7\]~_emulated\" and latch \"DAC_BEEP:inst35\|step\[7\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|step\[6\] DAC_BEEP:inst35\|step\[6\]~_emulated DAC_BEEP:inst35\|step\[6\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|step\[6\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|step\[6\]~_emulated\" and latch \"DAC_BEEP:inst35\|step\[6\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|step\[5\] DAC_BEEP:inst35\|step\[5\]~_emulated DAC_BEEP:inst35\|step\[5\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|step\[5\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|step\[5\]~_emulated\" and latch \"DAC_BEEP:inst35\|step\[5\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|step\[4\] DAC_BEEP:inst35\|step\[4\]~_emulated DAC_BEEP:inst35\|step\[4\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|step\[4\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|step\[4\]~_emulated\" and latch \"DAC_BEEP:inst35\|step\[4\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|step\[3\] DAC_BEEP:inst35\|step\[3\]~_emulated DAC_BEEP:inst35\|step\[3\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|step\[3\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|step\[3\]~_emulated\" and latch \"DAC_BEEP:inst35\|step\[3\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[15\] DAC_BEEP:inst35\|timer\[15\]~_emulated DAC_BEEP:inst35\|timer\[15\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[15\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[15\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[15\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[14\] DAC_BEEP:inst35\|timer\[14\]~_emulated DAC_BEEP:inst35\|timer\[15\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[14\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[14\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[15\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[13\] DAC_BEEP:inst35\|timer\[13\]~_emulated DAC_BEEP:inst35\|timer\[15\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[13\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[13\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[15\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[12\] DAC_BEEP:inst35\|timer\[12\]~_emulated DAC_BEEP:inst35\|timer\[15\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[12\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[12\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[15\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[11\] DAC_BEEP:inst35\|timer\[11\]~_emulated DAC_BEEP:inst35\|timer\[15\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[11\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[11\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[15\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[10\] DAC_BEEP:inst35\|timer\[10\]~_emulated DAC_BEEP:inst35\|timer\[15\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[10\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[10\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[15\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[9\] DAC_BEEP:inst35\|timer\[9\]~_emulated DAC_BEEP:inst35\|timer\[9\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[9\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[9\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[9\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[8\] DAC_BEEP:inst35\|timer\[8\]~_emulated DAC_BEEP:inst35\|timer\[8\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[8\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[8\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[8\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[7\] DAC_BEEP:inst35\|timer\[7\]~_emulated DAC_BEEP:inst35\|timer\[7\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[7\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[7\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[7\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[6\] DAC_BEEP:inst35\|timer\[6\]~_emulated DAC_BEEP:inst35\|timer\[6\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[6\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[6\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[6\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[5\] DAC_BEEP:inst35\|timer\[5\]~_emulated DAC_BEEP:inst35\|timer\[5\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[5\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[5\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[5\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[4\] DAC_BEEP:inst35\|timer\[4\]~_emulated DAC_BEEP:inst35\|timer\[4\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[4\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[4\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[4\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[3\] DAC_BEEP:inst35\|timer\[3\]~_emulated DAC_BEEP:inst35\|timer\[3\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[3\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[3\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[3\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[2\] DAC_BEEP:inst35\|timer\[2\]~_emulated DAC_BEEP:inst35\|timer\[2\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[2\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[2\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[2\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[1\] DAC_BEEP:inst35\|timer\[1\]~_emulated DAC_BEEP:inst35\|timer\[1\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[1\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[1\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[1\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DAC_BEEP:inst35\|timer\[0\] DAC_BEEP:inst35\|timer\[0\]~_emulated DAC_BEEP:inst35\|timer\[1\]~latch " "Warning (13310): Register \"DAC_BEEP:inst35\|timer\[0\]\" is converted into an equivalent circuit using register \"DAC_BEEP:inst35\|timer\[0\]~_emulated\" and latch \"DAC_BEEP:inst35\|timer\[1\]~latch\"" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1352 1144 1320 1368 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1320 1144 1320 1336 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PWM_AUDIO GND " "Warning (13410): Pin \"PWM_AUDIO\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2184 416 592 2200 "PWM_AUDIO" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[7\] GND " "Warning (13410): Pin \"LAA2\[7\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 112 1144 1320 128 "LAA2\[7..2\]" "" } { 200 1144 1320 216 "LAA2\[1\]" "" } { 176 1144 1320 192 "LAA2\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[6\] GND " "Warning (13410): Pin \"LAA2\[6\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 112 1144 1320 128 "LAA2\[7..2\]" "" } { 200 1144 1320 216 "LAA2\[1\]" "" } { 176 1144 1320 192 "LAA2\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[5\] GND " "Warning (13410): Pin \"LAA2\[5\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 112 1144 1320 128 "LAA2\[7..2\]" "" } { 200 1144 1320 216 "LAA2\[1\]" "" } { 176 1144 1320 192 "LAA2\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[4\] GND " "Warning (13410): Pin \"LAA2\[4\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 112 1144 1320 128 "LAA2\[7..2\]" "" } { 200 1144 1320 216 "LAA2\[1\]" "" } { 176 1144 1320 192 "LAA2\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[3\] GND " "Warning (13410): Pin \"LAA2\[3\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 112 1144 1320 128 "LAA2\[7..2\]" "" } { 200 1144 1320 216 "LAA2\[1\]" "" } { 176 1144 1320 192 "LAA2\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[2\] GND " "Warning (13410): Pin \"LAA2\[2\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 112 1144 1320 128 "LAA2\[7..2\]" "" } { 200 1144 1320 216 "LAA2\[1\]" "" } { 176 1144 1320 192 "LAA2\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[1\] GND " "Warning (13410): Pin \"LAA2\[1\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 112 1144 1320 128 "LAA2\[7..2\]" "" } { 200 1144 1320 216 "LAA2\[1\]" "" } { 176 1144 1320 192 "LAA2\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[7\] GND " "Warning (13410): Pin \"LAA3\[7\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 128 1144 1320 144 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[6\] GND " "Warning (13410): Pin \"LAA3\[6\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 128 1144 1320 144 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[5\] GND " "Warning (13410): Pin \"LAA3\[5\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 128 1144 1320 144 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[4\] GND " "Warning (13410): Pin \"LAA3\[4\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 128 1144 1320 144 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[3\] GND " "Warning (13410): Pin \"LAA3\[3\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 128 1144 1320 144 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[2\] GND " "Warning (13410): Pin \"LAA3\[2\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 128 1144 1320 144 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[1\] GND " "Warning (13410): Pin \"LAA3\[1\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 128 1144 1320 144 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[0\] GND " "Warning (13410): Pin \"LAA3\[0\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 128 1144 1320 144 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[7\] GND " "Warning (13410): Pin \"LAC2\[7\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 144 1144 1320 160 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[6\] GND " "Warning (13410): Pin \"LAC2\[6\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 144 1144 1320 160 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[5\] GND " "Warning (13410): Pin \"LAC2\[5\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 144 1144 1320 160 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[4\] GND " "Warning (13410): Pin \"LAC2\[4\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 144 1144 1320 160 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[3\] GND " "Warning (13410): Pin \"LAC2\[3\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 144 1144 1320 160 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[2\] GND " "Warning (13410): Pin \"LAC2\[2\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 144 1144 1320 160 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[1\] GND " "Warning (13410): Pin \"LAC2\[1\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 144 1144 1320 160 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[0\] GND " "Warning (13410): Pin \"LAC2\[0\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 144 1144 1320 160 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|cmd_num\[0\] High " "Critical Warning (18010): Register oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|cmd_num\[0\] will power up to High" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|cmd_num\[3\] High " "Critical Warning (18010): Register oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|cmd_num\[3\] will power up to High" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_bit High " "Critical Warning (18010): Register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_bit will power up to High" {  } { { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 134 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_filter\[1\] High " "Critical Warning (18010): Register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_filter\[1\] will power up to High" {  } { { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 297 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_filter\[0\] High " "Critical Warning (18010): Register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_filter\[0\] will power up to High" {  } { { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 297 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "178 178 " "Info: 178 registers lost all their fanouts during netlist optimizations. The first 178 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[6\] " "Info: Register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_brp\|dffe15a\[6\] " "Info: Register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_brp\|dffe15a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[30\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[29\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[28\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[27\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[26\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[25\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[30\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[29\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[28\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[27\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[26\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[25\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|SH_ACK " "Info: Register \"VEL_CONTROL:inst52\|SH_ACK\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DAC_BEEP:inst35\|phase\[11\] " "Info: Register \"DAC_BEEP:inst35\|phase\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DAC_BEEP:inst35\|phase\[12\] " "Info: Register \"DAC_BEEP:inst35\|phase\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DAC_BEEP:inst35\|phase\[13\] " "Info: Register \"DAC_BEEP:inst35\|phase\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DAC_BEEP:inst35\|phase\[14\] " "Info: Register \"DAC_BEEP:inst35\|phase\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DAC_BEEP:inst35\|phase\[15\] " "Info: Register \"DAC_BEEP:inst35\|phase\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[27\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[28\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[29\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[30\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[31\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[27\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[28\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[29\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[30\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[31\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5815 " "Info: Implemented 5815 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Info: Implemented 45 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "133 " "Info: Implemented 133 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info: Implemented 4 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5509 " "Info: Implemented 5509 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Info: Implemented 80 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info: Implemented 2 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "42 " "Info: Implemented 42 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 14:35:51 2017 " "Info: Processing ended: Tue Apr 11 14:35:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 14:35:52 2017 " "Info: Processing started: Tue Apr 11 14:35:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2Bot EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DE2Bot\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:inst11\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"altpll1:inst11\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst11\|altpll:altpll_component\|_clk0 6 11 0 0 " "Info: Implementing clock multiplication of 6, clock division of 11, and phase shift of 0 degrees (0 ps) for altpll1:inst11\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst11\|altpll:altpll_component\|_clk1 4 9 0 0 " "Info: Implementing clock multiplication of 4, clock division of 9, and phase shift of 0 degrees (0 ps) for altpll1:inst11\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"altpll0:inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk0 1 4 0 0 " "Info: Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk1 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk2 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 12439 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 12440 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 12441 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2968 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2968 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2968 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst11\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node altpll1:inst11\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 1152 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst11\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3) " "Info: Automatically promoted node altpll1:inst11\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 1152 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_32Hz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_32Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst7~0 " "Info: Destination node inst7~0" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2528 1040 1104 2576 "inst7" "" } } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 5871 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VEL_CONTROL:inst51\|I_WARN_INT " "Info: Destination node VEL_CONTROL:inst51\|I_WARN_INT" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|I_WARN_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 735 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VEL_CONTROL:inst52\|I_WARN_INT " "Info: Destination node VEL_CONTROL:inst52\|I_WARN_INT" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|I_WARN_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3634 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3074 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_170KHz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_170KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|inst1 " "Info: Destination node IR_RCVR:inst44\|inst1" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { -72 224 288 8 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2197 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|inst5 " "Info: Destination node IR_RCVR:inst44\|inst5" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { -72 344 408 8 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2198 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SONAR:inst54\|SONAR_INT " "Info: Destination node SONAR:inst54\|SONAR_INT" {  } { { "SONAR.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SONAR.vhd" 29 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SONAR:inst54|SONAR_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 1142 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_170KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3077 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_100Hz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CTIMER:inst21\|INT " "Info: Destination node CTIMER:inst21\|INT" {  } { { "CTIMER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/CTIMER.vhd" 20 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTIMER:inst21|INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 447 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3075 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_10Hz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_10Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst40 " "Info: Destination node inst40" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 200 104 168 248 "inst40" "" } } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3393 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 19 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_10Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3073 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_400KHz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_400KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " "Info: Destination node I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst16|i2c_master:inst|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2367 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oneshot_i2c:inst18\|i2c_master:inst\|data_clk " "Info: Destination node oneshot_i2c:inst18\|i2c_master:inst\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneshot_i2c:inst18|i2c_master:inst|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3523 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 14 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3078 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk  " "Info: Automatically promoted node I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst16|i2c_master:inst|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2367 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_10KHz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_10KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt " "Info: Destination node UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/UART_LIMITER.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 1321 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_10KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3076 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IR_RCVR:inst44\|inst17  " "Info: Automatically promoted node IR_RCVR:inst44\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2199 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IR_RCVR:inst44\|inst7  " "Info: Automatically promoted node IR_RCVR:inst44\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 65 19 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2078 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 65 19 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2080 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 65 19 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2082 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 65 19 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2084 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 65 19 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2086 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 65 19 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2088 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { -64 456 520 -16 "inst7" "" } } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2196 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst  " "Info: Automatically promoted node OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 1909 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst  " "Info: Automatically promoted node OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jcarter79/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 4104 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll1:inst11\|altpll:altpll_component\|pll clk\[1\] AUD_XCK " "Warning: PLL \"altpll1:inst11\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "altpll1.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/altpll1.vhd" 137 0 0 } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 80 624 864 256 "inst11" "" } } } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2152 416 592 2168 "AUD_XCK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Info: Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "27.559 ns register register " "Info: Estimated most critical path is register to register delay of 27.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|POSITION_INT\[0\] 1 REG LAB_X38_Y21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X38_Y21; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|POSITION_INT\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.393 ns) 1.353 ns VEL_CONTROL:inst51\|Add3~1 2 COMB LAB_X38_Y23 2 " "Info: 2: + IC(0.960 ns) + CELL(0.393 ns) = 1.353 ns; Loc. = LAB_X38_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { VEL_CONTROL:inst51|POSITION_INT[0] VEL_CONTROL:inst51|Add3~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.763 ns VEL_CONTROL:inst51\|Add3~2 3 COMB LAB_X38_Y23 6 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.763 ns; Loc. = LAB_X38_Y23; Fanout = 6; COMB Node = 'VEL_CONTROL:inst51\|Add3~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add3~1 VEL_CONTROL:inst51|Add3~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 2.765 ns VEL_CONTROL:inst51\|Add4~3 4 COMB LAB_X37_Y23 2 " "Info: 4: + IC(0.588 ns) + CELL(0.414 ns) = 2.765 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { VEL_CONTROL:inst51|Add3~2 VEL_CONTROL:inst51|Add4~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.836 ns VEL_CONTROL:inst51\|Add4~5 5 COMB LAB_X37_Y23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.836 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~3 VEL_CONTROL:inst51|Add4~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.907 ns VEL_CONTROL:inst51\|Add4~7 6 COMB LAB_X37_Y23 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.907 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~5 VEL_CONTROL:inst51|Add4~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.978 ns VEL_CONTROL:inst51\|Add4~9 7 COMB LAB_X37_Y23 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.978 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~7 VEL_CONTROL:inst51|Add4~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.049 ns VEL_CONTROL:inst51\|Add4~11 8 COMB LAB_X37_Y23 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.049 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~9 VEL_CONTROL:inst51|Add4~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.120 ns VEL_CONTROL:inst51\|Add4~13 9 COMB LAB_X37_Y23 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.120 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~11 VEL_CONTROL:inst51|Add4~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.191 ns VEL_CONTROL:inst51\|Add4~15 10 COMB LAB_X37_Y23 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.191 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~13 VEL_CONTROL:inst51|Add4~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.262 ns VEL_CONTROL:inst51\|Add4~17 11 COMB LAB_X37_Y23 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.262 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~15 VEL_CONTROL:inst51|Add4~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.333 ns VEL_CONTROL:inst51\|Add4~19 12 COMB LAB_X37_Y23 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.333 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~17 VEL_CONTROL:inst51|Add4~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.404 ns VEL_CONTROL:inst51\|Add4~21 13 COMB LAB_X37_Y23 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.404 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~19 VEL_CONTROL:inst51|Add4~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.475 ns VEL_CONTROL:inst51\|Add4~23 14 COMB LAB_X37_Y23 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.475 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.546 ns VEL_CONTROL:inst51\|Add4~25 15 COMB LAB_X37_Y23 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.546 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.617 ns VEL_CONTROL:inst51\|Add4~27 16 COMB LAB_X37_Y23 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.617 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.688 ns VEL_CONTROL:inst51\|Add4~29 17 COMB LAB_X37_Y23 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.688 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.759 ns VEL_CONTROL:inst51\|Add4~31 18 COMB LAB_X37_Y23 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.759 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 3.920 ns VEL_CONTROL:inst51\|Add4~33 19 COMB LAB_X37_Y22 2 " "Info: 19: + IC(0.090 ns) + CELL(0.071 ns) = 3.920 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.991 ns VEL_CONTROL:inst51\|Add4~35 20 COMB LAB_X37_Y22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.991 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.062 ns VEL_CONTROL:inst51\|Add4~37 21 COMB LAB_X37_Y22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.062 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.133 ns VEL_CONTROL:inst51\|Add4~39 22 COMB LAB_X37_Y22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.133 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.204 ns VEL_CONTROL:inst51\|Add4~41 23 COMB LAB_X37_Y22 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.204 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.275 ns VEL_CONTROL:inst51\|Add4~43 24 COMB LAB_X37_Y22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 4.275 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.346 ns VEL_CONTROL:inst51\|Add4~45 25 COMB LAB_X37_Y22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.346 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.417 ns VEL_CONTROL:inst51\|Add4~47 26 COMB LAB_X37_Y22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.417 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.488 ns VEL_CONTROL:inst51\|Add4~49 27 COMB LAB_X37_Y22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.488 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.559 ns VEL_CONTROL:inst51\|Add4~51 28 COMB LAB_X37_Y22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.559 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.630 ns VEL_CONTROL:inst51\|Add4~53 29 COMB LAB_X37_Y22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.630 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.701 ns VEL_CONTROL:inst51\|Add4~55 30 COMB LAB_X37_Y22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 4.701 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~55'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.772 ns VEL_CONTROL:inst51\|Add4~57 31 COMB LAB_X37_Y22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.772 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~57'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.843 ns VEL_CONTROL:inst51\|Add4~59 32 COMB LAB_X37_Y22 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.843 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~59'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~59 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.914 ns VEL_CONTROL:inst51\|Add4~61 33 COMB LAB_X37_Y22 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 4.914 ns; Loc. = LAB_X37_Y22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Add4~61'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~59 VEL_CONTROL:inst51|Add4~61 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.324 ns VEL_CONTROL:inst51\|Add4~62 34 COMB LAB_X37_Y22 47 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 5.324 ns; Loc. = LAB_X37_Y22; Fanout = 47; COMB Node = 'VEL_CONTROL:inst51\|Add4~62'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 6.080 ns VEL_CONTROL:inst51\|VEL_ERR~8 35 COMB LAB_X36_Y22 1 " "Info: 35: + IC(0.606 ns) + CELL(0.150 ns) = 6.080 ns; Loc. = LAB_X36_Y22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~8'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.645 ns VEL_CONTROL:inst51\|VEL_ERR~9 36 COMB LAB_X36_Y22 29 " "Info: 36: + IC(0.415 ns) + CELL(0.150 ns) = 6.645 ns; Loc. = LAB_X36_Y22; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.420 ns) 7.687 ns VEL_CONTROL:inst51\|VEL_ERR~31 37 COMB LAB_X37_Y21 2 " "Info: 37: + IC(0.622 ns) + CELL(0.420 ns) = 7.687 ns; Loc. = LAB_X37_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 8.689 ns VEL_CONTROL:inst51\|Add6~1 38 COMB LAB_X36_Y21 2 " "Info: 38: + IC(0.588 ns) + CELL(0.414 ns) = 8.689 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { VEL_CONTROL:inst51|VEL_ERR~31 VEL_CONTROL:inst51|Add6~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.760 ns VEL_CONTROL:inst51\|Add6~3 39 COMB LAB_X36_Y21 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.760 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~1 VEL_CONTROL:inst51|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.831 ns VEL_CONTROL:inst51\|Add6~5 40 COMB LAB_X36_Y21 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 8.831 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.902 ns VEL_CONTROL:inst51\|Add6~7 41 COMB LAB_X36_Y21 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 8.902 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.973 ns VEL_CONTROL:inst51\|Add6~9 42 COMB LAB_X36_Y21 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 8.973 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.044 ns VEL_CONTROL:inst51\|Add6~11 43 COMB LAB_X36_Y21 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.044 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.115 ns VEL_CONTROL:inst51\|Add6~13 44 COMB LAB_X36_Y21 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.115 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.186 ns VEL_CONTROL:inst51\|Add6~15 45 COMB LAB_X36_Y21 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.186 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.257 ns VEL_CONTROL:inst51\|Add6~17 46 COMB LAB_X36_Y21 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.257 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.328 ns VEL_CONTROL:inst51\|Add6~19 47 COMB LAB_X36_Y21 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.328 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.399 ns VEL_CONTROL:inst51\|Add6~21 48 COMB LAB_X36_Y21 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 9.399 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.470 ns VEL_CONTROL:inst51\|Add6~23 49 COMB LAB_X36_Y21 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 9.470 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.541 ns VEL_CONTROL:inst51\|Add6~25 50 COMB LAB_X36_Y21 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 9.541 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.612 ns VEL_CONTROL:inst51\|Add6~27 51 COMB LAB_X36_Y21 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 9.612 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.683 ns VEL_CONTROL:inst51\|Add6~29 52 COMB LAB_X36_Y21 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 9.683 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.754 ns VEL_CONTROL:inst51\|Add6~31 53 COMB LAB_X36_Y21 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 9.754 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 9.915 ns VEL_CONTROL:inst51\|Add6~33 54 COMB LAB_X36_Y20 2 " "Info: 54: + IC(0.090 ns) + CELL(0.071 ns) = 9.915 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.986 ns VEL_CONTROL:inst51\|Add6~35 55 COMB LAB_X36_Y20 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 9.986 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.057 ns VEL_CONTROL:inst51\|Add6~37 56 COMB LAB_X36_Y20 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 10.057 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.128 ns VEL_CONTROL:inst51\|Add6~39 57 COMB LAB_X36_Y20 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 10.128 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.538 ns VEL_CONTROL:inst51\|Add6~40 58 COMB LAB_X36_Y20 3 " "Info: 58: + IC(0.000 ns) + CELL(0.410 ns) = 10.538 ns; Loc. = LAB_X36_Y20; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add6~40'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~40 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 11.294 ns VEL_CONTROL:inst51\|LessThan7~6 59 COMB LAB_X35_Y20 1 " "Info: 59: + IC(0.606 ns) + CELL(0.150 ns) = 11.294 ns; Loc. = LAB_X35_Y20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan7~6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { VEL_CONTROL:inst51|Add6~40 VEL_CONTROL:inst51|LessThan7~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.420 ns) 12.319 ns VEL_CONTROL:inst51\|LessThan7~7 60 COMB LAB_X37_Y20 1 " "Info: 60: + IC(0.605 ns) + CELL(0.420 ns) = 12.319 ns; Loc. = LAB_X37_Y20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan7~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { VEL_CONTROL:inst51|LessThan7~6 VEL_CONTROL:inst51|LessThan7~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 12.884 ns VEL_CONTROL:inst51\|LessThan7~10 61 COMB LAB_X37_Y20 3 " "Info: 61: + IC(0.145 ns) + CELL(0.420 ns) = 12.884 ns; Loc. = LAB_X37_Y20; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|LessThan7~10'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|LessThan7~7 VEL_CONTROL:inst51|LessThan7~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 13.449 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~29 62 COMB LAB_X37_Y20 30 " "Info: 62: + IC(0.290 ns) + CELL(0.275 ns) = 13.449 ns; Loc. = LAB_X37_Y20; Fanout = 30; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|LessThan7~10 VEL_CONTROL:inst51|CUM_VEL_ERR~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 14.014 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~60 63 COMB LAB_X37_Y20 22 " "Info: 63: + IC(0.415 ns) + CELL(0.150 ns) = 14.014 ns; Loc. = LAB_X37_Y20; Fanout = 22; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~60'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~60 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(2.663 ns) 17.685 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult1~DATAOUT4 64 COMB DSPMULT_X39_Y18_N0 1 " "Info: 64: + IC(1.008 ns) + CELL(2.663 ns) = 17.685 ns; Loc. = DSPMULT_X39_Y18_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult1~DATAOUT4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.671 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~60 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mult_q3t.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 17.909 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|w248w\[4\] 65 COMB DSPOUT_X39_Y18_N2 2 " "Info: 65: + IC(0.000 ns) + CELL(0.224 ns) = 17.909 ns; Loc. = DSPOUT_X39_Y18_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|w248w\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mult_q3t.tdf" 75 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.420 ns) 19.185 ns VEL_CONTROL:inst51\|Add10~4 66 COMB LAB_X40_Y16 2 " "Info: 66: + IC(0.856 ns) + CELL(0.420 ns) = 19.185 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] VEL_CONTROL:inst51|Add10~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 20.187 ns VEL_CONTROL:inst51\|Add11~5 67 COMB LAB_X41_Y16 2 " "Info: 67: + IC(0.588 ns) + CELL(0.414 ns) = 20.187 ns; Loc. = LAB_X41_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { VEL_CONTROL:inst51|Add10~4 VEL_CONTROL:inst51|Add11~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.597 ns VEL_CONTROL:inst51\|Add11~6 68 COMB LAB_X41_Y16 2 " "Info: 68: + IC(0.000 ns) + CELL(0.410 ns) = 20.597 ns; Loc. = LAB_X41_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add11~5 VEL_CONTROL:inst51|Add11~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.149 ns) 21.352 ns VEL_CONTROL:inst51\|LessThan10~1 69 COMB LAB_X42_Y16 1 " "Info: 69: + IC(0.606 ns) + CELL(0.149 ns) = 21.352 ns; Loc. = LAB_X42_Y16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { VEL_CONTROL:inst51|Add11~6 VEL_CONTROL:inst51|LessThan10~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 21.916 ns VEL_CONTROL:inst51\|LessThan10~2 70 COMB LAB_X42_Y16 1 " "Info: 70: + IC(0.415 ns) + CELL(0.149 ns) = 21.916 ns; Loc. = LAB_X42_Y16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { VEL_CONTROL:inst51|LessThan10~1 VEL_CONTROL:inst51|LessThan10~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.275 ns) 22.941 ns VEL_CONTROL:inst51\|LessThan10~3 71 COMB LAB_X44_Y16 1 " "Info: 71: + IC(0.750 ns) + CELL(0.275 ns) = 22.941 ns; Loc. = LAB_X44_Y16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { VEL_CONTROL:inst51|LessThan10~2 VEL_CONTROL:inst51|LessThan10~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 23.506 ns VEL_CONTROL:inst51\|LessThan10~4 72 COMB LAB_X44_Y16 1 " "Info: 72: + IC(0.415 ns) + CELL(0.150 ns) = 23.506 ns; Loc. = LAB_X44_Y16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|LessThan10~3 VEL_CONTROL:inst51|LessThan10~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.149 ns) 24.261 ns VEL_CONTROL:inst51\|LessThan10~5 73 COMB LAB_X43_Y16 1 " "Info: 73: + IC(0.606 ns) + CELL(0.149 ns) = 24.261 ns; Loc. = LAB_X43_Y16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { VEL_CONTROL:inst51|LessThan10~4 VEL_CONTROL:inst51|LessThan10~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 24.826 ns VEL_CONTROL:inst51\|LessThan10~6 74 COMB LAB_X43_Y16 3 " "Info: 74: + IC(0.415 ns) + CELL(0.150 ns) = 24.826 ns; Loc. = LAB_X43_Y16; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|LessThan10~5 VEL_CONTROL:inst51|LessThan10~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.438 ns) 25.868 ns VEL_CONTROL:inst51\|LessThan10~13 75 COMB LAB_X42_Y15 1 " "Info: 75: + IC(0.604 ns) + CELL(0.438 ns) = 25.868 ns; Loc. = LAB_X42_Y15; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { VEL_CONTROL:inst51|LessThan10~6 VEL_CONTROL:inst51|LessThan10~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 26.433 ns VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~27 76 COMB LAB_X42_Y15 17 " "Info: 76: + IC(0.415 ns) + CELL(0.150 ns) = 26.433 ns; Loc. = LAB_X42_Y15; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|LessThan10~13 VEL_CONTROL:inst51|MOTOR_CMD[8]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 27.475 ns VEL_CONTROL:inst51\|MOTOR_CMD\[24\]~0 77 COMB LAB_X43_Y16 1 " "Info: 77: + IC(0.892 ns) + CELL(0.150 ns) = 27.475 ns; Loc. = LAB_X43_Y16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[24\]~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { VEL_CONTROL:inst51|MOTOR_CMD[8]~27 VEL_CONTROL:inst51|MOTOR_CMD[24]~0 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 27.559 ns VEL_CONTROL:inst51\|MOTOR_CMD\[24\] 78 REG LAB_X43_Y16 2 " "Info: 78: + IC(0.000 ns) + CELL(0.084 ns) = 27.559 ns; Loc. = LAB_X43_Y16; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[24\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|MOTOR_CMD[24]~0 VEL_CONTROL:inst51|MOTOR_CMD[24] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.969 ns ( 50.69 % ) " "Info: Total cell delay = 13.969 ns ( 50.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.590 ns ( 49.31 % ) " "Info: Total interconnect delay = 13.590 ns ( 49.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "27.559 ns" { VEL_CONTROL:inst51|POSITION_INT[0] VEL_CONTROL:inst51|Add3~1 VEL_CONTROL:inst51|Add3~2 VEL_CONTROL:inst51|Add4~3 VEL_CONTROL:inst51|Add4~5 VEL_CONTROL:inst51|Add4~7 VEL_CONTROL:inst51|Add4~9 VEL_CONTROL:inst51|Add4~11 VEL_CONTROL:inst51|Add4~13 VEL_CONTROL:inst51|Add4~15 VEL_CONTROL:inst51|Add4~17 VEL_CONTROL:inst51|Add4~19 VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~59 VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~31 VEL_CONTROL:inst51|Add6~1 VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~40 VEL_CONTROL:inst51|LessThan7~6 VEL_CONTROL:inst51|LessThan7~7 VEL_CONTROL:inst51|LessThan7~10 VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~60 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] VEL_CONTROL:inst51|Add10~4 VEL_CONTROL:inst51|Add11~5 VEL_CONTROL:inst51|Add11~6 VEL_CONTROL:inst51|LessThan10~1 VEL_CONTROL:inst51|LessThan10~2 VEL_CONTROL:inst51|LessThan10~3 VEL_CONTROL:inst51|LessThan10~4 VEL_CONTROL:inst51|LessThan10~5 VEL_CONTROL:inst51|LessThan10~6 VEL_CONTROL:inst51|LessThan10~13 VEL_CONTROL:inst51|MOTOR_CMD[8]~27 VEL_CONTROL:inst51|MOTOR_CMD[24]~0 VEL_CONTROL:inst51|MOTOR_CMD[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jcarter79/DE2Bot_Spr17/DE2Bot.fit.smsg " "Info: Generated suppressed messages file C:/Users/jcarter79/DE2Bot_Spr17/DE2Bot.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Info: Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 14:36:15 2017 " "Info: Processing ended: Tue Apr 11 14:36:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Info: Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 14:36:16 2017 " "Info: Processing started: Tue Apr 11 14:36:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 14:36:18 2017 " "Info: Processing ended: Tue Apr 11 14:36:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 14:36:19 2017 " "Info: Processing started: Tue Apr 11 14:36:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[0\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[0\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[9\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[9\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[15\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[15\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[8\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[8\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_DACLR " "Info: Assuming node \"AUD_DACLR\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_BCLK " "Info: Assuming node \"AUD_BCLK\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "95 " "Warning: Found 95 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 928 768 832 976 "inst71" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68 " "Info: Detected gated clock \"inst68\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1352 760 824 1400 "inst68" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst73 " "Info: Detected gated clock \"inst73\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1048 776 840 1096 "inst73" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst74 " "Info: Detected gated clock \"inst74\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "oneshot_i2c:inst18\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"oneshot_i2c:inst18\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "oneshot_i2c:inst18\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DAC_BEEP:inst35\|step\[0\]~19 " "Info: Detected gated clock \"DAC_BEEP:inst35\|step\[0\]~19\" as buffer" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DAC_BEEP:inst35\|step\[0\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DAC_BEEP:inst35\|step\[0\]~20 " "Info: Detected gated clock \"DAC_BEEP:inst35\|step\[0\]~20\" as buffer" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DAC_BEEP:inst35\|step\[0\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst13 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst13\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 24 304 368 72 "inst13" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst5 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst5\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { { -24 424 488 24 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt\" as buffer" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/UART_LIMITER.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst70~0 " "Info: Detected gated clock \"inst70~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst1 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst1\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { -72 224 288 8 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst5 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst5\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { -72 344 408 8 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~1 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~1\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~0 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~0\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst7 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst7\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { -64 456 520 -16 "inst7" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst51\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst51\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst12 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst12\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { -40 304 368 8 "inst12" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst51\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst51\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst52\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst52\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst20 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst20\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 144 784 848 192 "inst20" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SONAR:inst54\|SONAR_INT " "Info: Detected ripple clock \"SONAR:inst54\|SONAR_INT\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SONAR.vhd" 29 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|SONAR_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17~0 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17~0\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\" as buffer" {  } { { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 320 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2224 1280 1344 2272 "inst15" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTIMER:inst21\|INT " "Info: Detected ripple clock \"CTIMER:inst21\|INT\" as buffer" {  } { { "CTIMER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/CTIMER.vhd" 20 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CTIMER:inst21\|INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 76 2 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 72 2 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst6 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst6\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 88 304 368 136 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_12500KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_12500KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 13 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_12500KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_32Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_32Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_32Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_400KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_400KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 14 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_400KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 86 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_100Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_100Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal27~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal27~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 89 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal27~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3~0 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3~0\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal18~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal18~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 79 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal18~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal18~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 79 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 19 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal12~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal12~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst6 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst6\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 24 424 488 72 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal13~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal13~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst45 " "Info: Detected gated clock \"inst45\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 696 88 152 744 "inst45" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 936 128 192 984 "inst76" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 616 88 152 664 "inst48" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal19~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal19~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 80 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77~0 " "Info: Detected gated clock \"inst77~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal21~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal21~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 83 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal17~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal17~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 78 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77 " "Info: Detected gated clock \"inst77\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_IN " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_IN\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 57 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_IN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_OUT2 " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_OUT2\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 57 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 86 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal11~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal11~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst8\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 69 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|LATCH " "Info: Detected gated clock \"SONAR:inst54\|LATCH\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SONAR.vhd" 56 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_170KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_170KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_170KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 memory UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[6\] 63.697 ns " "Info: Slack time is 63.697 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source memory \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[6\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "235.07 MHz " "Info: Fmax is restricted to 235.07 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "67.644 ns + Largest memory register " "Info: + Largest memory to register requirement is 67.644 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "67.901 ns + " "Info: + Setup relationship between source and destination is 67.901 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 67.901 ns " "Info: + Latch edge is 67.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.084 ns + Largest " "Info: + Largest clock skew is -0.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.632 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.632 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[6\] 3 REG LCFF_X14_Y21_N29 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X14_Y21_N29; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.716 ns - Longest memory " "Info: - Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source memory is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.689 ns) 2.716 ns UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4 3 MEM M4K_X13_Y21 8 " "Info: 3: + IC(0.952 ns) + CELL(0.689 ns) = 2.716 ns; Loc. = M4K_X13_Y21; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_9hu.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.37 % ) " "Info: Total cell delay = 0.689 ns ( 25.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.027 ns ( 74.63 % ) " "Info: Total interconnect delay = 2.027 ns ( 74.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.952ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.952ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_9hu.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.952ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.947 ns - Longest memory register " "Info: - Longest memory to register delay is 3.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4 1 MEM M4K_X13_Y21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y21; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_9hu.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|q_b\[6\] 2 MEM M4K_X13_Y21 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X13_Y21; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|q_b\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[6] } "NODE_NAME" } } { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_9hu.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.438 ns) 3.863 ns UART_INTERFACE:inst1\|UART:inst2\|Selector0~0 3 COMB LCCOMB_X14_Y21_N28 1 " "Info: 3: + IC(0.434 ns) + CELL(0.438 ns) = 3.863 ns; Loc. = LCCOMB_X14_Y21_N28; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|Selector0~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[6] UART_INTERFACE:inst1|UART:inst2|Selector0~0 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.947 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[6\] 4 REG LCFF_X14_Y21_N29 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.947 ns; Loc. = LCFF_X14_Y21_N29; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|Selector0~0 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.513 ns ( 89.00 % ) " "Info: Total cell delay = 3.513 ns ( 89.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.434 ns ( 11.00 % ) " "Info: Total interconnect delay = 0.434 ns ( 11.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.947 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[6] UART_INTERFACE:inst1|UART:inst2|Selector0~0 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.947 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[6] {} UART_INTERFACE:inst1|UART:inst2|Selector0~0 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] {} } { 0.000ns 0.000ns 0.434ns 0.000ns } { 0.000ns 2.991ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.952ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.947 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[6] UART_INTERFACE:inst1|UART:inst2|Selector0~0 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.947 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[6] {} UART_INTERFACE:inst1|UART:inst2|Selector0~0 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] {} } { 0.000ns 0.000ns 0.434ns 0.000ns } { 0.000ns 2.991ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll1:inst11\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll1:inst11\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register TIMER:inst20\|COUNT\[0\] register VEL_CONTROL:inst51\|IO_DATA_INT\[3\] 10.904 ns " "Info: Slack time is 10.904 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"TIMER:inst20\|COUNT\[0\]\" and destination register \"VEL_CONTROL:inst51\|IO_DATA_INT\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.641 ns + Largest register register " "Info: + Largest register to register requirement is 20.641 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.855 ns + Largest " "Info: + Largest clock skew is 0.855 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 3.582 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 3.582 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 470 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.787 ns) 0.560 ns SCOMP:inst8\|IR\[3\] 3 REG LCFF_X28_Y17_N21 107 " "Info: 3: + IC(1.040 ns) + CELL(0.787 ns) = 0.560 ns; Loc. = LCFF_X28_Y17_N21; Fanout = 107; REG Node = 'SCOMP:inst8\|IR\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[3] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.150 ns) 1.547 ns VEL_CONTROL:inst51\|LATCH 4 COMB LCCOMB_X29_Y21_N12 14 " "Info: 4: + IC(0.837 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X29_Y21_N12; Fanout = 14; COMB Node = 'VEL_CONTROL:inst51\|LATCH'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { SCOMP:inst8|IR[3] VEL_CONTROL:inst51|LATCH } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.537 ns) 3.582 ns VEL_CONTROL:inst51\|IO_DATA_INT\[3\] 5 REG LCFF_X35_Y27_N9 3 " "Info: 5: + IC(1.498 ns) + CELL(0.537 ns) = 3.582 ns; Loc. = LCFF_X35_Y27_N9; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|IO_DATA_INT\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { VEL_CONTROL:inst51|LATCH VEL_CONTROL:inst51|IO_DATA_INT[3] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 24.81 % ) " "Info: Total cell delay = 1.474 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.466 ns ( 75.19 % ) " "Info: Total interconnect delay = 4.466 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.582 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[3] VEL_CONTROL:inst51|LATCH VEL_CONTROL:inst51|IO_DATA_INT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.582 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[3] {} VEL_CONTROL:inst51|LATCH {} VEL_CONTROL:inst51|IO_DATA_INT[3] {} } { 0.000ns 1.091ns 1.040ns 0.837ns 1.498ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.727 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.727 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 0.556 ns ACC_CLK_GEN:inst60\|clock_10Hz 3 REG LCFF_X64_Y19_N31 2 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_10Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.000 ns) 1.146 ns ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl 4 COMB CLKCTRL_G5 124 " "Info: 4: + IC(0.590 ns) + CELL(0.000 ns) = 1.146 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.727 ns TIMER:inst20\|COUNT\[0\] 5 REG LCFF_X30_Y15_N1 4 " "Info: 5: + IC(1.044 ns) + CELL(0.537 ns) = 2.727 ns; Loc. = LCFF_X30_Y15_N1; Fanout = 4; REG Node = 'TIMER:inst20\|COUNT\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[0] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.04 % ) " "Info: Total cell delay = 1.324 ns ( 26.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.761 ns ( 73.96 % ) " "Info: Total interconnect delay = 3.761 ns ( 73.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[0] {} } { 0.000ns 1.091ns 1.036ns 0.590ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.582 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[3] VEL_CONTROL:inst51|LATCH VEL_CONTROL:inst51|IO_DATA_INT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.582 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[3] {} VEL_CONTROL:inst51|LATCH {} VEL_CONTROL:inst51|IO_DATA_INT[3] {} } { 0.000ns 1.091ns 1.040ns 0.837ns 1.498ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[0] {} } { 0.000ns 1.091ns 1.036ns 0.590ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "TIMER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/TIMER.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.582 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[3] VEL_CONTROL:inst51|LATCH VEL_CONTROL:inst51|IO_DATA_INT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.582 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[3] {} VEL_CONTROL:inst51|LATCH {} VEL_CONTROL:inst51|IO_DATA_INT[3] {} } { 0.000ns 1.091ns 1.040ns 0.837ns 1.498ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[0] {} } { 0.000ns 1.091ns 1.036ns 0.590ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.737 ns - Longest register register " "Info: - Longest register to register delay is 9.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst20\|COUNT\[0\] 1 REG LCFF_X30_Y15_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y15_N1; Fanout = 4; REG Node = 'TIMER:inst20\|COUNT\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMER:inst20|COUNT[0] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.275 ns) 1.092 ns I2C_INTERFACE:inst16\|inst1\[0\]~82 2 COMB LCCOMB_X31_Y13_N20 1 " "Info: 2: + IC(0.817 ns) + CELL(0.275 ns) = 1.092 ns; Loc. = LCCOMB_X31_Y13_N20; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[0\]~82'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { TIMER:inst20|COUNT[0] I2C_INTERFACE:inst16|inst1[0]~82 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.275 ns) 2.540 ns I2C_INTERFACE:inst16\|inst1\[0\]~93 3 COMB LCCOMB_X36_Y14_N16 16 " "Info: 3: + IC(1.173 ns) + CELL(0.275 ns) = 2.540 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 16; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[0\]~93'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { I2C_INTERFACE:inst16|inst1[0]~82 I2C_INTERFACE:inst16|inst1[0]~93 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.762 ns) + CELL(0.150 ns) 5.452 ns VEL_CONTROL:inst51\|Equal2~0 4 COMB LCCOMB_X47_Y23_N28 1 " "Info: 4: + IC(2.762 ns) + CELL(0.150 ns) = 5.452 ns; Loc. = LCCOMB_X47_Y23_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { I2C_INTERFACE:inst16|inst1[0]~93 VEL_CONTROL:inst51|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1879 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.419 ns) 6.115 ns VEL_CONTROL:inst51\|process_0~0 5 COMB LCCOMB_X47_Y23_N24 1 " "Info: 5: + IC(0.244 ns) + CELL(0.419 ns) = 6.115 ns; Loc. = LCCOMB_X47_Y23_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|process_0~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { VEL_CONTROL:inst51|Equal2~0 VEL_CONTROL:inst51|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 6.641 ns VEL_CONTROL:inst51\|process_0~1 6 COMB LCCOMB_X47_Y23_N22 10 " "Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 6.641 ns; Loc. = LCCOMB_X47_Y23_N22; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51\|process_0~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { VEL_CONTROL:inst51|process_0~0 VEL_CONTROL:inst51|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.150 ns) 7.530 ns VEL_CONTROL:inst51\|IO_DATA_INT~6 7 COMB LCCOMB_X47_Y23_N14 2 " "Info: 7: + IC(0.739 ns) + CELL(0.150 ns) = 7.530 ns; Loc. = LCCOMB_X47_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|IO_DATA_INT~6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { VEL_CONTROL:inst51|process_0~1 VEL_CONTROL:inst51|IO_DATA_INT~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.366 ns) 9.737 ns VEL_CONTROL:inst51\|IO_DATA_INT\[3\] 8 REG LCFF_X35_Y27_N9 3 " "Info: 8: + IC(1.841 ns) + CELL(0.366 ns) = 9.737 ns; Loc. = LCFF_X35_Y27_N9; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|IO_DATA_INT\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { VEL_CONTROL:inst51|IO_DATA_INT~6 VEL_CONTROL:inst51|IO_DATA_INT[3] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.910 ns ( 19.62 % ) " "Info: Total cell delay = 1.910 ns ( 19.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.827 ns ( 80.38 % ) " "Info: Total interconnect delay = 7.827 ns ( 80.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.737 ns" { TIMER:inst20|COUNT[0] I2C_INTERFACE:inst16|inst1[0]~82 I2C_INTERFACE:inst16|inst1[0]~93 VEL_CONTROL:inst51|Equal2~0 VEL_CONTROL:inst51|process_0~0 VEL_CONTROL:inst51|process_0~1 VEL_CONTROL:inst51|IO_DATA_INT~6 VEL_CONTROL:inst51|IO_DATA_INT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "9.737 ns" { TIMER:inst20|COUNT[0] {} I2C_INTERFACE:inst16|inst1[0]~82 {} I2C_INTERFACE:inst16|inst1[0]~93 {} VEL_CONTROL:inst51|Equal2~0 {} VEL_CONTROL:inst51|process_0~0 {} VEL_CONTROL:inst51|process_0~1 {} VEL_CONTROL:inst51|IO_DATA_INT~6 {} VEL_CONTROL:inst51|IO_DATA_INT[3] {} } { 0.000ns 0.817ns 1.173ns 2.762ns 0.244ns 0.251ns 0.739ns 1.841ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.419ns 0.275ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.582 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[3] VEL_CONTROL:inst51|LATCH VEL_CONTROL:inst51|IO_DATA_INT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.582 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[3] {} VEL_CONTROL:inst51|LATCH {} VEL_CONTROL:inst51|IO_DATA_INT[3] {} } { 0.000ns 1.091ns 1.040ns 0.837ns 1.498ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[0] {} } { 0.000ns 1.091ns 1.036ns 0.590ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.737 ns" { TIMER:inst20|COUNT[0] I2C_INTERFACE:inst16|inst1[0]~82 I2C_INTERFACE:inst16|inst1[0]~93 VEL_CONTROL:inst51|Equal2~0 VEL_CONTROL:inst51|process_0~0 VEL_CONTROL:inst51|process_0~1 VEL_CONTROL:inst51|IO_DATA_INT~6 VEL_CONTROL:inst51|IO_DATA_INT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "9.737 ns" { TIMER:inst20|COUNT[0] {} I2C_INTERFACE:inst16|inst1[0]~82 {} I2C_INTERFACE:inst16|inst1[0]~93 {} VEL_CONTROL:inst51|Equal2~0 {} VEL_CONTROL:inst51|process_0~0 {} VEL_CONTROL:inst51|process_0~1 {} VEL_CONTROL:inst51|IO_DATA_INT~6 {} VEL_CONTROL:inst51|IO_DATA_INT[3] {} } { 0.000ns 0.817ns 1.173ns 2.762ns 0.244ns 0.251ns 0.739ns 1.841ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.419ns 0.275ns 0.150ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register VEL_CONTROL:inst51\|POSITION_INT\[0\] register VEL_CONTROL:inst51\|MOTOR_CMD\[11\] -6.792 ns " "Info: Slack time is -6.792 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"VEL_CONTROL:inst51\|POSITION_INT\[0\]\" and destination register \"VEL_CONTROL:inst51\|MOTOR_CMD\[11\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "18.66 MHz 53.584 ns " "Info: Fmax is 18.66 MHz (period= 53.584 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.812 ns + Largest register register " "Info: + Largest register to register requirement is 19.812 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.026 ns + Largest " "Info: + Largest clock skew is 0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.278 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.787 ns) 2.906 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y18_N1 4 " "Info: 3: + IC(1.028 ns) + CELL(0.787 ns) = 2.906 ns; Loc. = LCFF_X41_Y18_N1; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.000 ns) 4.711 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G6 410 " "Info: 4: + IC(1.805 ns) + CELL(0.000 ns) = 4.711 ns; Loc. = CLKCTRL_G6; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 6.278 ns VEL_CONTROL:inst51\|MOTOR_CMD\[11\] 5 REG LCFF_X43_Y16_N1 2 " "Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.278 ns; Loc. = LCFF_X43_Y16_N1; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[11] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.09 % ) " "Info: Total cell delay = 1.324 ns ( 21.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.954 ns ( 78.91 % ) " "Info: Total interconnect delay = 4.954 ns ( 78.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[11] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.030ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 6.252 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 6.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.787 ns) 2.906 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y18_N1 4 " "Info: 3: + IC(1.028 ns) + CELL(0.787 ns) = 2.906 ns; Loc. = LCFF_X41_Y18_N1; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.000 ns) 4.711 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G6 410 " "Info: 4: + IC(1.805 ns) + CELL(0.000 ns) = 4.711 ns; Loc. = CLKCTRL_G6; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 6.252 ns VEL_CONTROL:inst51\|POSITION_INT\[0\] 5 REG LCFF_X38_Y21_N3 3 " "Info: 5: + IC(1.004 ns) + CELL(0.537 ns) = 6.252 ns; Loc. = LCFF_X38_Y21_N3; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|POSITION_INT\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.18 % ) " "Info: Total cell delay = 1.324 ns ( 21.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.928 ns ( 78.82 % ) " "Info: Total interconnect delay = 4.928 ns ( 78.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.252 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.004ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[11] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.030ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.252 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.004ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[11] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.030ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.252 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.004ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.604 ns - Longest register register " "Info: - Longest register to register delay is 26.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|POSITION_INT\[0\] 1 REG LCFF_X38_Y21_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y21_N3; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|POSITION_INT\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.393 ns) 1.198 ns VEL_CONTROL:inst51\|Add3~1 2 COMB LCCOMB_X38_Y23_N0 2 " "Info: 2: + IC(0.805 ns) + CELL(0.393 ns) = 1.198 ns; Loc. = LCCOMB_X38_Y23_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { VEL_CONTROL:inst51|POSITION_INT[0] VEL_CONTROL:inst51|Add3~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.269 ns VEL_CONTROL:inst51\|Add3~3 3 COMB LCCOMB_X38_Y23_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.269 ns; Loc. = LCCOMB_X38_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~1 VEL_CONTROL:inst51|Add3~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.340 ns VEL_CONTROL:inst51\|Add3~5 4 COMB LCCOMB_X38_Y23_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.340 ns; Loc. = LCCOMB_X38_Y23_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.411 ns VEL_CONTROL:inst51\|Add3~7 5 COMB LCCOMB_X38_Y23_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.411 ns; Loc. = LCCOMB_X38_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~5 VEL_CONTROL:inst51|Add3~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.482 ns VEL_CONTROL:inst51\|Add3~9 6 COMB LCCOMB_X38_Y23_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.482 ns; Loc. = LCCOMB_X38_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~7 VEL_CONTROL:inst51|Add3~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.553 ns VEL_CONTROL:inst51\|Add3~11 7 COMB LCCOMB_X38_Y23_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.553 ns; Loc. = LCCOMB_X38_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~9 VEL_CONTROL:inst51|Add3~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.624 ns VEL_CONTROL:inst51\|Add3~13 8 COMB LCCOMB_X38_Y23_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.624 ns; Loc. = LCCOMB_X38_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~11 VEL_CONTROL:inst51|Add3~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.783 ns VEL_CONTROL:inst51\|Add3~15 9 COMB LCCOMB_X38_Y23_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.783 ns; Loc. = LCCOMB_X38_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add3~13 VEL_CONTROL:inst51|Add3~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.854 ns VEL_CONTROL:inst51\|Add3~17 10 COMB LCCOMB_X38_Y23_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.854 ns; Loc. = LCCOMB_X38_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~15 VEL_CONTROL:inst51|Add3~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.925 ns VEL_CONTROL:inst51\|Add3~19 11 COMB LCCOMB_X38_Y23_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.925 ns; Loc. = LCCOMB_X38_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~17 VEL_CONTROL:inst51|Add3~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.996 ns VEL_CONTROL:inst51\|Add3~21 12 COMB LCCOMB_X38_Y23_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.996 ns; Loc. = LCCOMB_X38_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~19 VEL_CONTROL:inst51|Add3~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.067 ns VEL_CONTROL:inst51\|Add3~23 13 COMB LCCOMB_X38_Y23_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.067 ns; Loc. = LCCOMB_X38_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~21 VEL_CONTROL:inst51|Add3~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.138 ns VEL_CONTROL:inst51\|Add3~25 14 COMB LCCOMB_X38_Y23_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.138 ns; Loc. = LCCOMB_X38_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~23 VEL_CONTROL:inst51|Add3~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.209 ns VEL_CONTROL:inst51\|Add3~27 15 COMB LCCOMB_X38_Y23_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.209 ns; Loc. = LCCOMB_X38_Y23_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~25 VEL_CONTROL:inst51|Add3~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.280 ns VEL_CONTROL:inst51\|Add3~29 16 COMB LCCOMB_X38_Y23_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.280 ns; Loc. = LCCOMB_X38_Y23_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~27 VEL_CONTROL:inst51|Add3~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.426 ns VEL_CONTROL:inst51\|Add3~31 17 COMB LCCOMB_X38_Y23_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.426 ns; Loc. = LCCOMB_X38_Y23_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add3~29 VEL_CONTROL:inst51|Add3~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.497 ns VEL_CONTROL:inst51\|Add3~33 18 COMB LCCOMB_X38_Y22_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.497 ns; Loc. = LCCOMB_X38_Y22_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~31 VEL_CONTROL:inst51|Add3~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.568 ns VEL_CONTROL:inst51\|Add3~35 19 COMB LCCOMB_X38_Y22_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.568 ns; Loc. = LCCOMB_X38_Y22_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~33 VEL_CONTROL:inst51|Add3~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.639 ns VEL_CONTROL:inst51\|Add3~37 20 COMB LCCOMB_X38_Y22_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.639 ns; Loc. = LCCOMB_X38_Y22_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~35 VEL_CONTROL:inst51|Add3~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.710 ns VEL_CONTROL:inst51\|Add3~39 21 COMB LCCOMB_X38_Y22_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.710 ns; Loc. = LCCOMB_X38_Y22_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~37 VEL_CONTROL:inst51|Add3~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.781 ns VEL_CONTROL:inst51\|Add3~41 22 COMB LCCOMB_X38_Y22_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.781 ns; Loc. = LCCOMB_X38_Y22_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~39 VEL_CONTROL:inst51|Add3~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.852 ns VEL_CONTROL:inst51\|Add3~43 23 COMB LCCOMB_X38_Y22_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.852 ns; Loc. = LCCOMB_X38_Y22_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~41 VEL_CONTROL:inst51|Add3~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.923 ns VEL_CONTROL:inst51\|Add3~45 24 COMB LCCOMB_X38_Y22_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.923 ns; Loc. = LCCOMB_X38_Y22_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~43 VEL_CONTROL:inst51|Add3~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.082 ns VEL_CONTROL:inst51\|Add3~47 25 COMB LCCOMB_X38_Y22_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 3.082 ns; Loc. = LCCOMB_X38_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add3~45 VEL_CONTROL:inst51|Add3~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.153 ns VEL_CONTROL:inst51\|Add3~49 26 COMB LCCOMB_X38_Y22_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.153 ns; Loc. = LCCOMB_X38_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~47 VEL_CONTROL:inst51|Add3~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.224 ns VEL_CONTROL:inst51\|Add3~51 27 COMB LCCOMB_X38_Y22_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.224 ns; Loc. = LCCOMB_X38_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~49 VEL_CONTROL:inst51|Add3~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.295 ns VEL_CONTROL:inst51\|Add3~53 28 COMB LCCOMB_X38_Y22_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.295 ns; Loc. = LCCOMB_X38_Y22_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~51 VEL_CONTROL:inst51|Add3~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.705 ns VEL_CONTROL:inst51\|Add3~54 29 COMB LCCOMB_X38_Y22_N22 6 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 3.705 ns; Loc. = LCCOMB_X38_Y22_N22; Fanout = 6; COMB Node = 'VEL_CONTROL:inst51\|Add3~54'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add3~53 VEL_CONTROL:inst51|Add3~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.393 ns) 4.778 ns VEL_CONTROL:inst51\|Add4~55 30 COMB LCCOMB_X37_Y22_N22 2 " "Info: 30: + IC(0.680 ns) + CELL(0.393 ns) = 4.778 ns; Loc. = LCCOMB_X37_Y22_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~55'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { VEL_CONTROL:inst51|Add3~54 VEL_CONTROL:inst51|Add4~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.849 ns VEL_CONTROL:inst51\|Add4~57 31 COMB LCCOMB_X37_Y22_N24 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.849 ns; Loc. = LCCOMB_X37_Y22_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~57'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.259 ns VEL_CONTROL:inst51\|Add4~58 32 COMB LCCOMB_X37_Y22_N26 16 " "Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 5.259 ns; Loc. = LCCOMB_X37_Y22_N26; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51\|Add4~58'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.275 ns) 6.230 ns VEL_CONTROL:inst51\|VEL_ERR~8 33 COMB LCCOMB_X36_Y22_N0 1 " "Info: 33: + IC(0.696 ns) + CELL(0.275 ns) = 6.230 ns; Loc. = LCCOMB_X36_Y22_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~8'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { VEL_CONTROL:inst51|Add4~58 VEL_CONTROL:inst51|VEL_ERR~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 6.620 ns VEL_CONTROL:inst51\|VEL_ERR~9 34 COMB LCCOMB_X36_Y22_N2 29 " "Info: 34: + IC(0.240 ns) + CELL(0.150 ns) = 6.620 ns; Loc. = LCCOMB_X36_Y22_N2; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.275 ns) 7.759 ns VEL_CONTROL:inst51\|VEL_ERR~31 35 COMB LCCOMB_X37_Y21_N14 2 " "Info: 35: + IC(0.864 ns) + CELL(0.275 ns) = 7.759 ns; Loc. = LCCOMB_X37_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.393 ns) 8.553 ns VEL_CONTROL:inst51\|Add6~1 36 COMB LCCOMB_X36_Y21_N0 2 " "Info: 36: + IC(0.401 ns) + CELL(0.393 ns) = 8.553 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { VEL_CONTROL:inst51|VEL_ERR~31 VEL_CONTROL:inst51|Add6~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.624 ns VEL_CONTROL:inst51\|Add6~3 37 COMB LCCOMB_X36_Y21_N2 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 8.624 ns; Loc. = LCCOMB_X36_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~1 VEL_CONTROL:inst51|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.695 ns VEL_CONTROL:inst51\|Add6~5 38 COMB LCCOMB_X36_Y21_N4 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.695 ns; Loc. = LCCOMB_X36_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.766 ns VEL_CONTROL:inst51\|Add6~7 39 COMB LCCOMB_X36_Y21_N6 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.766 ns; Loc. = LCCOMB_X36_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.837 ns VEL_CONTROL:inst51\|Add6~9 40 COMB LCCOMB_X36_Y21_N8 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 8.837 ns; Loc. = LCCOMB_X36_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.908 ns VEL_CONTROL:inst51\|Add6~11 41 COMB LCCOMB_X36_Y21_N10 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 8.908 ns; Loc. = LCCOMB_X36_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.979 ns VEL_CONTROL:inst51\|Add6~13 42 COMB LCCOMB_X36_Y21_N12 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 8.979 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.138 ns VEL_CONTROL:inst51\|Add6~15 43 COMB LCCOMB_X36_Y21_N14 2 " "Info: 43: + IC(0.000 ns) + CELL(0.159 ns) = 9.138 ns; Loc. = LCCOMB_X36_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.209 ns VEL_CONTROL:inst51\|Add6~17 44 COMB LCCOMB_X36_Y21_N16 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.209 ns; Loc. = LCCOMB_X36_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.280 ns VEL_CONTROL:inst51\|Add6~19 45 COMB LCCOMB_X36_Y21_N18 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.280 ns; Loc. = LCCOMB_X36_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.351 ns VEL_CONTROL:inst51\|Add6~21 46 COMB LCCOMB_X36_Y21_N20 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.351 ns; Loc. = LCCOMB_X36_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.422 ns VEL_CONTROL:inst51\|Add6~23 47 COMB LCCOMB_X36_Y21_N22 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.422 ns; Loc. = LCCOMB_X36_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.493 ns VEL_CONTROL:inst51\|Add6~25 48 COMB LCCOMB_X36_Y21_N24 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 9.493 ns; Loc. = LCCOMB_X36_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.564 ns VEL_CONTROL:inst51\|Add6~27 49 COMB LCCOMB_X36_Y21_N26 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 9.564 ns; Loc. = LCCOMB_X36_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.635 ns VEL_CONTROL:inst51\|Add6~29 50 COMB LCCOMB_X36_Y21_N28 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 9.635 ns; Loc. = LCCOMB_X36_Y21_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 9.781 ns VEL_CONTROL:inst51\|Add6~31 51 COMB LCCOMB_X36_Y21_N30 2 " "Info: 51: + IC(0.000 ns) + CELL(0.146 ns) = 9.781 ns; Loc. = LCCOMB_X36_Y21_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.852 ns VEL_CONTROL:inst51\|Add6~33 52 COMB LCCOMB_X36_Y20_N0 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 9.852 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.923 ns VEL_CONTROL:inst51\|Add6~35 53 COMB LCCOMB_X36_Y20_N2 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 9.923 ns; Loc. = LCCOMB_X36_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.994 ns VEL_CONTROL:inst51\|Add6~37 54 COMB LCCOMB_X36_Y20_N4 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 9.994 ns; Loc. = LCCOMB_X36_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.065 ns VEL_CONTROL:inst51\|Add6~39 55 COMB LCCOMB_X36_Y20_N6 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 10.065 ns; Loc. = LCCOMB_X36_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.136 ns VEL_CONTROL:inst51\|Add6~41 56 COMB LCCOMB_X36_Y20_N8 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 10.136 ns; Loc. = LCCOMB_X36_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.207 ns VEL_CONTROL:inst51\|Add6~43 57 COMB LCCOMB_X36_Y20_N10 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 10.207 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.278 ns VEL_CONTROL:inst51\|Add6~45 58 COMB LCCOMB_X36_Y20_N12 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 10.278 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.437 ns VEL_CONTROL:inst51\|Add6~47 59 COMB LCCOMB_X36_Y20_N14 2 " "Info: 59: + IC(0.000 ns) + CELL(0.159 ns) = 10.437 ns; Loc. = LCCOMB_X36_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.508 ns VEL_CONTROL:inst51\|Add6~49 60 COMB LCCOMB_X36_Y20_N16 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 10.508 ns; Loc. = LCCOMB_X36_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.579 ns VEL_CONTROL:inst51\|Add6~51 61 COMB LCCOMB_X36_Y20_N18 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 10.579 ns; Loc. = LCCOMB_X36_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.650 ns VEL_CONTROL:inst51\|Add6~53 62 COMB LCCOMB_X36_Y20_N20 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 10.650 ns; Loc. = LCCOMB_X36_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.060 ns VEL_CONTROL:inst51\|Add6~54 63 COMB LCCOMB_X36_Y20_N22 3 " "Info: 63: + IC(0.000 ns) + CELL(0.410 ns) = 11.060 ns; Loc. = LCCOMB_X36_Y20_N22; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add6~54'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.438 ns) 12.199 ns VEL_CONTROL:inst51\|LessThan6~4 64 COMB LCCOMB_X37_Y20_N0 1 " "Info: 64: + IC(0.701 ns) + CELL(0.438 ns) = 12.199 ns; Loc. = LCCOMB_X37_Y20_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { VEL_CONTROL:inst51|Add6~54 VEL_CONTROL:inst51|LessThan6~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 12.594 ns VEL_CONTROL:inst51\|LessThan6~5 65 COMB LCCOMB_X37_Y20_N2 18 " "Info: 65: + IC(0.245 ns) + CELL(0.150 ns) = 12.594 ns; Loc. = LCCOMB_X37_Y20_N2; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.420 ns) 13.291 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~30 66 COMB LCCOMB_X37_Y20_N30 16 " "Info: 66: + IC(0.277 ns) + CELL(0.420 ns) = 13.291 ns; Loc. = LCCOMB_X37_Y20_N30; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~30'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.275 ns) 14.076 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~38 67 COMB LCCOMB_X38_Y20_N16 16 " "Info: 67: + IC(0.510 ns) + CELL(0.275 ns) = 14.076 ns; Loc. = LCCOMB_X38_Y20_N16; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~38'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~30 VEL_CONTROL:inst51|CUM_VEL_ERR~38 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(2.663 ns) 17.168 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6 68 COMB DSPMULT_X39_Y20_N0 1 " "Info: 68: + IC(0.429 ns) + CELL(2.663 ns) = 17.168 ns; Loc. = DSPMULT_X39_Y20_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~38 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 17.392 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6 69 COMB DSPOUT_X39_Y20_N2 2 " "Info: 69: + IC(0.000 ns) + CELL(0.224 ns) = 17.392 ns; Loc. = DSPOUT_X39_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.393 ns) 18.709 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1 70 COMB LCCOMB_X41_Y18_N16 2 " "Info: 70: + IC(0.924 ns) + CELL(0.393 ns) = 18.709 ns; Loc. = LCCOMB_X41_Y18_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.780 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~3 71 COMB LCCOMB_X41_Y18_N18 2 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 18.780 ns; Loc. = LCCOMB_X41_Y18_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.190 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~4 72 COMB LCCOMB_X41_Y18_N20 2 " "Info: 72: + IC(0.000 ns) + CELL(0.410 ns) = 19.190 ns; Loc. = LCCOMB_X41_Y18_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.393 ns) 20.256 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~17 73 COMB LCCOMB_X40_Y18_N18 2 " "Info: 73: + IC(0.673 ns) + CELL(0.393 ns) = 20.256 ns; Loc. = LCCOMB_X40_Y18_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.666 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~18 74 COMB LCCOMB_X40_Y18_N20 2 " "Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 20.666 ns; Loc. = LCCOMB_X40_Y18_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~18'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.393 ns) 21.814 ns VEL_CONTROL:inst51\|Add10~51 75 COMB LCCOMB_X40_Y15_N20 2 " "Info: 75: + IC(0.755 ns) + CELL(0.393 ns) = 21.814 ns; Loc. = LCCOMB_X40_Y15_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 VEL_CONTROL:inst51|Add10~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 22.224 ns VEL_CONTROL:inst51\|Add10~52 76 COMB LCCOMB_X40_Y15_N22 2 " "Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 22.224 ns; Loc. = LCCOMB_X40_Y15_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~52'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add10~51 VEL_CONTROL:inst51|Add10~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.393 ns) 23.050 ns VEL_CONTROL:inst51\|Add11~53 77 COMB LCCOMB_X41_Y15_N22 2 " "Info: 77: + IC(0.433 ns) + CELL(0.393 ns) = 23.050 ns; Loc. = LCCOMB_X41_Y15_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { VEL_CONTROL:inst51|Add10~52 VEL_CONTROL:inst51|Add11~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.460 ns VEL_CONTROL:inst51\|Add11~54 78 COMB LCCOMB_X41_Y15_N24 3 " "Info: 78: + IC(0.000 ns) + CELL(0.410 ns) = 23.460 ns; Loc. = LCCOMB_X41_Y15_N24; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add11~54'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.393 ns) 24.335 ns VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~25 79 COMB LCCOMB_X42_Y15_N14 1 " "Info: 79: + IC(0.482 ns) + CELL(0.393 ns) = 24.335 ns; Loc. = LCCOMB_X42_Y15_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { VEL_CONTROL:inst51|Add11~54 VEL_CONTROL:inst51|MOTOR_CMD[8]~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 24.862 ns VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~26 80 COMB LCCOMB_X42_Y15_N0 9 " "Info: 80: + IC(0.252 ns) + CELL(0.275 ns) = 24.862 ns; Loc. = LCCOMB_X42_Y15_N0; Fanout = 9; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~26'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { VEL_CONTROL:inst51|MOTOR_CMD[8]~25 VEL_CONTROL:inst51|MOTOR_CMD[8]~26 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.420 ns) 25.549 ns VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~27 81 COMB LCCOMB_X42_Y15_N22 17 " "Info: 81: + IC(0.267 ns) + CELL(0.420 ns) = 25.549 ns; Loc. = LCCOMB_X42_Y15_N22; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { VEL_CONTROL:inst51|MOTOR_CMD[8]~26 VEL_CONTROL:inst51|MOTOR_CMD[8]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.150 ns) 26.520 ns VEL_CONTROL:inst51\|MOTOR_CMD\[11\]~13 82 COMB LCCOMB_X43_Y16_N0 1 " "Info: 82: + IC(0.821 ns) + CELL(0.150 ns) = 26.520 ns; Loc. = LCCOMB_X43_Y16_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[11\]~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { VEL_CONTROL:inst51|MOTOR_CMD[8]~27 VEL_CONTROL:inst51|MOTOR_CMD[11]~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 26.604 ns VEL_CONTROL:inst51\|MOTOR_CMD\[11\] 83 REG LCFF_X43_Y16_N1 2 " "Info: 83: + IC(0.000 ns) + CELL(0.084 ns) = 26.604 ns; Loc. = LCFF_X43_Y16_N1; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|MOTOR_CMD[11]~13 VEL_CONTROL:inst51|MOTOR_CMD[11] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.149 ns ( 60.70 % ) " "Info: Total cell delay = 16.149 ns ( 60.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.455 ns ( 39.30 % ) " "Info: Total interconnect delay = 10.455 ns ( 39.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.604 ns" { VEL_CONTROL:inst51|POSITION_INT[0] VEL_CONTROL:inst51|Add3~1 VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~5 VEL_CONTROL:inst51|Add3~7 VEL_CONTROL:inst51|Add3~9 VEL_CONTROL:inst51|Add3~11 VEL_CONTROL:inst51|Add3~13 VEL_CONTROL:inst51|Add3~15 VEL_CONTROL:inst51|Add3~17 VEL_CONTROL:inst51|Add3~19 VEL_CONTROL:inst51|Add3~21 VEL_CONTROL:inst51|Add3~23 VEL_CONTROL:inst51|Add3~25 VEL_CONTROL:inst51|Add3~27 VEL_CONTROL:inst51|Add3~29 VEL_CONTROL:inst51|Add3~31 VEL_CONTROL:inst51|Add3~33 VEL_CONTROL:inst51|Add3~35 VEL_CONTROL:inst51|Add3~37 VEL_CONTROL:inst51|Add3~39 VEL_CONTROL:inst51|Add3~41 VEL_CONTROL:inst51|Add3~43 VEL_CONTROL:inst51|Add3~45 VEL_CONTROL:inst51|Add3~47 VEL_CONTROL:inst51|Add3~49 VEL_CONTROL:inst51|Add3~51 VEL_CONTROL:inst51|Add3~53 VEL_CONTROL:inst51|Add3~54 VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~58 VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~31 VEL_CONTROL:inst51|Add6~1 VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~54 VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~30 VEL_CONTROL:inst51|CUM_VEL_ERR~38 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 VEL_CONTROL:inst51|Add10~51 VEL_CONTROL:inst51|Add10~52 VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~54 VEL_CONTROL:inst51|MOTOR_CMD[8]~25 VEL_CONTROL:inst51|MOTOR_CMD[8]~26 VEL_CONTROL:inst51|MOTOR_CMD[8]~27 VEL_CONTROL:inst51|MOTOR_CMD[11]~13 VEL_CONTROL:inst51|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "26.604 ns" { VEL_CONTROL:inst51|POSITION_INT[0] {} VEL_CONTROL:inst51|Add3~1 {} VEL_CONTROL:inst51|Add3~3 {} VEL_CONTROL:inst51|Add3~5 {} VEL_CONTROL:inst51|Add3~7 {} VEL_CONTROL:inst51|Add3~9 {} VEL_CONTROL:inst51|Add3~11 {} VEL_CONTROL:inst51|Add3~13 {} VEL_CONTROL:inst51|Add3~15 {} VEL_CONTROL:inst51|Add3~17 {} VEL_CONTROL:inst51|Add3~19 {} VEL_CONTROL:inst51|Add3~21 {} VEL_CONTROL:inst51|Add3~23 {} VEL_CONTROL:inst51|Add3~25 {} VEL_CONTROL:inst51|Add3~27 {} VEL_CONTROL:inst51|Add3~29 {} VEL_CONTROL:inst51|Add3~31 {} VEL_CONTROL:inst51|Add3~33 {} VEL_CONTROL:inst51|Add3~35 {} VEL_CONTROL:inst51|Add3~37 {} VEL_CONTROL:inst51|Add3~39 {} VEL_CONTROL:inst51|Add3~41 {} VEL_CONTROL:inst51|Add3~43 {} VEL_CONTROL:inst51|Add3~45 {} VEL_CONTROL:inst51|Add3~47 {} VEL_CONTROL:inst51|Add3~49 {} VEL_CONTROL:inst51|Add3~51 {} VEL_CONTROL:inst51|Add3~53 {} VEL_CONTROL:inst51|Add3~54 {} VEL_CONTROL:inst51|Add4~55 {} VEL_CONTROL:inst51|Add4~57 {} VEL_CONTROL:inst51|Add4~58 {} VEL_CONTROL:inst51|VEL_ERR~8 {} VEL_CONTROL:inst51|VEL_ERR~9 {} VEL_CONTROL:inst51|VEL_ERR~31 {} VEL_CONTROL:inst51|Add6~1 {} VEL_CONTROL:inst51|Add6~3 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~53 {} VEL_CONTROL:inst51|Add6~54 {} VEL_CONTROL:inst51|LessThan6~4 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~30 {} VEL_CONTROL:inst51|CUM_VEL_ERR~38 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 {} VEL_CONTROL:inst51|Add10~51 {} VEL_CONTROL:inst51|Add10~52 {} VEL_CONTROL:inst51|Add11~53 {} VEL_CONTROL:inst51|Add11~54 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~25 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~26 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[11]~13 {} VEL_CONTROL:inst51|MOTOR_CMD[11] {} } { 0.000ns 0.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.680ns 0.000ns 0.000ns 0.696ns 0.240ns 0.864ns 0.401ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.701ns 0.245ns 0.277ns 0.510ns 0.429ns 0.000ns 0.924ns 0.000ns 0.000ns 0.673ns 0.000ns 0.755ns 0.000ns 0.433ns 0.000ns 0.482ns 0.252ns 0.267ns 0.821ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.420ns 0.275ns 2.663ns 0.224ns 0.393ns 0.071ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.275ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[11] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.030ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.252 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.004ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.604 ns" { VEL_CONTROL:inst51|POSITION_INT[0] VEL_CONTROL:inst51|Add3~1 VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~5 VEL_CONTROL:inst51|Add3~7 VEL_CONTROL:inst51|Add3~9 VEL_CONTROL:inst51|Add3~11 VEL_CONTROL:inst51|Add3~13 VEL_CONTROL:inst51|Add3~15 VEL_CONTROL:inst51|Add3~17 VEL_CONTROL:inst51|Add3~19 VEL_CONTROL:inst51|Add3~21 VEL_CONTROL:inst51|Add3~23 VEL_CONTROL:inst51|Add3~25 VEL_CONTROL:inst51|Add3~27 VEL_CONTROL:inst51|Add3~29 VEL_CONTROL:inst51|Add3~31 VEL_CONTROL:inst51|Add3~33 VEL_CONTROL:inst51|Add3~35 VEL_CONTROL:inst51|Add3~37 VEL_CONTROL:inst51|Add3~39 VEL_CONTROL:inst51|Add3~41 VEL_CONTROL:inst51|Add3~43 VEL_CONTROL:inst51|Add3~45 VEL_CONTROL:inst51|Add3~47 VEL_CONTROL:inst51|Add3~49 VEL_CONTROL:inst51|Add3~51 VEL_CONTROL:inst51|Add3~53 VEL_CONTROL:inst51|Add3~54 VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~58 VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~31 VEL_CONTROL:inst51|Add6~1 VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~54 VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~30 VEL_CONTROL:inst51|CUM_VEL_ERR~38 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 VEL_CONTROL:inst51|Add10~51 VEL_CONTROL:inst51|Add10~52 VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~54 VEL_CONTROL:inst51|MOTOR_CMD[8]~25 VEL_CONTROL:inst51|MOTOR_CMD[8]~26 VEL_CONTROL:inst51|MOTOR_CMD[8]~27 VEL_CONTROL:inst51|MOTOR_CMD[11]~13 VEL_CONTROL:inst51|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "26.604 ns" { VEL_CONTROL:inst51|POSITION_INT[0] {} VEL_CONTROL:inst51|Add3~1 {} VEL_CONTROL:inst51|Add3~3 {} VEL_CONTROL:inst51|Add3~5 {} VEL_CONTROL:inst51|Add3~7 {} VEL_CONTROL:inst51|Add3~9 {} VEL_CONTROL:inst51|Add3~11 {} VEL_CONTROL:inst51|Add3~13 {} VEL_CONTROL:inst51|Add3~15 {} VEL_CONTROL:inst51|Add3~17 {} VEL_CONTROL:inst51|Add3~19 {} VEL_CONTROL:inst51|Add3~21 {} VEL_CONTROL:inst51|Add3~23 {} VEL_CONTROL:inst51|Add3~25 {} VEL_CONTROL:inst51|Add3~27 {} VEL_CONTROL:inst51|Add3~29 {} VEL_CONTROL:inst51|Add3~31 {} VEL_CONTROL:inst51|Add3~33 {} VEL_CONTROL:inst51|Add3~35 {} VEL_CONTROL:inst51|Add3~37 {} VEL_CONTROL:inst51|Add3~39 {} VEL_CONTROL:inst51|Add3~41 {} VEL_CONTROL:inst51|Add3~43 {} VEL_CONTROL:inst51|Add3~45 {} VEL_CONTROL:inst51|Add3~47 {} VEL_CONTROL:inst51|Add3~49 {} VEL_CONTROL:inst51|Add3~51 {} VEL_CONTROL:inst51|Add3~53 {} VEL_CONTROL:inst51|Add3~54 {} VEL_CONTROL:inst51|Add4~55 {} VEL_CONTROL:inst51|Add4~57 {} VEL_CONTROL:inst51|Add4~58 {} VEL_CONTROL:inst51|VEL_ERR~8 {} VEL_CONTROL:inst51|VEL_ERR~9 {} VEL_CONTROL:inst51|VEL_ERR~31 {} VEL_CONTROL:inst51|Add6~1 {} VEL_CONTROL:inst51|Add6~3 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~53 {} VEL_CONTROL:inst51|Add6~54 {} VEL_CONTROL:inst51|LessThan6~4 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~30 {} VEL_CONTROL:inst51|CUM_VEL_ERR~38 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 {} VEL_CONTROL:inst51|Add10~51 {} VEL_CONTROL:inst51|Add10~52 {} VEL_CONTROL:inst51|Add11~53 {} VEL_CONTROL:inst51|Add11~54 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~25 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~26 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[11]~13 {} VEL_CONTROL:inst51|MOTOR_CMD[11] {} } { 0.000ns 0.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.680ns 0.000ns 0.000ns 0.696ns 0.240ns 0.864ns 0.401ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.701ns 0.245ns 0.277ns 0.510ns 0.429ns 0.000ns 0.924ns 0.000ns 0.000ns 0.673ns 0.000ns 0.755ns 0.000ns 0.433ns 0.000ns 0.482ns 0.252ns 0.267ns 0.821ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.420ns 0.275ns 2.663ns 0.224ns 0.393ns 0.071ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.275ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' 1662 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' along 1662 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst51\|MOTOR_CMD\[12\] register VEL_CONTROL:inst51\|MOTOR_PHASE 278 ps " "Info: Slack time is 278 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst51\|MOTOR_CMD\[12\]\" and destination register \"VEL_CONTROL:inst51\|MOTOR_PHASE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.160 ns + Largest register register " "Info: + Largest register to register requirement is 6.160 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.626 ns + Largest " "Info: + Largest clock skew is -3.626 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 0.294 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 0.294 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 0.294 ns VEL_CONTROL:inst51\|MOTOR_PHASE 3 REG LCFF_X44_Y15_N5 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 0.294 ns; Loc. = LCFF_X44_Y15_N5; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.25 % ) " "Info: Total cell delay = 0.537 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 79.75 % ) " "Info: Total interconnect delay = 2.115 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.294 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.294 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 3.920 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 3.920 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.787 ns) 0.548 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y18_N1 4 " "Info: 3: + IC(1.028 ns) + CELL(0.787 ns) = 0.548 ns; Loc. = LCFF_X41_Y18_N1; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.000 ns) 2.353 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G6 410 " "Info: 4: + IC(1.805 ns) + CELL(0.000 ns) = 2.353 ns; Loc. = CLKCTRL_G6; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 3.920 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 5 REG LCFF_X43_Y16_N11 2 " "Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 3.920 ns; Loc. = LCFF_X43_Y16_N11; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.09 % ) " "Info: Total cell delay = 1.324 ns ( 21.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.954 ns ( 78.91 % ) " "Info: Total interconnect delay = 4.954 ns ( 78.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.920 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.030ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.294 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.294 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.920 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.030ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.294 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.294 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.920 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.030ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.882 ns - Longest register register " "Info: - Longest register to register delay is 5.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 1 REG LCFF_X43_Y16_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y16_N11; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.438 ns) 0.769 ns VEL_CONTROL:inst51\|WideOr0~2 2 COMB LCCOMB_X43_Y16_N22 1 " "Info: 2: + IC(0.331 ns) + CELL(0.438 ns) = 0.769 ns; Loc. = LCCOMB_X43_Y16_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] VEL_CONTROL:inst51|WideOr0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.438 ns) 1.952 ns VEL_CONTROL:inst51\|WideOr0~3 3 COMB LCCOMB_X43_Y15_N28 1 " "Info: 3: + IC(0.745 ns) + CELL(0.438 ns) = 1.952 ns; Loc. = LCCOMB_X43_Y15_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { VEL_CONTROL:inst51|WideOr0~2 VEL_CONTROL:inst51|WideOr0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 2.595 ns VEL_CONTROL:inst51\|Add12~1 4 COMB LCCOMB_X43_Y15_N0 2 " "Info: 4: + IC(0.250 ns) + CELL(0.393 ns) = 2.595 ns; Loc. = LCCOMB_X43_Y15_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.666 ns VEL_CONTROL:inst51\|Add12~3 5 COMB LCCOMB_X43_Y15_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.666 ns; Loc. = LCCOMB_X43_Y15_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.737 ns VEL_CONTROL:inst51\|Add12~5 6 COMB LCCOMB_X43_Y15_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.737 ns; Loc. = LCCOMB_X43_Y15_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.808 ns VEL_CONTROL:inst51\|Add12~7 7 COMB LCCOMB_X43_Y15_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.808 ns; Loc. = LCCOMB_X43_Y15_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.879 ns VEL_CONTROL:inst51\|Add12~9 8 COMB LCCOMB_X43_Y15_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.879 ns; Loc. = LCCOMB_X43_Y15_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.950 ns VEL_CONTROL:inst51\|Add12~11 9 COMB LCCOMB_X43_Y15_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.950 ns; Loc. = LCCOMB_X43_Y15_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.021 ns VEL_CONTROL:inst51\|Add12~13 10 COMB LCCOMB_X43_Y15_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.021 ns; Loc. = LCCOMB_X43_Y15_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.180 ns VEL_CONTROL:inst51\|Add12~15 11 COMB LCCOMB_X43_Y15_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 3.180 ns; Loc. = LCCOMB_X43_Y15_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.251 ns VEL_CONTROL:inst51\|Add12~17 12 COMB LCCOMB_X43_Y15_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.251 ns; Loc. = LCCOMB_X43_Y15_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~15 VEL_CONTROL:inst51|Add12~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.322 ns VEL_CONTROL:inst51\|Add12~19 13 COMB LCCOMB_X43_Y15_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.322 ns; Loc. = LCCOMB_X43_Y15_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~17 VEL_CONTROL:inst51|Add12~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.393 ns VEL_CONTROL:inst51\|Add12~21 14 COMB LCCOMB_X43_Y15_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.393 ns; Loc. = LCCOMB_X43_Y15_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~19 VEL_CONTROL:inst51|Add12~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.464 ns VEL_CONTROL:inst51\|Add12~23 15 COMB LCCOMB_X43_Y15_N22 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.464 ns; Loc. = LCCOMB_X43_Y15_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Add12~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~21 VEL_CONTROL:inst51|Add12~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.874 ns VEL_CONTROL:inst51\|Add12~24 16 COMB LCCOMB_X43_Y15_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 3.874 ns; Loc. = LCCOMB_X43_Y15_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~24'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add12~23 VEL_CONTROL:inst51|Add12~24 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.275 ns) 4.817 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0 17 COMB LCCOMB_X45_Y15_N4 1 " "Info: 17: + IC(0.668 ns) + CELL(0.275 ns) = 4.817 ns; Loc. = LCCOMB_X45_Y15_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { VEL_CONTROL:inst51|Add12~24 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.150 ns) 5.404 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4 18 COMB LCCOMB_X44_Y15_N30 1 " "Info: 18: + IC(0.437 ns) + CELL(0.150 ns) = 5.404 ns; Loc. = LCCOMB_X44_Y15_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 5.798 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb 19 COMB LCCOMB_X44_Y15_N4 1 " "Info: 19: + IC(0.244 ns) + CELL(0.150 ns) = 5.798 ns; Loc. = LCCOMB_X44_Y15_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cmpr_a2i.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.882 ns VEL_CONTROL:inst51\|MOTOR_PHASE 20 REG LCFF_X44_Y15_N5 1 " "Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 5.882 ns; Loc. = LCFF_X44_Y15_N5; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.207 ns ( 54.52 % ) " "Info: Total cell delay = 3.207 ns ( 54.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.675 ns ( 45.48 % ) " "Info: Total interconnect delay = 2.675 ns ( 45.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.882 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] VEL_CONTROL:inst51|WideOr0~2 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~15 VEL_CONTROL:inst51|Add12~17 VEL_CONTROL:inst51|Add12~19 VEL_CONTROL:inst51|Add12~21 VEL_CONTROL:inst51|Add12~23 VEL_CONTROL:inst51|Add12~24 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.882 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] {} VEL_CONTROL:inst51|WideOr0~2 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add12~1 {} VEL_CONTROL:inst51|Add12~3 {} VEL_CONTROL:inst51|Add12~5 {} VEL_CONTROL:inst51|Add12~7 {} VEL_CONTROL:inst51|Add12~9 {} VEL_CONTROL:inst51|Add12~11 {} VEL_CONTROL:inst51|Add12~13 {} VEL_CONTROL:inst51|Add12~15 {} VEL_CONTROL:inst51|Add12~17 {} VEL_CONTROL:inst51|Add12~19 {} VEL_CONTROL:inst51|Add12~21 {} VEL_CONTROL:inst51|Add12~23 {} VEL_CONTROL:inst51|Add12~24 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.331ns 0.745ns 0.250ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.668ns 0.437ns 0.244ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.294 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.294 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.920 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.030ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.882 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] VEL_CONTROL:inst51|WideOr0~2 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~15 VEL_CONTROL:inst51|Add12~17 VEL_CONTROL:inst51|Add12~19 VEL_CONTROL:inst51|Add12~21 VEL_CONTROL:inst51|Add12~23 VEL_CONTROL:inst51|Add12~24 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.882 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] {} VEL_CONTROL:inst51|WideOr0~2 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add12~1 {} VEL_CONTROL:inst51|Add12~3 {} VEL_CONTROL:inst51|Add12~5 {} VEL_CONTROL:inst51|Add12~7 {} VEL_CONTROL:inst51|Add12~9 {} VEL_CONTROL:inst51|Add12~11 {} VEL_CONTROL:inst51|Add12~13 {} VEL_CONTROL:inst51|Add12~15 {} VEL_CONTROL:inst51|Add12~17 {} VEL_CONTROL:inst51|Add12~19 {} VEL_CONTROL:inst51|Add12~21 {} VEL_CONTROL:inst51|Add12~23 {} VEL_CONTROL:inst51|Add12~24 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.331ns 0.745ns 0.250ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.668ns 0.437ns 0.244ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[17\] " "Info: No valid register-to-register data paths exist for clock \"SW\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_DACLR register memory DAC_BEEP:inst35\|phase\[4\] DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg2 260.01 MHz Internal " "Info: Clock \"AUD_DACLR\" Internal fmax is restricted to 260.01 MHz between source register \"DAC_BEEP:inst35\|phase\[4\]\" and destination memory \"DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg2\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.921 ns + Longest register memory " "Info: + Longest register to memory delay is 1.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|phase\[4\] 1 REG LCFF_X2_Y34_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N9; Fanout = 4; REG Node = 'DAC_BEEP:inst35\|phase\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|phase[4] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(0.142 ns) 1.921 ns DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg2 2 MEM M4K_X13_Y35 9 " "Info: 2: + IC(1.779 ns) + CELL(0.142 ns) = 1.921 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { DAC_BEEP:inst35|phase[4] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 7.39 % ) " "Info: Total cell delay = 0.142 ns ( 7.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.779 ns ( 92.61 % ) " "Info: Total interconnect delay = 1.779 ns ( 92.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { DAC_BEEP:inst35|phase[4] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.921 ns" { DAC_BEEP:inst35|phase[4] {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 1.779ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.952 ns - Smallest " "Info: - Smallest clock skew is 0.952 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR destination 3.343 ns + Shortest memory " "Info: + Shortest clock path from clock \"AUD_DACLR\" to destination memory is 3.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.661 ns) 3.343 ns DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg2 2 MEM M4K_X13_Y35 9 " "Info: 2: + IC(1.822 ns) + CELL(0.661 ns) = 3.343 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 45.50 % ) " "Info: Total cell delay = 1.521 ns ( 45.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 54.50 % ) " "Info: Total interconnect delay = 1.822 ns ( 54.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.860ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR source 2.391 ns - Longest register " "Info: - Longest clock path from clock \"AUD_DACLR\" to source register is 2.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 2.391 ns DAC_BEEP:inst35\|phase\[4\] 2 REG LCFF_X2_Y34_N9 4 " "Info: 2: + IC(0.994 ns) + CELL(0.537 ns) = 2.391 ns; Loc. = LCFF_X2_Y34_N9; Fanout = 4; REG Node = 'DAC_BEEP:inst35\|phase\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { AUD_DACLR DAC_BEEP:inst35|phase[4] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 58.43 % ) " "Info: Total cell delay = 1.397 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 41.57 % ) " "Info: Total interconnect delay = 0.994 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { AUD_DACLR DAC_BEEP:inst35|phase[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.391 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[4] {} } { 0.000ns 0.000ns 0.994ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { AUD_DACLR DAC_BEEP:inst35|phase[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.391 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[4] {} } { 0.000ns 0.000ns 0.994ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 71 -1 0 } } { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { DAC_BEEP:inst35|phase[4] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.921 ns" { DAC_BEEP:inst35|phase[4] {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 1.779ns } { 0.000ns 0.142ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { AUD_DACLR DAC_BEEP:inst35|phase[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.391 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[4] {} } { 0.000ns 0.000ns 0.994ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 {} } {  } {  } "" } } { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AUD_BCLK register DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[19\] register DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[20\] 415.45 MHz 2.407 ns Internal " "Info: Clock \"AUD_BCLK\" has Internal fmax of 415.45 MHz between source register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[19\]\" and destination register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[20\]\" (period= 2.407 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.197 ns + Longest register register " "Info: + Longest register to register delay is 2.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[19\] 1 REG LCFF_X2_Y35_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y35_N27; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[19\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.420 ns) 1.125 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~11 2 COMB LCCOMB_X5_Y35_N28 1 " "Info: 2: + IC(0.705 ns) + CELL(0.420 ns) = 1.125 ns; Loc. = LCCOMB_X5_Y35_N28; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~11 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DAC_BEEP.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.366 ns) 2.197 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[20\] 3 REG LCFF_X1_Y35_N13 1 " "Info: 3: + IC(0.706 ns) + CELL(0.366 ns) = 2.197 ns; Loc. = LCFF_X1_Y35_N13; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[20\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~11 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.786 ns ( 35.78 % ) " "Info: Total cell delay = 0.786 ns ( 35.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.411 ns ( 64.22 % ) " "Info: Total interconnect delay = 1.411 ns ( 64.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~11 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.197 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~11 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] {} } { 0.000ns 0.705ns 0.706ns } { 0.000ns 0.420ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK destination 2.362 ns + Shortest register " "Info: + Shortest clock path from clock \"AUD_BCLK\" to destination register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.537 ns) 2.362 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[20\] 2 REG LCFF_X1_Y35_N13 1 " "Info: 2: + IC(0.955 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X1_Y35_N13; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[20\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.57 % ) " "Info: Total cell delay = 1.407 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.955 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] {} } { 0.000ns 0.000ns 0.955ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK source 2.358 ns - Longest register " "Info: - Longest clock path from clock \"AUD_BCLK\" to source register is 2.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.537 ns) 2.358 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[19\] 2 REG LCFF_X2_Y35_N27 1 " "Info: 2: + IC(0.951 ns) + CELL(0.537 ns) = 2.358 ns; Loc. = LCFF_X2_Y35_N27; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[19\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.67 % ) " "Info: Total cell delay = 1.407 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.951 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.951 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] {} } { 0.000ns 0.000ns 0.951ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] {} } { 0.000ns 0.000ns 0.955ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] {} } { 0.000ns 0.000ns 0.951ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~11 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.197 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~11 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] {} } { 0.000ns 0.705ns 0.706ns } { 0.000ns 0.420ns 0.366ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] {} } { 0.000ns 0.000ns 0.955ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] {} } { 0.000ns 0.000ns 0.951ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 1 REG LCFF_X14_Y21_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y21_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2 2 COMB LCCOMB_X14_Y21_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X14_Y21_N22; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X14_Y21_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X14_Y21_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.632 ns + Longest register " "Info: + Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.632 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X14_Y21_N23 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X14_Y21_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.632 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.632 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X14_Y21_N23 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X14_Y21_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[1\] register UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[1\] -2.193 ns " "Info: Minimum slack time is -2.193 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[1\]\" and destination register \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.576 ns + Shortest register register " "Info: + Shortest register to register delay is 1.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[1\] 1 REG LCFF_X25_Y22_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y22_N3; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.420 ns) 1.492 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[1\]~8 2 COMB LCCOMB_X28_Y18_N16 1 " "Info: 2: + IC(1.072 ns) + CELL(0.420 ns) = 1.492 ns; Loc. = LCCOMB_X28_Y18_N16; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[1\]~8'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]~8 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.576 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X28_Y18_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.576 ns; Loc. = LCFF_X28_Y18_N17; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]~8 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.504 ns ( 31.98 % ) " "Info: Total cell delay = 0.504 ns ( 31.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 68.02 % ) " "Info: Total interconnect delay = 1.072 ns ( 68.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]~8 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.576 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]~8 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.072ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.769 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.769 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.753 ns + Smallest " "Info: + Smallest clock skew is 3.753 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.412 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 470 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.787 ns) 2.919 ns SCOMP:inst8\|STATE.EX_OUT2 3 REG LCFF_X29_Y17_N11 2 " "Info: 3: + IC(1.041 ns) + CELL(0.787 ns) = 2.919 ns; Loc. = LCFF_X29_Y17_N11; Fanout = 2; REG Node = 'SCOMP:inst8\|STATE.EX_OUT2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.419 ns) 3.831 ns IO_DECODER:inst24\|SONAR_EN~1 4 COMB LCCOMB_X29_Y17_N4 4 " "Info: 4: + IC(0.493 ns) + CELL(0.419 ns) = 3.831 ns; Loc. = LCCOMB_X29_Y17_N4; Fanout = 4; COMB Node = 'IO_DECODER:inst24\|SONAR_EN~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~1 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.150 ns) 4.455 ns IO_DECODER:inst24\|Equal17~0 5 COMB LCCOMB_X29_Y17_N28 16 " "Info: 5: + IC(0.474 ns) + CELL(0.150 ns) = 4.455 ns; Loc. = LCCOMB_X29_Y17_N28; Fanout = 16; COMB Node = 'IO_DECODER:inst24\|Equal17~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.150 ns) 5.607 ns UART_INTERFACE:inst1\|inst3 6 COMB LCCOMB_X28_Y18_N2 18 " "Info: 6: + IC(1.002 ns) + CELL(0.150 ns) = 5.607 ns; Loc. = LCCOMB_X28_Y18_N2; Fanout = 18; COMB Node = 'UART_INTERFACE:inst1\|inst3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.537 ns) 6.412 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[1\] 7 REG LCFF_X28_Y18_N17 1 " "Info: 7: + IC(0.268 ns) + CELL(0.537 ns) = 6.412 ns; Loc. = LCFF_X28_Y18_N17; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.043 ns ( 31.86 % ) " "Info: Total cell delay = 2.043 ns ( 31.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.369 ns ( 68.14 % ) " "Info: Total interconnect delay = 4.369 ns ( 68.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.412 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.412 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_OUT2 {} IO_DECODER:inst24|SONAR_EN~1 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.091ns 1.041ns 0.493ns 0.474ns 1.002ns 0.268ns } { 0.000ns 0.000ns 0.787ns 0.419ns 0.150ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.659 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 470 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.659 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[1\] 3 REG LCFF_X25_Y22_N3 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X25_Y22_N3; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.122 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.412 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.412 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_OUT2 {} IO_DECODER:inst24|SONAR_EN~1 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.091ns 1.041ns 0.493ns 0.474ns 1.002ns 0.268ns } { 0.000ns 0.000ns 0.787ns 0.419ns 0.150ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_adc.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.412 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.412 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_OUT2 {} IO_DECODER:inst24|SONAR_EN~1 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.091ns 1.041ns 0.493ns 0.474ns 1.002ns 0.268ns } { 0.000ns 0.000ns 0.787ns 0.419ns 0.150ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]~8 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.576 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]~8 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.072ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.412 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.412 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_OUT2 {} IO_DECODER:inst24|SONAR_EN~1 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.091ns 1.041ns 0.493ns 0.474ns 1.002ns 0.268ns } { 0.000ns 0.000ns 0.787ns 0.419ns 0.150ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk0 49 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk0 along 49 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[0\] register oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[0\] -2.185 ns " "Info: Minimum slack time is -2.185 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[0\]\" and destination register \"oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.093 ns + Shortest register register " "Info: + Shortest register to register delay is 1.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[0\] 1 REG LCFF_X5_Y29_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y29_N25; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] } "NODE_NAME" } } { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.366 ns) 1.093 ns oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[0\] 2 REG LCFF_X7_Y29_N17 2 " "Info: 2: + IC(0.727 ns) + CELL(0.366 ns) = 1.093 ns; Loc. = LCFF_X7_Y29_N17; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 33.49 % ) " "Info: Total cell delay = 0.366 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.727 ns ( 66.51 % ) " "Info: Total interconnect delay = 0.727 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.093 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] {} oneshot_i2c:inst18|i2c_master:inst|data_tx[0] {} } { 0.000ns 0.727ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.278 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.278 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.262 ns + Smallest " "Info: + Smallest clock skew is 3.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 8.519 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 8.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.787 ns) 2.920 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X31_Y33_N5 3 " "Info: 3: + IC(1.042 ns) + CELL(0.787 ns) = 2.920 ns; Loc. = LCFF_X31_Y33_N5; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.787 ns) 5.243 ns oneshot_i2c:inst18\|i2c_master:inst\|data_clk 4 REG LCFF_X7_Y29_N31 23 " "Info: 4: + IC(1.536 ns) + CELL(0.787 ns) = 5.243 ns; Loc. = LCFF_X7_Y29_N31; Fanout = 23; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_clk'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.739 ns) + CELL(0.537 ns) 8.519 ns oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[0\] 5 REG LCFF_X7_Y29_N17 2 " "Info: 5: + IC(2.739 ns) + CELL(0.537 ns) = 8.519 ns; Loc. = LCFF_X7_Y29_N17; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.276 ns" { oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 24.78 % ) " "Info: Total cell delay = 2.111 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.408 ns ( 75.22 % ) " "Info: Total interconnect delay = 6.408 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[0] {} } { 0.000ns 1.091ns 1.042ns 1.536ns 2.739ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 5.257 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 5.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.787 ns) 2.920 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X31_Y33_N5 3 " "Info: 3: + IC(1.042 ns) + CELL(0.787 ns) = 2.920 ns; Loc. = LCFF_X31_Y33_N5; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.000 ns) 3.719 ns ACC_CLK_GEN:inst60\|clock_400KHz~clkctrl 4 COMB CLKCTRL_G8 68 " "Info: 4: + IC(0.799 ns) + CELL(0.000 ns) = 3.719 ns; Loc. = CLKCTRL_G8; Fanout = 68; COMB Node = 'ACC_CLK_GEN:inst60\|clock_400KHz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 5.257 ns oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[0\] 5 REG LCFF_X5_Y29_N25 2 " "Info: 5: + IC(1.001 ns) + CELL(0.537 ns) = 5.257 ns; Loc. = LCFF_X5_Y29_N25; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] } "NODE_NAME" } } { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.19 % ) " "Info: Total cell delay = 1.324 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.933 ns ( 74.81 % ) " "Info: Total interconnect delay = 3.933 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.257 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] {} } { 0.000ns 1.091ns 1.042ns 0.799ns 1.001ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[0] {} } { 0.000ns 1.091ns 1.042ns 1.536ns 2.739ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.257 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] {} } { 0.000ns 1.091ns 1.042ns 0.799ns 1.001ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c_master.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[0] {} } { 0.000ns 1.091ns 1.042ns 1.536ns 2.739ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.257 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] {} } { 0.000ns 1.091ns 1.042ns 0.799ns 1.001ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.093 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] {} oneshot_i2c:inst18|i2c_master:inst|data_tx[0] {} } { 0.000ns 0.727ns } { 0.000ns 0.366ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[0] {} } { 0.000ns 1.091ns 1.042ns 1.536ns 2.739ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.257 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] {} } { 0.000ns 1.091ns 1.042ns 0.799ns 1.001ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk1 79 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk1 along 79 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] register VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 521 ps " "Info: Minimum slack time is 521 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\" and destination register \"VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.537 ns + Shortest register register " "Info: + Shortest register to register delay is 0.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 1 REG LCFF_X47_Y28_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 0.453 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11 2 COMB LCCOMB_X47_Y28_N26 1 " "Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X47_Y28_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_gkj.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.537 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X47_Y28_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.537 ns; Loc. = LCFF_X47_Y28_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.58 % ) " "Info: Total cell delay = 0.234 ns ( 43.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.303 ns ( 56.42 % ) " "Info: Total interconnect delay = 0.303 ns ( 56.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.537 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.303ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 2.630 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 2.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.630 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X47_Y28_N27 3 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X47_Y28_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.42 % ) " "Info: Total cell delay = 0.537 ns ( 20.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.093 ns ( 79.58 % ) " "Info: Total interconnect delay = 2.093 ns ( 79.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 2.630 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 2.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.630 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X47_Y28_N27 3 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X47_Y28_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.42 % ) " "Info: Total cell delay = 0.537 ns ( 20.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.093 ns ( 79.58 % ) " "Info: Total interconnect delay = 2.093 ns ( 79.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.537 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.303ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VEL_CONTROL:inst52\|MOTOR_CMD\[11\] KEY\[0\] CLOCK_50 35.207 ns register " "Info: tsu for register \"VEL_CONTROL:inst52\|MOTOR_CMD\[11\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 35.207 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "39.136 ns + Longest pin register " "Info: + Longest pin to register delay is 39.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.438 ns) 7.400 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X32_Y13_N28 790 " "Info: 2: + IC(6.100 ns) + CELL(0.438 ns) = 7.400 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 790; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.538 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.398 ns) 9.739 ns VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X41_Y21_N4 3 " "Info: 3: + IC(1.941 ns) + CELL(0.398 ns) = 9.739 ns; Loc. = LCCOMB_X41_Y21_N4; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.275 ns) 10.451 ns VEL_CONTROL:inst52\|Mux0~2 4 COMB LCCOMB_X42_Y21_N0 22 " "Info: 4: + IC(0.437 ns) + CELL(0.275 ns) = 10.451 ns; Loc. = LCCOMB_X42_Y21_N0; Fanout = 22; COMB Node = 'VEL_CONTROL:inst52\|Mux0~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.275 ns) 11.661 ns VEL_CONTROL:inst52\|Add0~2 5 COMB LCCOMB_X47_Y22_N16 47 " "Info: 5: + IC(0.935 ns) + CELL(0.275 ns) = 11.661 ns; Loc. = LCCOMB_X47_Y22_N16; Fanout = 47; COMB Node = 'VEL_CONTROL:inst52\|Add0~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { VEL_CONTROL:inst52|Mux0~2 VEL_CONTROL:inst52|Add0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.414 ns) 12.830 ns VEL_CONTROL:inst52\|Add0~6 6 COMB LCCOMB_X43_Y22_N10 2 " "Info: 6: + IC(0.755 ns) + CELL(0.414 ns) = 12.830 ns; Loc. = LCCOMB_X43_Y22_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { VEL_CONTROL:inst52|Add0~2 VEL_CONTROL:inst52|Add0~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.901 ns VEL_CONTROL:inst52\|Add0~8 7 COMB LCCOMB_X43_Y22_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 12.901 ns; Loc. = LCCOMB_X43_Y22_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~8'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~6 VEL_CONTROL:inst52|Add0~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.060 ns VEL_CONTROL:inst52\|Add0~10 8 COMB LCCOMB_X43_Y22_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 13.060 ns; Loc. = LCCOMB_X43_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~10'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add0~8 VEL_CONTROL:inst52|Add0~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.131 ns VEL_CONTROL:inst52\|Add0~12 9 COMB LCCOMB_X43_Y22_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 13.131 ns; Loc. = LCCOMB_X43_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~12'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~10 VEL_CONTROL:inst52|Add0~12 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.202 ns VEL_CONTROL:inst52\|Add0~14 10 COMB LCCOMB_X43_Y22_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 13.202 ns; Loc. = LCCOMB_X43_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~14'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~12 VEL_CONTROL:inst52|Add0~14 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.273 ns VEL_CONTROL:inst52\|Add0~16 11 COMB LCCOMB_X43_Y22_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 13.273 ns; Loc. = LCCOMB_X43_Y22_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~16'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~14 VEL_CONTROL:inst52|Add0~16 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.344 ns VEL_CONTROL:inst52\|Add0~18 12 COMB LCCOMB_X43_Y22_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 13.344 ns; Loc. = LCCOMB_X43_Y22_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~18'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~16 VEL_CONTROL:inst52|Add0~18 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.415 ns VEL_CONTROL:inst52\|Add0~20 13 COMB LCCOMB_X43_Y22_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 13.415 ns; Loc. = LCCOMB_X43_Y22_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~20'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~18 VEL_CONTROL:inst52|Add0~20 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.486 ns VEL_CONTROL:inst52\|Add0~22 14 COMB LCCOMB_X43_Y22_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 13.486 ns; Loc. = LCCOMB_X43_Y22_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~22'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~20 VEL_CONTROL:inst52|Add0~22 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.557 ns VEL_CONTROL:inst52\|Add0~24 15 COMB LCCOMB_X43_Y22_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 13.557 ns; Loc. = LCCOMB_X43_Y22_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~24'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~22 VEL_CONTROL:inst52|Add0~24 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 13.703 ns VEL_CONTROL:inst52\|Add0~26 16 COMB LCCOMB_X43_Y22_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 13.703 ns; Loc. = LCCOMB_X43_Y22_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~26'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add0~24 VEL_CONTROL:inst52|Add0~26 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.774 ns VEL_CONTROL:inst52\|Add0~28 17 COMB LCCOMB_X43_Y21_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 13.774 ns; Loc. = LCCOMB_X43_Y21_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~28'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~26 VEL_CONTROL:inst52|Add0~28 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.845 ns VEL_CONTROL:inst52\|Add0~30 18 COMB LCCOMB_X43_Y21_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 13.845 ns; Loc. = LCCOMB_X43_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~30'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~28 VEL_CONTROL:inst52|Add0~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.255 ns VEL_CONTROL:inst52\|Add0~31 19 COMB LCCOMB_X43_Y21_N4 1 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 14.255 ns; Loc. = LCCOMB_X43_Y21_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|Add0~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add0~30 VEL_CONTROL:inst52|Add0~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.420 ns) 15.405 ns VEL_CONTROL:inst52\|CMD_VEL\[21\]~10 20 COMB LCCOMB_X44_Y22_N6 21 " "Info: 20: + IC(0.730 ns) + CELL(0.420 ns) = 15.405 ns; Loc. = LCCOMB_X44_Y22_N6; Fanout = 21; COMB Node = 'VEL_CONTROL:inst52\|CMD_VEL\[21\]~10'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { VEL_CONTROL:inst52|Add0~31 VEL_CONTROL:inst52|CMD_VEL[21]~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.414 ns) 17.043 ns VEL_CONTROL:inst52\|Add4~43 21 COMB LCCOMB_X44_Y23_N10 2 " "Info: 21: + IC(1.224 ns) + CELL(0.414 ns) = 17.043 ns; Loc. = LCCOMB_X44_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { VEL_CONTROL:inst52|CMD_VEL[21]~10 VEL_CONTROL:inst52|Add4~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.114 ns VEL_CONTROL:inst52\|Add4~45 22 COMB LCCOMB_X44_Y23_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 17.114 ns; Loc. = LCCOMB_X44_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 17.273 ns VEL_CONTROL:inst52\|Add4~47 23 COMB LCCOMB_X44_Y23_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.159 ns) = 17.273 ns; Loc. = LCCOMB_X44_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.344 ns VEL_CONTROL:inst52\|Add4~49 24 COMB LCCOMB_X44_Y23_N16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 17.344 ns; Loc. = LCCOMB_X44_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.415 ns VEL_CONTROL:inst52\|Add4~51 25 COMB LCCOMB_X44_Y23_N18 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 17.415 ns; Loc. = LCCOMB_X44_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.486 ns VEL_CONTROL:inst52\|Add4~53 26 COMB LCCOMB_X44_Y23_N20 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 17.486 ns; Loc. = LCCOMB_X44_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~51 VEL_CONTROL:inst52|Add4~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.557 ns VEL_CONTROL:inst52\|Add4~55 27 COMB LCCOMB_X44_Y23_N22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 17.557 ns; Loc. = LCCOMB_X44_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~55'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~53 VEL_CONTROL:inst52|Add4~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.628 ns VEL_CONTROL:inst52\|Add4~57 28 COMB LCCOMB_X44_Y23_N24 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 17.628 ns; Loc. = LCCOMB_X44_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~57'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~55 VEL_CONTROL:inst52|Add4~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.038 ns VEL_CONTROL:inst52\|Add4~58 29 COMB LCCOMB_X44_Y23_N26 16 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 18.038 ns; Loc. = LCCOMB_X44_Y23_N26; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52\|Add4~58'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add4~57 VEL_CONTROL:inst52|Add4~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.410 ns) 19.149 ns VEL_CONTROL:inst52\|VEL_ERR~2 30 COMB LCCOMB_X43_Y23_N0 1 " "Info: 30: + IC(0.701 ns) + CELL(0.410 ns) = 19.149 ns; Loc. = LCCOMB_X43_Y23_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { VEL_CONTROL:inst52|Add4~58 VEL_CONTROL:inst52|VEL_ERR~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 19.540 ns VEL_CONTROL:inst52\|VEL_ERR~9 31 COMB LCCOMB_X43_Y23_N18 29 " "Info: 31: + IC(0.241 ns) + CELL(0.150 ns) = 19.540 ns; Loc. = LCCOMB_X43_Y23_N18; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { VEL_CONTROL:inst52|VEL_ERR~2 VEL_CONTROL:inst52|VEL_ERR~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.420 ns) 20.267 ns VEL_CONTROL:inst52\|VEL_ERR~31 32 COMB LCCOMB_X43_Y23_N6 2 " "Info: 32: + IC(0.307 ns) + CELL(0.420 ns) = 20.267 ns; Loc. = LCCOMB_X43_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.393 ns) 21.403 ns VEL_CONTROL:inst52\|Add6~1 33 COMB LCCOMB_X42_Y25_N0 2 " "Info: 33: + IC(0.743 ns) + CELL(0.393 ns) = 21.403 ns; Loc. = LCCOMB_X42_Y25_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.474 ns VEL_CONTROL:inst52\|Add6~3 34 COMB LCCOMB_X42_Y25_N2 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 21.474 ns; Loc. = LCCOMB_X42_Y25_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.545 ns VEL_CONTROL:inst52\|Add6~5 35 COMB LCCOMB_X42_Y25_N4 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 21.545 ns; Loc. = LCCOMB_X42_Y25_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.616 ns VEL_CONTROL:inst52\|Add6~7 36 COMB LCCOMB_X42_Y25_N6 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 21.616 ns; Loc. = LCCOMB_X42_Y25_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.687 ns VEL_CONTROL:inst52\|Add6~9 37 COMB LCCOMB_X42_Y25_N8 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 21.687 ns; Loc. = LCCOMB_X42_Y25_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.758 ns VEL_CONTROL:inst52\|Add6~11 38 COMB LCCOMB_X42_Y25_N10 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 21.758 ns; Loc. = LCCOMB_X42_Y25_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.829 ns VEL_CONTROL:inst52\|Add6~13 39 COMB LCCOMB_X42_Y25_N12 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 21.829 ns; Loc. = LCCOMB_X42_Y25_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 21.988 ns VEL_CONTROL:inst52\|Add6~15 40 COMB LCCOMB_X42_Y25_N14 2 " "Info: 40: + IC(0.000 ns) + CELL(0.159 ns) = 21.988 ns; Loc. = LCCOMB_X42_Y25_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.059 ns VEL_CONTROL:inst52\|Add6~17 41 COMB LCCOMB_X42_Y25_N16 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 22.059 ns; Loc. = LCCOMB_X42_Y25_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.130 ns VEL_CONTROL:inst52\|Add6~19 42 COMB LCCOMB_X42_Y25_N18 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 22.130 ns; Loc. = LCCOMB_X42_Y25_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.201 ns VEL_CONTROL:inst52\|Add6~21 43 COMB LCCOMB_X42_Y25_N20 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 22.201 ns; Loc. = LCCOMB_X42_Y25_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.272 ns VEL_CONTROL:inst52\|Add6~23 44 COMB LCCOMB_X42_Y25_N22 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 22.272 ns; Loc. = LCCOMB_X42_Y25_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.343 ns VEL_CONTROL:inst52\|Add6~25 45 COMB LCCOMB_X42_Y25_N24 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 22.343 ns; Loc. = LCCOMB_X42_Y25_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.414 ns VEL_CONTROL:inst52\|Add6~27 46 COMB LCCOMB_X42_Y25_N26 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 22.414 ns; Loc. = LCCOMB_X42_Y25_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.485 ns VEL_CONTROL:inst52\|Add6~29 47 COMB LCCOMB_X42_Y25_N28 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 22.485 ns; Loc. = LCCOMB_X42_Y25_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 22.631 ns VEL_CONTROL:inst52\|Add6~31 48 COMB LCCOMB_X42_Y25_N30 2 " "Info: 48: + IC(0.000 ns) + CELL(0.146 ns) = 22.631 ns; Loc. = LCCOMB_X42_Y25_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.702 ns VEL_CONTROL:inst52\|Add6~33 49 COMB LCCOMB_X42_Y24_N0 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 22.702 ns; Loc. = LCCOMB_X42_Y24_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.773 ns VEL_CONTROL:inst52\|Add6~35 50 COMB LCCOMB_X42_Y24_N2 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 22.773 ns; Loc. = LCCOMB_X42_Y24_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.844 ns VEL_CONTROL:inst52\|Add6~37 51 COMB LCCOMB_X42_Y24_N4 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 22.844 ns; Loc. = LCCOMB_X42_Y24_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.915 ns VEL_CONTROL:inst52\|Add6~39 52 COMB LCCOMB_X42_Y24_N6 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 22.915 ns; Loc. = LCCOMB_X42_Y24_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.986 ns VEL_CONTROL:inst52\|Add6~41 53 COMB LCCOMB_X42_Y24_N8 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 22.986 ns; Loc. = LCCOMB_X42_Y24_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.057 ns VEL_CONTROL:inst52\|Add6~43 54 COMB LCCOMB_X42_Y24_N10 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 23.057 ns; Loc. = LCCOMB_X42_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.128 ns VEL_CONTROL:inst52\|Add6~45 55 COMB LCCOMB_X42_Y24_N12 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 23.128 ns; Loc. = LCCOMB_X42_Y24_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 23.287 ns VEL_CONTROL:inst52\|Add6~47 56 COMB LCCOMB_X42_Y24_N14 2 " "Info: 56: + IC(0.000 ns) + CELL(0.159 ns) = 23.287 ns; Loc. = LCCOMB_X42_Y24_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.358 ns VEL_CONTROL:inst52\|Add6~49 57 COMB LCCOMB_X42_Y24_N16 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 23.358 ns; Loc. = LCCOMB_X42_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.429 ns VEL_CONTROL:inst52\|Add6~51 58 COMB LCCOMB_X42_Y24_N18 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 23.429 ns; Loc. = LCCOMB_X42_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.500 ns VEL_CONTROL:inst52\|Add6~53 59 COMB LCCOMB_X42_Y24_N20 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 23.500 ns; Loc. = LCCOMB_X42_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.571 ns VEL_CONTROL:inst52\|Add6~55 60 COMB LCCOMB_X42_Y24_N22 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 23.571 ns; Loc. = LCCOMB_X42_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~55'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.642 ns VEL_CONTROL:inst52\|Add6~57 61 COMB LCCOMB_X42_Y24_N24 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 23.642 ns; Loc. = LCCOMB_X42_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~57'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~55 VEL_CONTROL:inst52|Add6~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 24.052 ns VEL_CONTROL:inst52\|Add6~58 62 COMB LCCOMB_X42_Y24_N26 3 " "Info: 62: + IC(0.000 ns) + CELL(0.410 ns) = 24.052 ns; Loc. = LCCOMB_X42_Y24_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add6~58'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add6~57 VEL_CONTROL:inst52|Add6~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.438 ns) 24.972 ns VEL_CONTROL:inst52\|LessThan6~4 63 COMB LCCOMB_X41_Y24_N10 1 " "Info: 63: + IC(0.482 ns) + CELL(0.438 ns) = 24.972 ns; Loc. = LCCOMB_X41_Y24_N10; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan6~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { VEL_CONTROL:inst52|Add6~58 VEL_CONTROL:inst52|LessThan6~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 25.677 ns VEL_CONTROL:inst52\|LessThan6~5 64 COMB LCCOMB_X41_Y24_N4 18 " "Info: 64: + IC(0.267 ns) + CELL(0.438 ns) = 25.677 ns; Loc. = LCCOMB_X41_Y24_N4; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52\|LessThan6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { VEL_CONTROL:inst52|LessThan6~4 VEL_CONTROL:inst52|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.245 ns) 26.205 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~30 65 COMB LCCOMB_X41_Y24_N26 16 " "Info: 65: + IC(0.283 ns) + CELL(0.245 ns) = 26.205 ns; Loc. = LCCOMB_X41_Y24_N26; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~30'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.275 ns) 27.069 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~39 66 COMB LCCOMB_X40_Y24_N0 15 " "Info: 66: + IC(0.589 ns) + CELL(0.275 ns) = 27.069 ns; Loc. = LCCOMB_X40_Y24_N0; Fanout = 15; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(2.663 ns) 30.175 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT7 67 COMB DSPMULT_X39_Y24_N0 1 " "Info: 67: + IC(0.443 ns) + CELL(2.663 ns) = 30.175 ns; Loc. = DSPMULT_X39_Y24_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~39 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT7 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 30.399 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT7 68 COMB DSPOUT_X39_Y24_N2 2 " "Info: 68: + IC(0.000 ns) + CELL(0.224 ns) = 30.399 ns; Loc. = DSPOUT_X39_Y24_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT7 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT7 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.393 ns) 31.706 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~3 69 COMB LCCOMB_X40_Y26_N6 2 " "Info: 69: + IC(0.914 ns) + CELL(0.393 ns) = 31.706 ns; Loc. = LCCOMB_X40_Y26_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT7 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.116 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~4 70 COMB LCCOMB_X40_Y26_N8 2 " "Info: 70: + IC(0.000 ns) + CELL(0.410 ns) = 32.116 ns; Loc. = LCCOMB_X40_Y26_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.414 ns) 33.229 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~17 71 COMB LCCOMB_X40_Y27_N20 2 " "Info: 71: + IC(0.699 ns) + CELL(0.414 ns) = 33.229 ns; Loc. = LCCOMB_X40_Y27_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 33.639 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~18 72 COMB LCCOMB_X40_Y27_N22 2 " "Info: 72: + IC(0.000 ns) + CELL(0.410 ns) = 33.639 ns; Loc. = LCCOMB_X40_Y27_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~18'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.393 ns) 34.466 ns VEL_CONTROL:inst52\|Add10~51 73 COMB LCCOMB_X41_Y27_N20 2 " "Info: 73: + IC(0.434 ns) + CELL(0.393 ns) = 34.466 ns; Loc. = LCCOMB_X41_Y27_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 VEL_CONTROL:inst52|Add10~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 34.876 ns VEL_CONTROL:inst52\|Add10~52 74 COMB LCCOMB_X41_Y27_N22 2 " "Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 34.876 ns; Loc. = LCCOMB_X41_Y27_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~52'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add10~51 VEL_CONTROL:inst52|Add10~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.393 ns) 35.705 ns VEL_CONTROL:inst52\|Add11~53 75 COMB LCCOMB_X42_Y27_N22 2 " "Info: 75: + IC(0.436 ns) + CELL(0.393 ns) = 35.705 ns; Loc. = LCCOMB_X42_Y27_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { VEL_CONTROL:inst52|Add10~52 VEL_CONTROL:inst52|Add11~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 36.115 ns VEL_CONTROL:inst52\|Add11~54 76 COMB LCCOMB_X42_Y27_N24 3 " "Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 36.115 ns; Loc. = LCCOMB_X42_Y27_N24; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add11~54'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.393 ns) 36.985 ns VEL_CONTROL:inst52\|MOTOR_CMD\[21\]~25 77 COMB LCCOMB_X43_Y27_N24 1 " "Info: 77: + IC(0.477 ns) + CELL(0.393 ns) = 36.985 ns; Loc. = LCCOMB_X43_Y27_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[21\]~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[21]~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 37.524 ns VEL_CONTROL:inst52\|MOTOR_CMD\[21\]~26 78 COMB LCCOMB_X43_Y27_N14 9 " "Info: 78: + IC(0.264 ns) + CELL(0.275 ns) = 37.524 ns; Loc. = LCCOMB_X43_Y27_N14; Fanout = 9; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[21\]~26'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { VEL_CONTROL:inst52|MOTOR_CMD[21]~25 VEL_CONTROL:inst52|MOTOR_CMD[21]~26 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.275 ns) 38.074 ns VEL_CONTROL:inst52\|MOTOR_CMD\[21\]~27 79 COMB LCCOMB_X43_Y27_N16 17 " "Info: 79: + IC(0.275 ns) + CELL(0.275 ns) = 38.074 ns; Loc. = LCCOMB_X43_Y27_N16; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[21\]~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { VEL_CONTROL:inst52|MOTOR_CMD[21]~26 VEL_CONTROL:inst52|MOTOR_CMD[21]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.150 ns) 39.052 ns VEL_CONTROL:inst52\|MOTOR_CMD\[11\]~13 80 COMB LCCOMB_X44_Y28_N0 1 " "Info: 80: + IC(0.828 ns) + CELL(0.150 ns) = 39.052 ns; Loc. = LCCOMB_X44_Y28_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[11\]~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { VEL_CONTROL:inst52|MOTOR_CMD[21]~27 VEL_CONTROL:inst52|MOTOR_CMD[11]~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 39.136 ns VEL_CONTROL:inst52\|MOTOR_CMD\[11\] 81 REG LCFF_X44_Y28_N1 2 " "Info: 81: + IC(0.000 ns) + CELL(0.084 ns) = 39.136 ns; Loc. = LCFF_X44_Y28_N1; Fanout = 2; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|MOTOR_CMD[11]~13 VEL_CONTROL:inst52|MOTOR_CMD[11] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.631 ns ( 47.61 % ) " "Info: Total cell delay = 18.631 ns ( 47.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.505 ns ( 52.39 % ) " "Info: Total interconnect delay = 20.505 ns ( 52.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "39.136 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 VEL_CONTROL:inst52|Add0~2 VEL_CONTROL:inst52|Add0~6 VEL_CONTROL:inst52|Add0~8 VEL_CONTROL:inst52|Add0~10 VEL_CONTROL:inst52|Add0~12 VEL_CONTROL:inst52|Add0~14 VEL_CONTROL:inst52|Add0~16 VEL_CONTROL:inst52|Add0~18 VEL_CONTROL:inst52|Add0~20 VEL_CONTROL:inst52|Add0~22 VEL_CONTROL:inst52|Add0~24 VEL_CONTROL:inst52|Add0~26 VEL_CONTROL:inst52|Add0~28 VEL_CONTROL:inst52|Add0~30 VEL_CONTROL:inst52|Add0~31 VEL_CONTROL:inst52|CMD_VEL[21]~10 VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~51 VEL_CONTROL:inst52|Add4~53 VEL_CONTROL:inst52|Add4~55 VEL_CONTROL:inst52|Add4~57 VEL_CONTROL:inst52|Add4~58 VEL_CONTROL:inst52|VEL_ERR~2 VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~55 VEL_CONTROL:inst52|Add6~57 VEL_CONTROL:inst52|Add6~58 VEL_CONTROL:inst52|LessThan6~4 VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~39 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT7 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT7 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 VEL_CONTROL:inst52|Add10~51 VEL_CONTROL:inst52|Add10~52 VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[21]~25 VEL_CONTROL:inst52|MOTOR_CMD[21]~26 VEL_CONTROL:inst52|MOTOR_CMD[21]~27 VEL_CONTROL:inst52|MOTOR_CMD[11]~13 VEL_CONTROL:inst52|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "39.136 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst52|Mux0~2 {} VEL_CONTROL:inst52|Add0~2 {} VEL_CONTROL:inst52|Add0~6 {} VEL_CONTROL:inst52|Add0~8 {} VEL_CONTROL:inst52|Add0~10 {} VEL_CONTROL:inst52|Add0~12 {} VEL_CONTROL:inst52|Add0~14 {} VEL_CONTROL:inst52|Add0~16 {} VEL_CONTROL:inst52|Add0~18 {} VEL_CONTROL:inst52|Add0~20 {} VEL_CONTROL:inst52|Add0~22 {} VEL_CONTROL:inst52|Add0~24 {} VEL_CONTROL:inst52|Add0~26 {} VEL_CONTROL:inst52|Add0~28 {} VEL_CONTROL:inst52|Add0~30 {} VEL_CONTROL:inst52|Add0~31 {} VEL_CONTROL:inst52|CMD_VEL[21]~10 {} VEL_CONTROL:inst52|Add4~43 {} VEL_CONTROL:inst52|Add4~45 {} VEL_CONTROL:inst52|Add4~47 {} VEL_CONTROL:inst52|Add4~49 {} VEL_CONTROL:inst52|Add4~51 {} VEL_CONTROL:inst52|Add4~53 {} VEL_CONTROL:inst52|Add4~55 {} VEL_CONTROL:inst52|Add4~57 {} VEL_CONTROL:inst52|Add4~58 {} VEL_CONTROL:inst52|VEL_ERR~2 {} VEL_CONTROL:inst52|VEL_ERR~9 {} VEL_CONTROL:inst52|VEL_ERR~31 {} VEL_CONTROL:inst52|Add6~1 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~53 {} VEL_CONTROL:inst52|Add6~55 {} VEL_CONTROL:inst52|Add6~57 {} VEL_CONTROL:inst52|Add6~58 {} VEL_CONTROL:inst52|LessThan6~4 {} VEL_CONTROL:inst52|LessThan6~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~30 {} VEL_CONTROL:inst52|CUM_VEL_ERR~39 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT7 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT7 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 {} VEL_CONTROL:inst52|Add10~51 {} VEL_CONTROL:inst52|Add10~52 {} VEL_CONTROL:inst52|Add11~53 {} VEL_CONTROL:inst52|Add11~54 {} VEL_CONTROL:inst52|MOTOR_CMD[21]~25 {} VEL_CONTROL:inst52|MOTOR_CMD[21]~26 {} VEL_CONTROL:inst52|MOTOR_CMD[21]~27 {} VEL_CONTROL:inst52|MOTOR_CMD[11]~13 {} VEL_CONTROL:inst52|MOTOR_CMD[11] {} } { 0.000ns 0.000ns 6.100ns 1.941ns 0.437ns 0.935ns 0.755ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.730ns 1.224ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.701ns 0.241ns 0.307ns 0.743ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.482ns 0.267ns 0.283ns 0.589ns 0.443ns 0.000ns 0.914ns 0.000ns 0.699ns 0.000ns 0.434ns 0.000ns 0.436ns 0.000ns 0.477ns 0.264ns 0.275ns 0.828ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.398ns 0.275ns 0.275ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.420ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.410ns 0.150ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.438ns 0.245ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.251 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.787 ns) 2.906 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y18_N1 4 " "Info: 3: + IC(1.028 ns) + CELL(0.787 ns) = 2.906 ns; Loc. = LCFF_X41_Y18_N1; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.000 ns) 4.711 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G6 410 " "Info: 4: + IC(1.805 ns) + CELL(0.000 ns) = 4.711 ns; Loc. = CLKCTRL_G6; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 6.251 ns VEL_CONTROL:inst52\|MOTOR_CMD\[11\] 5 REG LCFF_X44_Y28_N1 2 " "Info: 5: + IC(1.003 ns) + CELL(0.537 ns) = 6.251 ns; Loc. = LCFF_X44_Y28_N1; Fanout = 2; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[11] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.18 % ) " "Info: Total cell delay = 1.324 ns ( 21.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.927 ns ( 78.82 % ) " "Info: Total interconnect delay = 4.927 ns ( 78.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.251 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[11] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.003ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "39.136 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 VEL_CONTROL:inst52|Add0~2 VEL_CONTROL:inst52|Add0~6 VEL_CONTROL:inst52|Add0~8 VEL_CONTROL:inst52|Add0~10 VEL_CONTROL:inst52|Add0~12 VEL_CONTROL:inst52|Add0~14 VEL_CONTROL:inst52|Add0~16 VEL_CONTROL:inst52|Add0~18 VEL_CONTROL:inst52|Add0~20 VEL_CONTROL:inst52|Add0~22 VEL_CONTROL:inst52|Add0~24 VEL_CONTROL:inst52|Add0~26 VEL_CONTROL:inst52|Add0~28 VEL_CONTROL:inst52|Add0~30 VEL_CONTROL:inst52|Add0~31 VEL_CONTROL:inst52|CMD_VEL[21]~10 VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~51 VEL_CONTROL:inst52|Add4~53 VEL_CONTROL:inst52|Add4~55 VEL_CONTROL:inst52|Add4~57 VEL_CONTROL:inst52|Add4~58 VEL_CONTROL:inst52|VEL_ERR~2 VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~55 VEL_CONTROL:inst52|Add6~57 VEL_CONTROL:inst52|Add6~58 VEL_CONTROL:inst52|LessThan6~4 VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~39 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT7 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT7 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 VEL_CONTROL:inst52|Add10~51 VEL_CONTROL:inst52|Add10~52 VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[21]~25 VEL_CONTROL:inst52|MOTOR_CMD[21]~26 VEL_CONTROL:inst52|MOTOR_CMD[21]~27 VEL_CONTROL:inst52|MOTOR_CMD[11]~13 VEL_CONTROL:inst52|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "39.136 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst52|Mux0~2 {} VEL_CONTROL:inst52|Add0~2 {} VEL_CONTROL:inst52|Add0~6 {} VEL_CONTROL:inst52|Add0~8 {} VEL_CONTROL:inst52|Add0~10 {} VEL_CONTROL:inst52|Add0~12 {} VEL_CONTROL:inst52|Add0~14 {} VEL_CONTROL:inst52|Add0~16 {} VEL_CONTROL:inst52|Add0~18 {} VEL_CONTROL:inst52|Add0~20 {} VEL_CONTROL:inst52|Add0~22 {} VEL_CONTROL:inst52|Add0~24 {} VEL_CONTROL:inst52|Add0~26 {} VEL_CONTROL:inst52|Add0~28 {} VEL_CONTROL:inst52|Add0~30 {} VEL_CONTROL:inst52|Add0~31 {} VEL_CONTROL:inst52|CMD_VEL[21]~10 {} VEL_CONTROL:inst52|Add4~43 {} VEL_CONTROL:inst52|Add4~45 {} VEL_CONTROL:inst52|Add4~47 {} VEL_CONTROL:inst52|Add4~49 {} VEL_CONTROL:inst52|Add4~51 {} VEL_CONTROL:inst52|Add4~53 {} VEL_CONTROL:inst52|Add4~55 {} VEL_CONTROL:inst52|Add4~57 {} VEL_CONTROL:inst52|Add4~58 {} VEL_CONTROL:inst52|VEL_ERR~2 {} VEL_CONTROL:inst52|VEL_ERR~9 {} VEL_CONTROL:inst52|VEL_ERR~31 {} VEL_CONTROL:inst52|Add6~1 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~53 {} VEL_CONTROL:inst52|Add6~55 {} VEL_CONTROL:inst52|Add6~57 {} VEL_CONTROL:inst52|Add6~58 {} VEL_CONTROL:inst52|LessThan6~4 {} VEL_CONTROL:inst52|LessThan6~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~30 {} VEL_CONTROL:inst52|CUM_VEL_ERR~39 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT7 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT7 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 {} VEL_CONTROL:inst52|Add10~51 {} VEL_CONTROL:inst52|Add10~52 {} VEL_CONTROL:inst52|Add11~53 {} VEL_CONTROL:inst52|Add11~54 {} VEL_CONTROL:inst52|MOTOR_CMD[21]~25 {} VEL_CONTROL:inst52|MOTOR_CMD[21]~26 {} VEL_CONTROL:inst52|MOTOR_CMD[21]~27 {} VEL_CONTROL:inst52|MOTOR_CMD[11]~13 {} VEL_CONTROL:inst52|MOTOR_CMD[11] {} } { 0.000ns 0.000ns 6.100ns 1.941ns 0.437ns 0.935ns 0.755ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.730ns 1.224ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.701ns 0.241ns 0.307ns 0.743ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.482ns 0.267ns 0.283ns 0.589ns 0.443ns 0.000ns 0.914ns 0.000ns 0.699ns 0.000ns 0.434ns 0.000ns 0.436ns 0.000ns 0.477ns 0.264ns 0.275ns 0.828ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.398ns 0.275ns 0.275ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.420ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.410ns 0.150ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.438ns 0.245ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.251 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[11] {} } { 0.000ns 1.091ns 1.028ns 1.805ns 1.003ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[5\] QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[2\] 12.968 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[5\]\" through register \"QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[2\]\" is 12.968 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 7.784 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 7.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 470 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.787 ns) 2.919 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X29_Y17_N25 9 " "Info: 3: + IC(1.041 ns) + CELL(0.787 ns) = 2.919 ns; Loc. = LCFF_X29_Y17_N25; Fanout = 9; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.398 ns) 4.084 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X29_Y17_N10 2 " "Info: 4: + IC(0.767 ns) + CELL(0.398 ns) = 4.084 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.438 ns) 4.798 ns inst70~0 5 COMB LCCOMB_X29_Y17_N22 6 " "Info: 5: + IC(0.276 ns) + CELL(0.438 ns) = 4.798 ns; Loc. = LCCOMB_X29_Y17_N22; Fanout = 6; COMB Node = 'inst70~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { IO_DECODER:inst24|Equal2~0 inst70~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.275 ns) 6.071 ns inst74 6 COMB LCCOMB_X30_Y13_N0 16 " "Info: 6: + IC(0.998 ns) + CELL(0.275 ns) = 6.071 ns; Loc. = LCCOMB_X30_Y13_N0; Fanout = 16; COMB Node = 'inst74'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { inst70~0 inst74 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.537 ns) 7.784 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[2\] 7 REG LCFF_X30_Y13_N23 7 " "Info: 7: + IC(1.176 ns) + CELL(0.537 ns) = 7.784 ns; Loc. = LCFF_X30_Y13_N23; Fanout = 7; REG Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { inst74 QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.435 ns ( 31.28 % ) " "Info: Total cell delay = 2.435 ns ( 31.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.349 ns ( 68.72 % ) " "Info: Total interconnect delay = 5.349 ns ( 68.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.784 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 inst70~0 inst74 QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.784 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst24|Equal2~0 {} inst70~0 {} inst74 {} QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] {} } { 0.000ns 1.091ns 1.041ns 0.767ns 0.276ns 0.998ns 1.176ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.438ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.292 ns + Longest register pin " "Info: + Longest register to pin delay is 7.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[2\] 1 REG LCFF_X30_Y13_N23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N23; Fanout = 7; REG Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.437 ns) 1.459 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|Mux1~0 2 COMB LCCOMB_X36_Y13_N22 1 " "Info: 2: + IC(1.022 ns) + CELL(0.437 ns) = 1.459 ns; Loc. = LCCOMB_X36_Y13_N22; Fanout = 1; COMB Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|Mux1~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] QUAD_HEX:inst57|HEX_DISP:inst22|Mux1~0 } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/HEX_DISP.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.173 ns) + CELL(2.660 ns) 7.292 ns HEX1\[5\] 3 PIN PIN_AA23 0 " "Info: 3: + IC(3.173 ns) + CELL(2.660 ns) = 7.292 ns; Loc. = PIN_AA23; Fanout = 0; PIN Node = 'HEX1\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.833 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|Mux1~0 HEX1[5] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 1208 1136 1312 1224 "HEX1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.097 ns ( 42.47 % ) " "Info: Total cell delay = 3.097 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.195 ns ( 57.53 % ) " "Info: Total interconnect delay = 4.195 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.292 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] QUAD_HEX:inst57|HEX_DISP:inst22|Mux1~0 HEX1[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.292 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] {} QUAD_HEX:inst57|HEX_DISP:inst22|Mux1~0 {} HEX1[5] {} } { 0.000ns 1.022ns 3.173ns } { 0.000ns 0.437ns 2.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.784 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 inst70~0 inst74 QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.784 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst24|Equal2~0 {} inst70~0 {} inst74 {} QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] {} } { 0.000ns 1.091ns 1.041ns 0.767ns 0.276ns 0.998ns 1.176ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.438ns 0.275ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.292 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] QUAD_HEX:inst57|HEX_DISP:inst22|Mux1~0 HEX1[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.292 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] {} QUAD_HEX:inst57|HEX_DISP:inst22|Mux1~0 {} HEX1[5] {} } { 0.000ns 1.022ns 3.173ns } { 0.000ns 0.437ns 2.660ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] WATCH_ST 15.993 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"WATCH_ST\" is 15.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.438 ns) 7.400 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X32_Y13_N28 790 " "Info: 2: + IC(6.100 ns) + CELL(0.438 ns) = 7.400 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 790; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.538 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.275 ns) 9.446 ns VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X29_Y21_N10 3 " "Info: 3: + IC(1.771 ns) + CELL(0.275 ns) = 9.446 ns; Loc. = LCCOMB_X29_Y21_N10; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.853 ns VEL_CONTROL:inst51\|Mux0~2 4 COMB LCCOMB_X29_Y21_N8 22 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 9.853 ns; Loc. = LCCOMB_X29_Y21_N8; Fanout = 22; COMB Node = 'VEL_CONTROL:inst51\|Mux0~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(0.437 ns) 11.993 ns inst7~0 5 COMB LCCOMB_X41_Y22_N20 1 " "Info: 5: + IC(1.703 ns) + CELL(0.437 ns) = 11.993 ns; Loc. = LCCOMB_X41_Y22_N20; Fanout = 1; COMB Node = 'inst7~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { VEL_CONTROL:inst51|Mux0~2 inst7~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2528 1040 1104 2576 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(2.650 ns) 15.993 ns WATCH_ST 6 PIN PIN_M22 0 " "Info: 6: + IC(1.350 ns) + CELL(2.650 ns) = 15.993 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { inst7~0 WATCH_ST } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 2544 1112 1288 2560 "WATCH_ST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.812 ns ( 30.09 % ) " "Info: Total cell delay = 4.812 ns ( 30.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.181 ns ( 69.91 % ) " "Info: Total interconnect delay = 11.181 ns ( 69.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.993 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 inst7~0 WATCH_ST } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "15.993 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst51|Mux0~2 {} inst7~0 {} WATCH_ST {} } { 0.000ns 0.000ns 6.100ns 1.771ns 0.257ns 1.703ns 1.350ns } { 0.000ns 0.862ns 0.438ns 0.275ns 0.150ns 0.437ns 2.650ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DIG_IN:inst5\|B_DI\[3\] SW\[3\] CLOCK_50 2.551 ns register " "Info: th for register \"DIG_IN:inst5\|B_DI\[3\]\" (data pin = \"SW\[3\]\", clock pin = \"CLOCK_50\") is 2.551 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 7.338 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 7.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 470 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.787 ns) 2.919 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X29_Y17_N25 9 " "Info: 3: + IC(1.041 ns) + CELL(0.787 ns) = 2.919 ns; Loc. = LCFF_X29_Y17_N25; Fanout = 9; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/SCOMP.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.398 ns) 4.084 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X29_Y17_N10 2 " "Info: 4: + IC(0.767 ns) + CELL(0.398 ns) = 4.084 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 4.796 ns IO_DECODER:inst24\|Equal2~1 5 COMB LCCOMB_X29_Y17_N12 5 " "Info: 5: + IC(0.274 ns) + CELL(0.438 ns) = 4.796 ns; Loc. = LCCOMB_X29_Y17_N12; Fanout = 5; COMB Node = 'IO_DECODER:inst24\|Equal2~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~1 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.419 ns) 5.909 ns inst77 6 COMB LCCOMB_X32_Y17_N20 33 " "Info: 6: + IC(0.694 ns) + CELL(0.419 ns) = 5.909 ns; Loc. = LCCOMB_X32_Y17_N20; Fanout = 33; COMB Node = 'inst77'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { IO_DECODER:inst24|Equal2~1 inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.537 ns) 7.338 ns DIG_IN:inst5\|B_DI\[3\] 7 REG LCFF_X33_Y16_N9 1 " "Info: 7: + IC(0.892 ns) + CELL(0.537 ns) = 7.338 ns; Loc. = LCFF_X33_Y16_N9; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { inst77 DIG_IN:inst5|B_DI[3] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.579 ns ( 35.15 % ) " "Info: Total cell delay = 2.579 ns ( 35.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.759 ns ( 64.85 % ) " "Info: Total interconnect delay = 4.759 ns ( 64.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~1 inst77 DIG_IN:inst5|B_DI[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.338 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~1 {} inst77 {} DIG_IN:inst5|B_DI[3] {} } { 0.000ns 1.091ns 1.041ns 0.767ns 0.274ns 0.694ns 0.892ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.438ns 0.419ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.695 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/jcarter79/DE2Bot_Spr17/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.366 ns) 2.695 ns DIG_IN:inst5\|B_DI\[3\] 2 REG LCFF_X33_Y16_N9 1 " "Info: 2: + IC(1.330 ns) + CELL(0.366 ns) = 2.695 ns; Loc. = LCFF_X33_Y16_N9; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { SW[3] DIG_IN:inst5|B_DI[3] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/jcarter79/DE2Bot_Spr17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 50.65 % ) " "Info: Total cell delay = 1.365 ns ( 50.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.330 ns ( 49.35 % ) " "Info: Total interconnect delay = 1.330 ns ( 49.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { SW[3] DIG_IN:inst5|B_DI[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { SW[3] {} SW[3]~combout {} DIG_IN:inst5|B_DI[3] {} } { 0.000ns 0.000ns 1.330ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~1 inst77 DIG_IN:inst5|B_DI[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.338 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~1 {} inst77 {} DIG_IN:inst5|B_DI[3] {} } { 0.000ns 1.091ns 1.041ns 0.767ns 0.274ns 0.694ns 0.892ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.438ns 0.419ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { SW[3] DIG_IN:inst5|B_DI[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { SW[3] {} SW[3]~combout {} DIG_IN:inst5|B_DI[3] {} } { 0.000ns 0.000ns 1.330ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 14:36:22 2017 " "Info: Processing ended: Tue Apr 11 14:36:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 160 s " "Info: Quartus II Full Compilation was successful. 0 errors, 160 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
