Analysis & Synthesis report for top
Wed Apr 26 21:25:56 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|sdram_core:sdram_core_m0|state
 11. State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state
 12. State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state
 13. State Machine - |top|uart_top:uart_top_m0|state
 14. State Machine - |top|uart_top:uart_top_m0|uart_tx:uart_tx_m0|state
 15. State Machine - |top|i2c_config:i2c_config_m0|state
 16. State Machine - |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state
 17. State Machine - |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component
 25. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated
 26. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p
 27. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p
 28. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram
 29. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp
 30. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp
 31. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 32. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 33. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp
 34. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp
 35. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 36. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
 37. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component
 38. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated
 39. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p
 40. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p
 41. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram
 42. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp
 43. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp
 44. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 45. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 46. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp
 47. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp
 48. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 49. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
 50. Parameter Settings for User Entity Instance: Top-level Entity: |top
 51. Parameter Settings for User Entity Instance: sys_pll:sys_pll_m0|altpll:altpll_component
 52. Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component
 53. Parameter Settings for User Entity Instance: i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller
 54. Parameter Settings for User Entity Instance: i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 55. Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0
 56. Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0
 57. Parameter Settings for User Entity Instance: thrould_rgb:thrould_rgb_m0
 58. Parameter Settings for User Entity Instance: thres_scan:thres_scan_m0
 59. Parameter Settings for User Entity Instance: display:display_m0
 60. Parameter Settings for User Entity Instance: uart_top:uart_top_m0
 61. Parameter Settings for User Entity Instance: uart_top:uart_top_m0|uart_tx:uart_tx_m0
 62. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0
 63. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component
 64. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0
 65. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component
 66. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0
 67. Parameter Settings for User Entity Instance: sdram_core:sdram_core_m0
 68. Parameter Settings for Inferred Entity Instance: thres_scan:thres_scan_m0|lpm_divide:Div0
 69. altpll Parameter Settings by Entity Instance
 70. dcfifo Parameter Settings by Entity Instance
 71. Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_256:read_buf"
 72. Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf"
 73. Port Connectivity Checks: "frame_read_write:frame_read_write_m0"
 74. Port Connectivity Checks: "display:display_m0"
 75. Port Connectivity Checks: "video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0"
 76. Port Connectivity Checks: "cmos_8_16bit:cmos_8_16bit_m0"
 77. Port Connectivity Checks: "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller"
 78. Port Connectivity Checks: "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0"
 79. Port Connectivity Checks: "i2c_config:i2c_config_m0"
 80. Post-Synthesis Netlist Statistics for Top Partition
 81. Elapsed Time Per Partition
 82. Analysis & Synthesis Messages
 83. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 26 21:25:56 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,775                                       ;
;     Total combinational functions  ; 2,462                                       ;
;     Dedicated logic registers      ; 990                                         ;
; Total registers                    ; 990                                         ;
; Total pins                         ; 85                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+-----------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                           ; Library ;
+-----------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; src/i2c_master/lut_ov5640_rgb565_800_480_30.v ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/lut_ov5640_rgb565_800_480_30.v ;         ;
; src/i2c_master/i2c_master_top.v               ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_top.v               ;         ;
; src/i2c_master/i2c_master_defines.v           ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_defines.v           ;         ;
; src/i2c_master/i2c_master_byte_ctrl.v         ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_byte_ctrl.v         ;         ;
; src/i2c_master/i2c_master_bit_ctrl.v          ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_bit_ctrl.v          ;         ;
; src/i2c_master/i2c_config.v                   ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_config.v                   ;         ;
; src/uart/uart_tx.sv                           ; yes             ; User SystemVerilog HDL File  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_tx.sv                           ;         ;
; src/uart/uart_top.sv                          ; yes             ; User SystemVerilog HDL File  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_top.sv                          ;         ;
; src/lcd/thrould_rgb.sv                        ; yes             ; User SystemVerilog HDL File  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thrould_rgb.sv                        ;         ;
; src/lcd/thres_scan.sv                         ; yes             ; User SystemVerilog HDL File  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv                         ;         ;
; src/lcd/display.v                             ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/display.v                             ;         ;
; src/top.sv                                    ; yes             ; User SystemVerilog HDL File  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv                                    ;         ;
; src/lcd/video_timing_data.v                   ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/video_timing_data.v                   ;         ;
; src/lcd/rgb_timing.v                          ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/rgb_timing.v                          ;         ;
; src/sdram/sdram_core.v                        ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/sdram_core.v                        ;         ;
; src/sdram/frame_read_write.v                  ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v                  ;         ;
; src/sdram/frame_fifo_write.v                  ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_fifo_write.v                  ;         ;
; src/sdram/frame_fifo_read.v                   ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_fifo_read.v                   ;         ;
; src/sdram/cmos_write_req_gen.v                ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/cmos_write_req_gen.v                ;         ;
; src/sdram/cmos_8_16bit.v                      ; yes             ; User Verilog HDL File        ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/cmos_8_16bit.v                      ;         ;
; src/ip_core/video_pll.v                       ; yes             ; User Wizard-Generated File   ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/video_pll.v                       ;         ;
; src/ip_core/sys_pll.v                         ; yes             ; User Wizard-Generated File   ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/sys_pll.v                         ;         ;
; src/ip_core/afifo_16_256.v                    ; yes             ; User Wizard-Generated File   ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/afifo_16_256.v                    ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                      ;         ;
; aglobal201.inc                                ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                  ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                 ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                               ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                               ;         ;
; db/sys_pll_altpll.v                           ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/sys_pll_altpll.v                           ;         ;
; db/video_pll_altpll.v                         ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/video_pll_altpll.v                         ;         ;
; dcfifo.tdf                                    ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                      ;         ;
; lpm_counter.inc                               ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                 ;         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; a_graycounter.inc                             ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                               ;         ;
; a_fefifo.inc                                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                    ;         ;
; a_gray2bin.inc                                ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                                  ;         ;
; dffpipe.inc                                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                     ;         ;
; alt_sync_fifo.inc                             ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                               ;         ;
; lpm_compare.inc                               ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                 ;         ;
; altsyncram_fifo.inc                           ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                             ;         ;
; db/dcfifo_aql1.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dcfifo_aql1.tdf                            ;         ;
; db/a_gray2bin_ugb.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/a_gray2bin_ugb.tdf                         ;         ;
; db/a_graycounter_t57.tdf                      ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/a_graycounter_t57.tdf                      ;         ;
; db/a_graycounter_pjc.tdf                      ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/a_graycounter_pjc.tdf                      ;         ;
; db/altsyncram_mv61.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/altsyncram_mv61.tdf                        ;         ;
; db/dffpipe_gd9.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dffpipe_gd9.tdf                            ;         ;
; db/alt_synch_pipe_0ol.tdf                     ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/alt_synch_pipe_0ol.tdf                     ;         ;
; db/dffpipe_hd9.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dffpipe_hd9.tdf                            ;         ;
; db/alt_synch_pipe_1ol.tdf                     ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/alt_synch_pipe_1ol.tdf                     ;         ;
; db/dffpipe_id9.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dffpipe_id9.tdf                            ;         ;
; db/cmpr_f66.tdf                               ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/cmpr_f66.tdf                               ;         ;
; lpm_divide.tdf                                ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                  ;         ;
; abs_divider.inc                               ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                 ;         ;
; sign_div_unsign.inc                           ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                             ;         ;
; db/lpm_divide_3jm.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/lpm_divide_3jm.tdf                         ;         ;
; db/sign_div_unsign_rlh.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/sign_div_unsign_rlh.tdf                    ;         ;
; db/alt_u_div_a7f.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/alt_u_div_a7f.tdf                          ;         ;
; db/add_sub_7pc.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/add_sub_7pc.tdf                            ;         ;
; db/add_sub_8pc.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/add_sub_8pc.tdf                            ;         ;
+-----------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,775       ;
;                                             ;             ;
; Total combinational functions               ; 2462        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1427        ;
;     -- 3 input functions                    ; 438         ;
;     -- <=2 input functions                  ; 597         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1999        ;
;     -- arithmetic mode                      ; 463         ;
;                                             ;             ;
; Total registers                             ; 990         ;
;     -- Dedicated logic registers            ; 990         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 85          ;
; Total memory bits                           ; 8192        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 403         ;
; Total fan-out                               ; 12170       ;
; Average fan-out                             ; 3.31        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                  ; Entity Name               ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |top                                                        ; 2462 (1)            ; 990 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 85   ; 0            ; |top                                                                                                                                                                 ; top                       ; work         ;
;    |cmos_8_16bit:cmos_8_16bit_m0|                           ; 18 (18)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_8_16bit:cmos_8_16bit_m0                                                                                                                                    ; cmos_8_16bit              ; work         ;
;    |cmos_write_req_gen:cmos_write_req_gen_m0|               ; 4 (4)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_write_req_gen:cmos_write_req_gen_m0                                                                                                                        ; cmos_write_req_gen        ; work         ;
;    |display:display_m0|                                     ; 26 (26)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:display_m0                                                                                                                                              ; display                   ; work         ;
;    |frame_read_write:frame_read_write_m0|                   ; 328 (0)             ; 316 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0                                                                                                                            ; frame_read_write          ; work         ;
;       |afifo_16_256:read_buf|                               ; 72 (0)              ; 105 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf                                                                                                      ; afifo_16_256              ; work         ;
;          |dcfifo:dcfifo_component|                          ; 72 (0)              ; 105 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component                                                                              ; dcfifo                    ; work         ;
;             |dcfifo_aql1:auto_generated|                    ; 72 (13)             ; 105 (27)                  ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated                                                   ; dcfifo_aql1               ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; a_gray2bin_ugb            ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; a_gray2bin_ugb            ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; a_graycounter_pjc         ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p                       ; a_graycounter_t57         ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                 ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                        ; alt_synch_pipe_0ol        ; work         ;
;                   |dffpipe_hd9:dffpipe13|                   ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13  ; dffpipe_hd9               ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                 ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                        ; alt_synch_pipe_1ol        ; work         ;
;                   |dffpipe_id9:dffpipe16|                   ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16  ; dffpipe_id9               ; work         ;
;                |altsyncram_mv61:fifo_ram|                   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram                          ; altsyncram_mv61           ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; cmpr_f66                  ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; cmpr_f66                  ; work         ;
;                |dffpipe_gd9:ws_brp|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp                                ; dffpipe_gd9               ; work         ;
;                |dffpipe_gd9:ws_bwp|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp                                ; dffpipe_gd9               ; work         ;
;       |afifo_16_256:write_buf|                              ; 76 (0)              ; 105 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf                                                                                                     ; afifo_16_256              ; work         ;
;          |dcfifo:dcfifo_component|                          ; 76 (0)              ; 105 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component                                                                             ; dcfifo                    ; work         ;
;             |dcfifo_aql1:auto_generated|                    ; 76 (14)             ; 105 (27)                  ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated                                                  ; dcfifo_aql1               ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; a_gray2bin_ugb            ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; a_gray2bin_ugb            ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                ; 19 (19)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p                      ; a_graycounter_pjc         ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; a_graycounter_t57         ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                 ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol        ; work         ;
;                   |dffpipe_hd9:dffpipe13|                   ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ; dffpipe_hd9               ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                 ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol        ; work         ;
;                   |dffpipe_id9:dffpipe16|                   ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ; dffpipe_id9               ; work         ;
;                |altsyncram_mv61:fifo_ram|                   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram                         ; altsyncram_mv61           ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; cmpr_f66                  ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; cmpr_f66                  ; work         ;
;                |dffpipe_gd9:rs_brp|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp                               ; dffpipe_gd9               ; work         ;
;                |dffpipe_gd9:rs_bwp|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp                               ; dffpipe_gd9               ; work         ;
;       |frame_fifo_read:frame_fifo_read_m0|                  ; 90 (90)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0                                                                                         ; frame_fifo_read           ; work         ;
;       |frame_fifo_write:frame_fifo_write_m0|                ; 90 (90)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0                                                                                       ; frame_fifo_write          ; work         ;
;    |i2c_config:i2c_config_m0|                               ; 293 (26)            ; 131 (14)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_config:i2c_config_m0                                                                                                                                        ; i2c_config                ; work         ;
;       |i2c_master_top:i2c_master_top_m0|                    ; 267 (76)            ; 117 (21)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0                                                                                                       ; i2c_master_top            ; work         ;
;          |i2c_master_byte_ctrl:byte_controller|             ; 191 (50)            ; 96 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller                                                                  ; i2c_master_byte_ctrl      ; work         ;
;             |i2c_master_bit_ctrl:bit_controller|            ; 141 (141)           ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                               ; i2c_master_bit_ctrl       ; work         ;
;    |lut_ov5640_rgb565_800_480:lut_ov5640_rgb565_800_480_m0| ; 363 (363)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lut_ov5640_rgb565_800_480:lut_ov5640_rgb565_800_480_m0                                                                                                          ; lut_ov5640_rgb565_800_480 ; work         ;
;    |sdram_core:sdram_core_m0|                               ; 185 (185)           ; 135 (135)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_core:sdram_core_m0                                                                                                                                        ; sdram_core                ; work         ;
;    |sys_pll:sys_pll_m0|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0                                                                                                                                              ; sys_pll                   ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component                                                                                                                      ; altpll                    ; work         ;
;          |sys_pll_altpll:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated                                                                                        ; sys_pll_altpll            ; work         ;
;    |thres_scan:thres_scan_m0|                               ; 994 (822)           ; 185 (185)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|thres_scan:thres_scan_m0                                                                                                                                        ; thres_scan                ; work         ;
;       |lpm_divide:Div0|                                     ; 172 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|thres_scan:thres_scan_m0|lpm_divide:Div0                                                                                                                        ; lpm_divide                ; work         ;
;          |lpm_divide_3jm:auto_generated|                    ; 172 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|thres_scan:thres_scan_m0|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                                                          ; lpm_divide_3jm            ; work         ;
;             |sign_div_unsign_rlh:divider|                   ; 172 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|thres_scan:thres_scan_m0|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                              ; sign_div_unsign_rlh       ; work         ;
;                |alt_u_div_a7f:divider|                      ; 172 (172)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|thres_scan:thres_scan_m0|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                        ; alt_u_div_a7f             ; work         ;
;    |thrould_rgb:thrould_rgb_m0|                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|thrould_rgb:thrould_rgb_m0                                                                                                                                      ; thrould_rgb               ; work         ;
;    |uart_top:uart_top_m0|                                   ; 172 (123)           ; 87 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_top:uart_top_m0                                                                                                                                            ; uart_top                  ; work         ;
;       |uart_tx:uart_tx_m0|                                  ; 49 (49)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_top:uart_top_m0|uart_tx:uart_tx_m0                                                                                                                         ; uart_tx                   ; work         ;
;    |video_pll:video_pll_m0|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0                                                                                                                                          ; video_pll                 ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0|altpll:altpll_component                                                                                                                  ; altpll                    ; work         ;
;          |video_pll_altpll:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                                                                                  ; video_pll_altpll          ; work         ;
;    |video_timing_data:video_timing_data_m0|                 ; 72 (1)              ; 72 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0                                                                                                                          ; video_timing_data         ; work         ;
;       |rgb_timing:rgb_timing_m0|                            ; 71 (71)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0                                                                                                 ; rgb_timing                ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                  ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+----------------------------+
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf  ; src/ip_core/afifo_16_256.v ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf ; src/ip_core/afifo_16_256.v ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top|sys_pll:sys_pll_m0                                          ; src/ip_core/sys_pll.v      ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top|video_pll:video_pll_m0                                      ; src/ip_core/video_pll.v    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_core:sdram_core_m0|state                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+--------------+------------+-------------+-------------+-------------+------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; state.S_TRFC ; state.S_AR ; state.S_TRP ; state.S_PRE ; state.S_TWR ; state.S_WD ; state.S_WRITE ; state.S_RD ; state.S_CL ; state.S_READ ; state.S_TRCD ; state.S_ACTIVE ; state.S_IDLE ; state.S_INIT_DONE ; state.S_INIT_TMRD ; state.S_INIT_MRS ; state.S_INIT_TRF2 ; state.S_INIT_AR2 ; state.S_INIT_TRF1 ; state.S_INIT_AR1 ; state.S_INIT_TRP ; state.S_INIT_PRE ; state.S_INIT_NOP ;
+-------------------+--------------+------------+-------------+-------------+-------------+------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+
; state.S_INIT_NOP  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; state.S_INIT_PRE  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 1                ; 1                ;
; state.S_INIT_TRP  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 1                ; 0                ; 1                ;
; state.S_INIT_AR1  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1                ; 0                ; 0                ; 1                ;
; state.S_INIT_TRF1 ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 1                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_AR2  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 1                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_TRF2 ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 1                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_MRS  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 1                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_TMRD ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 1                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_DONE ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 1                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_IDLE      ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 1            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_ACTIVE    ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 1              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRCD      ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 1            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_READ      ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 1            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_CL        ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 1          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_RD        ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 1          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_WRITE     ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 1             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_WD        ; 0            ; 0          ; 0           ; 0           ; 0           ; 1          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TWR       ; 0            ; 0          ; 0           ; 0           ; 1           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_PRE       ; 0            ; 0          ; 0           ; 1           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRP       ; 0            ; 0          ; 1           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_AR        ; 0            ; 1          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRFC      ; 1            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
+-------------------+--------------+------------+-------------+-------------+-------------+------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state                                   ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+
; Name                   ; state.S_END ; state.S_READ_BURST_END ; state.S_READ_BURST ; state.S_CHECK_FIFO ; state.S_ACK ; state.S_IDLE ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+
; state.S_IDLE           ; 0           ; 0                      ; 0                  ; 0                  ; 0           ; 0            ;
; state.S_ACK            ; 0           ; 0                      ; 0                  ; 0                  ; 1           ; 1            ;
; state.S_CHECK_FIFO     ; 0           ; 0                      ; 0                  ; 1                  ; 0           ; 1            ;
; state.S_READ_BURST     ; 0           ; 0                      ; 1                  ; 0                  ; 0           ; 1            ;
; state.S_READ_BURST_END ; 0           ; 1                      ; 0                  ; 0                  ; 0           ; 1            ;
; state.S_END            ; 1           ; 0                      ; 0                  ; 0                  ; 0           ; 1            ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state                                    ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+
; Name                    ; state.S_END ; state.S_WRITE_BURST_END ; state.S_WRITE_BURST ; state.S_CHECK_FIFO ; state.S_ACK ; state.S_IDLE ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+
; state.S_IDLE            ; 0           ; 0                       ; 0                   ; 0                  ; 0           ; 0            ;
; state.S_ACK             ; 0           ; 0                       ; 0                   ; 0                  ; 1           ; 1            ;
; state.S_CHECK_FIFO      ; 0           ; 0                       ; 0                   ; 1                  ; 0           ; 1            ;
; state.S_WRITE_BURST     ; 0           ; 0                       ; 1                   ; 0                  ; 0           ; 1            ;
; state.S_WRITE_BURST_END ; 0           ; 1                       ; 0                   ; 0                  ; 0           ; 1            ;
; state.S_END             ; 1           ; 0                       ; 0                   ; 0                  ; 0           ; 1            ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |top|uart_top:uart_top_m0|state ;
+------------+------------------------------------+
; Name       ; state.WAIT                         ;
+------------+------------------------------------+
; state.SEND ; 0                                  ;
; state.WAIT ; 1                                  ;
+------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |top|uart_top:uart_top_m0|uart_tx:uart_tx_m0|state ;
+-------------+------------+------------+-------------+--------------+
; Name        ; state.STOP ; state.SEND ; state.START ; state.WAIT   ;
+-------------+------------+------------+-------------+--------------+
; state.WAIT  ; 0          ; 0          ; 0           ; 0            ;
; state.START ; 0          ; 0          ; 1           ; 1            ;
; state.SEND  ; 0          ; 1          ; 0           ; 1            ;
; state.STOP  ; 1          ; 0          ; 0           ; 1            ;
+-------------+------------+------------+-------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top|i2c_config:i2c_config_m0|state                                               ;
+----------------------+---------------------+----------------+----------------------+--------------+
; Name                 ; state.S_WR_I2C_DONE ; state.S_WR_I2C ; state.S_WR_I2C_CHECK ; state.S_IDLE ;
+----------------------+---------------------+----------------+----------------------+--------------+
; state.S_IDLE         ; 0                   ; 0              ; 0                    ; 0            ;
; state.S_WR_I2C_CHECK ; 0                   ; 0              ; 1                    ; 1            ;
; state.S_WR_I2C       ; 0                   ; 1              ; 0                    ; 1            ;
; state.S_WR_I2C_DONE  ; 1                   ; 0              ; 0                    ; 1            ;
+----------------------+---------------------+----------------+----------------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state                                                                                                                                                                                                                                                             ;
+----------------------+----------------+----------------------+----------------------+--------------+-----------------+-----------------+-----------------+----------------------+---------------------+----------------------+---------------------+----------------+-----------------+---------------------+---------------------+--------------+
; Name                 ; state.S_RD_ACK ; state.S_RD_REG_ADDR1 ; state.S_WR_REG_ADDR1 ; state.S_WAIT ; state.S_WR_STOP ; state.S_RD_STOP ; state.S_RD_DATA ; state.S_RD_DEV_ADDR1 ; state.S_RD_REG_ADDR ; state.S_RD_DEV_ADDR0 ; state.S_WR_ERR_NACK ; state.S_WR_ACK ; state.S_WR_DATA ; state.S_WR_REG_ADDR ; state.S_WR_DEV_ADDR ; state.S_IDLE ;
+----------------------+----------------+----------------------+----------------------+--------------+-----------------+-----------------+-----------------+----------------------+---------------------+----------------------+---------------------+----------------+-----------------+---------------------+---------------------+--------------+
; state.S_IDLE         ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 0            ;
; state.S_WR_DEV_ADDR  ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 1                   ; 1            ;
; state.S_WR_REG_ADDR  ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 1                   ; 0                   ; 1            ;
; state.S_WR_DATA      ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 1               ; 0                   ; 0                   ; 1            ;
; state.S_WR_ACK       ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 1              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WR_ERR_NACK  ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 1                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_DEV_ADDR0 ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 1                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_REG_ADDR  ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 1                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_DEV_ADDR1 ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 1                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_DATA      ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 1               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_STOP      ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 1               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WR_STOP      ; 0              ; 0                    ; 0                    ; 0            ; 1               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WAIT         ; 0              ; 0                    ; 0                    ; 1            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WR_REG_ADDR1 ; 0              ; 0                    ; 1                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_REG_ADDR1 ; 0              ; 1                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_ACK       ; 1              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
+----------------------+----------------+----------------------+----------------------+--------------+-----------------+-----------------+-----------------+----------------------+---------------------+----------------------+---------------------+----------------+-----------------+---------------------+---------------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state   ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 72                                                                                                                                  ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[0..9,13,17,19..23]                                        ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[0..9,13,17,19..23]                                        ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[0..6]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[0..9,13,17,19..23]                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[0..9,13,17,19..23]                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[0..6]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[0..9,13,17,19..23]                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[0..6,8,9]                                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[0..9,13,17,19..23]                                  ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[1..6,8,9]                                              ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]   ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]   ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]  ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8]  ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[11,12,14..16,18]                                       ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[10]                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[11,12,14..16,18]                                    ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[10]                                                 ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[11,12,14..16,18]                                          ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[10]                                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[10..12,14..16,18]                                      ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[10]                                                       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk     ; Merged with i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[1..6]                                                 ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[0]                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[1..6]                                                   ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[0]                                                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[11,12,14..16,18]                                          ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[10]                                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[10..12,14..16,18]                                      ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[10]                                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[0]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17] ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; thres_scan:thres_scan_m0|scan_data[0][3]                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                    ;
; thres_scan:thres_scan_m0|scan_data[0][2]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; thres_scan:thres_scan_m0|scan_data[0][1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; thres_scan:thres_scan_m0|scan_data[0][0]                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                    ;
; sdram_core:sdram_core_m0|state~5                                                                                                              ; Lost fanout                                                                                                                                               ;
; sdram_core:sdram_core_m0|state~6                                                                                                              ; Lost fanout                                                                                                                                               ;
; sdram_core:sdram_core_m0|state~7                                                                                                              ; Lost fanout                                                                                                                                               ;
; sdram_core:sdram_core_m0|state~8                                                                                                              ; Lost fanout                                                                                                                                               ;
; sdram_core:sdram_core_m0|state~9                                                                                                              ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~9                                                               ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~10                                                              ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~11                                                              ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~12                                                              ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~9                                                             ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~10                                                            ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~11                                                            ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~12                                                            ; Lost fanout                                                                                                                                               ;
; uart_top:uart_top_m0|state~5                                                                                                                  ; Lost fanout                                                                                                                                               ;
; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state~5                                                                                               ; Lost fanout                                                                                                                                               ;
; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state~6                                                                                               ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|state~7                                                                                                              ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|state~8                                                                                                              ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|state~9                                                                                                              ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state~4                                                                             ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state~5                                                                             ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state~6                                                                             ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state~7                                                                             ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|state.S_IDLE                                                                                                         ; Merged with i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|ack_in                                                                              ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR1                                                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|read                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_ACK                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; sdram_core:sdram_core_m0|state.S_CL                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; cmos_8_16bit:cmos_8_16bit_m0|x_cnt[1..11]                                                                                                     ; Lost fanout                                                                                                                                               ;
; thres_scan:thres_scan_m0|bar_step[9]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Total Number of Removed Registers = 242                                                                                                       ;                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                         ;
+--------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[6]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[9],                       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[8],                       ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[6],                       ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[5],                       ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[4],                       ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[3],                       ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[2],                       ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[1],                       ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[0]                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[6]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[0],                     ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[9],                     ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[8],                     ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[6],                     ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[5],                     ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[4],                     ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[3],                     ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[2],                     ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[1]                      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1             ; Stuck at GND              ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DATA,                                     ;
;                                                                                            ; due to stuck port data_in ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|read,                                                ;
;                                                                                            ;                           ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_STOP,                                     ;
;                                                                                            ;                           ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_ACK,                                      ;
;                                                                                            ;                           ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[21]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[21],                       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[21]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[20]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[20],                       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[20]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[19]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[19],                       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[19]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[17]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[17],                       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[17]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[13]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[13],                       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[13]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[9]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[9],                        ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[9]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[8]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[8],                        ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[8]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[7]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[7],                        ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[7]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[6]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[6],                        ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[6]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[5]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[5],                        ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[5]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[4]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[4],                        ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[4]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[3]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[3],                        ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[3]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[2]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[2],                        ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[2]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[1]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[1],                        ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[1]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[0]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[0],                        ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[0]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[23] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[23],                    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[23]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[23]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[23],                       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[23]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[21] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[21],                    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[21]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[20] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[20],                    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[20]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[19] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[19],                    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[19]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[17] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[17],                    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[17]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[13] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[13],                    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[13]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[9]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[9],                     ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[9]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[8]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[8],                     ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[8]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[7]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[7],                     ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[7]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[6]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[6],                     ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[6]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[5]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[5],                     ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[5]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[4]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[4],                     ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[4]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[3]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[3],                     ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[3]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[2]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[2],                     ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[2]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[1]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[1],                     ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[1]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[0]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[0],                     ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[0]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[22]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[22],                       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[22]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[22] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[22],                    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[22]                  ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR              ; Stuck at GND              ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR1                                 ;
;                                                                                            ; due to stuck port data_in ;                                                                                                                ;
+--------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 990   ;
; Number of registers using Synchronous Clear  ; 86    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 541   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 407   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_core:sdram_core_m0|sdram_we_n                                                                                                                   ; 1       ;
; sdram_core:sdram_core_m0|sdram_cas_n                                                                                                                  ; 1       ;
; sdram_core:sdram_core_m0|sdram_ras_n                                                                                                                  ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba[0]                                                                                                                  ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba[1]                                                                                                                  ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[0]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[1]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[2]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[3]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[4]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[5]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[6]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[7]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[8]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[9]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[10]                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[11]                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[12]                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|we_n_r                                                                                                                       ; 1       ;
; sdram_core:sdram_core_m0|cas_n_r                                                                                                                      ; 1       ;
; sdram_core:sdram_core_m0|ras_n_r                                                                                                                      ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba_r[0]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba_r[1]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[0]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[1]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[2]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[3]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[4]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[5]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[6]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[7]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[8]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[9]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[10]                                                                                                             ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[11]                                                                                                             ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[12]                                                                                                             ; 2       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0  ; 7       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0  ; 6       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6     ; 4       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9     ; 4       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ; 7       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0 ; 8       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6    ; 4       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9    ; 6       ;
; Total number of inverted registers = 44                                                                                                               ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_top:uart_top_m0|send_cnt[0]                                                                                                                ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |top|uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|thres_scan:thres_scan_m0|bar_left[7]                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|thres_scan:thres_scan_m0|bar_right[7]                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top|uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]                                                                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[6]                                                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|bar_data_cnt[4]                                                                                                        ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[9]                                                        ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[8]                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top|thres_scan:thres_scan_m0|bar_bit_witdh[3]                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[12][0]                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[10][1]                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[11][3]                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[8][0]                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[9][0]                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[6][2]                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[7][2]                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[4][0]                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[5][0]                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[2][1]                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[3][1]                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[0][1]                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[1][1]                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[21]                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[21]                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                      ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|dec_data[1]                                                                                                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[12]                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_ba_r[1]                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[4]                                                                                                        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[1]                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[7]                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|sdram_core:sdram_core_m0|state                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd                                         ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |top|uart_top:uart_top_m0|Mux7                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|Selector3                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|Selector3                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|Selector5                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|Selector2                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                             ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                        ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                            ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                       ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                             ;
; ADDR_BITS      ; 24    ; Signed Integer                             ;
; BUSRT_BITS     ; 10    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll:sys_pll_m0|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------+
; Parameter Name                ; Value                     ; Type                        ;
+-------------------------------+---------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                     ;
; PLL_TYPE                      ; AUTO                      ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sys_pll ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                     ;
; LOCK_HIGH                     ; 1                         ; Untyped                     ;
; LOCK_LOW                      ; 1                         ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                     ;
; SKIP_VCO                      ; OFF                       ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                     ;
; BANDWIDTH                     ; 0                         ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                     ;
; DOWN_SPREAD                   ; 0                         ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                     ;
; DPA_DIVIDER                   ; 0                         ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; VCO_MIN                       ; 0                         ; Untyped                     ;
; VCO_MAX                       ; 0                         ; Untyped                     ;
; VCO_CENTER                    ; 0                         ; Untyped                     ;
; PFD_MIN                       ; 0                         ; Untyped                     ;
; PFD_MAX                       ; 0                         ; Untyped                     ;
; M_INITIAL                     ; 0                         ; Untyped                     ;
; M                             ; 0                         ; Untyped                     ;
; N                             ; 1                         ; Untyped                     ;
; M2                            ; 1                         ; Untyped                     ;
; N2                            ; 1                         ; Untyped                     ;
; SS                            ; 1                         ; Untyped                     ;
; C0_HIGH                       ; 0                         ; Untyped                     ;
; C1_HIGH                       ; 0                         ; Untyped                     ;
; C2_HIGH                       ; 0                         ; Untyped                     ;
; C3_HIGH                       ; 0                         ; Untyped                     ;
; C4_HIGH                       ; 0                         ; Untyped                     ;
; C5_HIGH                       ; 0                         ; Untyped                     ;
; C6_HIGH                       ; 0                         ; Untyped                     ;
; C7_HIGH                       ; 0                         ; Untyped                     ;
; C8_HIGH                       ; 0                         ; Untyped                     ;
; C9_HIGH                       ; 0                         ; Untyped                     ;
; C0_LOW                        ; 0                         ; Untyped                     ;
; C1_LOW                        ; 0                         ; Untyped                     ;
; C2_LOW                        ; 0                         ; Untyped                     ;
; C3_LOW                        ; 0                         ; Untyped                     ;
; C4_LOW                        ; 0                         ; Untyped                     ;
; C5_LOW                        ; 0                         ; Untyped                     ;
; C6_LOW                        ; 0                         ; Untyped                     ;
; C7_LOW                        ; 0                         ; Untyped                     ;
; C8_LOW                        ; 0                         ; Untyped                     ;
; C9_LOW                        ; 0                         ; Untyped                     ;
; C0_INITIAL                    ; 0                         ; Untyped                     ;
; C1_INITIAL                    ; 0                         ; Untyped                     ;
; C2_INITIAL                    ; 0                         ; Untyped                     ;
; C3_INITIAL                    ; 0                         ; Untyped                     ;
; C4_INITIAL                    ; 0                         ; Untyped                     ;
; C5_INITIAL                    ; 0                         ; Untyped                     ;
; C6_INITIAL                    ; 0                         ; Untyped                     ;
; C7_INITIAL                    ; 0                         ; Untyped                     ;
; C8_INITIAL                    ; 0                         ; Untyped                     ;
; C9_INITIAL                    ; 0                         ; Untyped                     ;
; C0_MODE                       ; BYPASS                    ; Untyped                     ;
; C1_MODE                       ; BYPASS                    ; Untyped                     ;
; C2_MODE                       ; BYPASS                    ; Untyped                     ;
; C3_MODE                       ; BYPASS                    ; Untyped                     ;
; C4_MODE                       ; BYPASS                    ; Untyped                     ;
; C5_MODE                       ; BYPASS                    ; Untyped                     ;
; C6_MODE                       ; BYPASS                    ; Untyped                     ;
; C7_MODE                       ; BYPASS                    ; Untyped                     ;
; C8_MODE                       ; BYPASS                    ; Untyped                     ;
; C9_MODE                       ; BYPASS                    ; Untyped                     ;
; C0_PH                         ; 0                         ; Untyped                     ;
; C1_PH                         ; 0                         ; Untyped                     ;
; C2_PH                         ; 0                         ; Untyped                     ;
; C3_PH                         ; 0                         ; Untyped                     ;
; C4_PH                         ; 0                         ; Untyped                     ;
; C5_PH                         ; 0                         ; Untyped                     ;
; C6_PH                         ; 0                         ; Untyped                     ;
; C7_PH                         ; 0                         ; Untyped                     ;
; C8_PH                         ; 0                         ; Untyped                     ;
; C9_PH                         ; 0                         ; Untyped                     ;
; L0_HIGH                       ; 1                         ; Untyped                     ;
; L1_HIGH                       ; 1                         ; Untyped                     ;
; G0_HIGH                       ; 1                         ; Untyped                     ;
; G1_HIGH                       ; 1                         ; Untyped                     ;
; G2_HIGH                       ; 1                         ; Untyped                     ;
; G3_HIGH                       ; 1                         ; Untyped                     ;
; E0_HIGH                       ; 1                         ; Untyped                     ;
; E1_HIGH                       ; 1                         ; Untyped                     ;
; E2_HIGH                       ; 1                         ; Untyped                     ;
; E3_HIGH                       ; 1                         ; Untyped                     ;
; L0_LOW                        ; 1                         ; Untyped                     ;
; L1_LOW                        ; 1                         ; Untyped                     ;
; G0_LOW                        ; 1                         ; Untyped                     ;
; G1_LOW                        ; 1                         ; Untyped                     ;
; G2_LOW                        ; 1                         ; Untyped                     ;
; G3_LOW                        ; 1                         ; Untyped                     ;
; E0_LOW                        ; 1                         ; Untyped                     ;
; E1_LOW                        ; 1                         ; Untyped                     ;
; E2_LOW                        ; 1                         ; Untyped                     ;
; E3_LOW                        ; 1                         ; Untyped                     ;
; L0_INITIAL                    ; 1                         ; Untyped                     ;
; L1_INITIAL                    ; 1                         ; Untyped                     ;
; G0_INITIAL                    ; 1                         ; Untyped                     ;
; G1_INITIAL                    ; 1                         ; Untyped                     ;
; G2_INITIAL                    ; 1                         ; Untyped                     ;
; G3_INITIAL                    ; 1                         ; Untyped                     ;
; E0_INITIAL                    ; 1                         ; Untyped                     ;
; E1_INITIAL                    ; 1                         ; Untyped                     ;
; E2_INITIAL                    ; 1                         ; Untyped                     ;
; E3_INITIAL                    ; 1                         ; Untyped                     ;
; L0_MODE                       ; BYPASS                    ; Untyped                     ;
; L1_MODE                       ; BYPASS                    ; Untyped                     ;
; G0_MODE                       ; BYPASS                    ; Untyped                     ;
; G1_MODE                       ; BYPASS                    ; Untyped                     ;
; G2_MODE                       ; BYPASS                    ; Untyped                     ;
; G3_MODE                       ; BYPASS                    ; Untyped                     ;
; E0_MODE                       ; BYPASS                    ; Untyped                     ;
; E1_MODE                       ; BYPASS                    ; Untyped                     ;
; E2_MODE                       ; BYPASS                    ; Untyped                     ;
; E3_MODE                       ; BYPASS                    ; Untyped                     ;
; L0_PH                         ; 0                         ; Untyped                     ;
; L1_PH                         ; 0                         ; Untyped                     ;
; G0_PH                         ; 0                         ; Untyped                     ;
; G1_PH                         ; 0                         ; Untyped                     ;
; G2_PH                         ; 0                         ; Untyped                     ;
; G3_PH                         ; 0                         ; Untyped                     ;
; E0_PH                         ; 0                         ; Untyped                     ;
; E1_PH                         ; 0                         ; Untyped                     ;
; E2_PH                         ; 0                         ; Untyped                     ;
; E3_PH                         ; 0                         ; Untyped                     ;
; M_PH                          ; 0                         ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; CLK0_COUNTER                  ; G0                        ; Untyped                     ;
; CLK1_COUNTER                  ; G0                        ; Untyped                     ;
; CLK2_COUNTER                  ; G0                        ; Untyped                     ;
; CLK3_COUNTER                  ; G0                        ; Untyped                     ;
; CLK4_COUNTER                  ; G0                        ; Untyped                     ;
; CLK5_COUNTER                  ; G0                        ; Untyped                     ;
; CLK6_COUNTER                  ; E0                        ; Untyped                     ;
; CLK7_COUNTER                  ; E1                        ; Untyped                     ;
; CLK8_COUNTER                  ; E2                        ; Untyped                     ;
; CLK9_COUNTER                  ; E3                        ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; M_TIME_DELAY                  ; 0                         ; Untyped                     ;
; N_TIME_DELAY                  ; 0                         ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                     ;
; VCO_POST_SCALE                ; 0                         ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                     ;
; CBXI_PARAMETER                ; sys_pll_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE              ;
+-------------------------------+---------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------+
; Parameter Name                ; Value                       ; Type                          ;
+-------------------------------+-----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=video_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                       ;
; LOCK_LOW                      ; 1                           ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                       ;
; BANDWIDTH                     ; 0                           ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 33                          ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 50                          ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; VCO_MIN                       ; 0                           ; Untyped                       ;
; VCO_MAX                       ; 0                           ; Untyped                       ;
; VCO_CENTER                    ; 0                           ; Untyped                       ;
; PFD_MIN                       ; 0                           ; Untyped                       ;
; PFD_MAX                       ; 0                           ; Untyped                       ;
; M_INITIAL                     ; 0                           ; Untyped                       ;
; M                             ; 0                           ; Untyped                       ;
; N                             ; 1                           ; Untyped                       ;
; M2                            ; 1                           ; Untyped                       ;
; N2                            ; 1                           ; Untyped                       ;
; SS                            ; 1                           ; Untyped                       ;
; C0_HIGH                       ; 0                           ; Untyped                       ;
; C1_HIGH                       ; 0                           ; Untyped                       ;
; C2_HIGH                       ; 0                           ; Untyped                       ;
; C3_HIGH                       ; 0                           ; Untyped                       ;
; C4_HIGH                       ; 0                           ; Untyped                       ;
; C5_HIGH                       ; 0                           ; Untyped                       ;
; C6_HIGH                       ; 0                           ; Untyped                       ;
; C7_HIGH                       ; 0                           ; Untyped                       ;
; C8_HIGH                       ; 0                           ; Untyped                       ;
; C9_HIGH                       ; 0                           ; Untyped                       ;
; C0_LOW                        ; 0                           ; Untyped                       ;
; C1_LOW                        ; 0                           ; Untyped                       ;
; C2_LOW                        ; 0                           ; Untyped                       ;
; C3_LOW                        ; 0                           ; Untyped                       ;
; C4_LOW                        ; 0                           ; Untyped                       ;
; C5_LOW                        ; 0                           ; Untyped                       ;
; C6_LOW                        ; 0                           ; Untyped                       ;
; C7_LOW                        ; 0                           ; Untyped                       ;
; C8_LOW                        ; 0                           ; Untyped                       ;
; C9_LOW                        ; 0                           ; Untyped                       ;
; C0_INITIAL                    ; 0                           ; Untyped                       ;
; C1_INITIAL                    ; 0                           ; Untyped                       ;
; C2_INITIAL                    ; 0                           ; Untyped                       ;
; C3_INITIAL                    ; 0                           ; Untyped                       ;
; C4_INITIAL                    ; 0                           ; Untyped                       ;
; C5_INITIAL                    ; 0                           ; Untyped                       ;
; C6_INITIAL                    ; 0                           ; Untyped                       ;
; C7_INITIAL                    ; 0                           ; Untyped                       ;
; C8_INITIAL                    ; 0                           ; Untyped                       ;
; C9_INITIAL                    ; 0                           ; Untyped                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                       ;
; C0_PH                         ; 0                           ; Untyped                       ;
; C1_PH                         ; 0                           ; Untyped                       ;
; C2_PH                         ; 0                           ; Untyped                       ;
; C3_PH                         ; 0                           ; Untyped                       ;
; C4_PH                         ; 0                           ; Untyped                       ;
; C5_PH                         ; 0                           ; Untyped                       ;
; C6_PH                         ; 0                           ; Untyped                       ;
; C7_PH                         ; 0                           ; Untyped                       ;
; C8_PH                         ; 0                           ; Untyped                       ;
; C9_PH                         ; 0                           ; Untyped                       ;
; L0_HIGH                       ; 1                           ; Untyped                       ;
; L1_HIGH                       ; 1                           ; Untyped                       ;
; G0_HIGH                       ; 1                           ; Untyped                       ;
; G1_HIGH                       ; 1                           ; Untyped                       ;
; G2_HIGH                       ; 1                           ; Untyped                       ;
; G3_HIGH                       ; 1                           ; Untyped                       ;
; E0_HIGH                       ; 1                           ; Untyped                       ;
; E1_HIGH                       ; 1                           ; Untyped                       ;
; E2_HIGH                       ; 1                           ; Untyped                       ;
; E3_HIGH                       ; 1                           ; Untyped                       ;
; L0_LOW                        ; 1                           ; Untyped                       ;
; L1_LOW                        ; 1                           ; Untyped                       ;
; G0_LOW                        ; 1                           ; Untyped                       ;
; G1_LOW                        ; 1                           ; Untyped                       ;
; G2_LOW                        ; 1                           ; Untyped                       ;
; G3_LOW                        ; 1                           ; Untyped                       ;
; E0_LOW                        ; 1                           ; Untyped                       ;
; E1_LOW                        ; 1                           ; Untyped                       ;
; E2_LOW                        ; 1                           ; Untyped                       ;
; E3_LOW                        ; 1                           ; Untyped                       ;
; L0_INITIAL                    ; 1                           ; Untyped                       ;
; L1_INITIAL                    ; 1                           ; Untyped                       ;
; G0_INITIAL                    ; 1                           ; Untyped                       ;
; G1_INITIAL                    ; 1                           ; Untyped                       ;
; G2_INITIAL                    ; 1                           ; Untyped                       ;
; G3_INITIAL                    ; 1                           ; Untyped                       ;
; E0_INITIAL                    ; 1                           ; Untyped                       ;
; E1_INITIAL                    ; 1                           ; Untyped                       ;
; E2_INITIAL                    ; 1                           ; Untyped                       ;
; E3_INITIAL                    ; 1                           ; Untyped                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                       ;
; L0_PH                         ; 0                           ; Untyped                       ;
; L1_PH                         ; 0                           ; Untyped                       ;
; G0_PH                         ; 0                           ; Untyped                       ;
; G1_PH                         ; 0                           ; Untyped                       ;
; G2_PH                         ; 0                           ; Untyped                       ;
; G3_PH                         ; 0                           ; Untyped                       ;
; E0_PH                         ; 0                           ; Untyped                       ;
; E1_PH                         ; 0                           ; Untyped                       ;
; E2_PH                         ; 0                           ; Untyped                       ;
; E3_PH                         ; 0                           ; Untyped                       ;
; M_PH                          ; 0                           ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                       ;
; CBXI_PARAMETER                ; video_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                    ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                    ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                    ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                    ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                    ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                    ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                                                     ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                                                          ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                                                          ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                                                          ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                                                          ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                                                          ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                                                          ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                                                          ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                                                          ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                                                          ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                                                          ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                                                          ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                                                          ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                                                          ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                                                          ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                                                          ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                                                          ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                                                          ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                                                          ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0 ;
+----------------+----------------------------------+----------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                     ;
+----------------+----------------------------------+----------------------------------------------------------+
; H_ACTIVE       ; 0000001100100000                 ; Unsigned Binary                                          ;
; H_FP           ; 0000000000101000                 ; Unsigned Binary                                          ;
; H_SYNC         ; 0000000010000000                 ; Unsigned Binary                                          ;
; H_BP           ; 0000000001011000                 ; Unsigned Binary                                          ;
; V_ACTIVE       ; 0000000111100000                 ; Unsigned Binary                                          ;
; V_FP           ; 0000000000000001                 ; Unsigned Binary                                          ;
; V_SYNC         ; 0000000000000011                 ; Unsigned Binary                                          ;
; V_BP           ; 0000000000010101                 ; Unsigned Binary                                          ;
; HS_POL         ; 00000000000000000000000000000000 ; Unsigned Binary                                          ;
; VS_POL         ; 00000000000000000000000000000000 ; Unsigned Binary                                          ;
; H_TOTAL        ; 0000010000100000                 ; Unsigned Binary                                          ;
; V_TOTAL        ; 0000000111111001                 ; Unsigned Binary                                          ;
+----------------+----------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: thrould_rgb:thrould_rgb_m0 ;
+---------------------+--------+------------------------------------------+
; Parameter Name      ; Value  ; Type                                     ;
+---------------------+--------+------------------------------------------+
; threshold_red_max   ; 01010  ; Unsigned Binary                          ;
; threshold_green_max ; 010100 ; Unsigned Binary                          ;
; threshold_blue_max  ; 01010  ; Unsigned Binary                          ;
+---------------------+--------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: thres_scan:thres_scan_m0 ;
+----------------+------------+-----------------------------------------+
; Parameter Name ; Value      ; Type                                    ;
+----------------+------------+-----------------------------------------+
; BAR_LOC_Y1     ; 0001010000 ; Unsigned Binary                         ;
; BAR_LOC_Y2     ; 0001100100 ; Unsigned Binary                         ;
; BAR_LOC_Y3     ; 0010000010 ; Unsigned Binary                         ;
+----------------+------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:display_m0     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BAR_LOC_Y1     ; 00000000000000000000000001010100 ; Unsigned Binary ;
; BAR_LOC_Y2     ; 00000000000000000000000001101000 ; Unsigned Binary ;
; BAR_LOC_Y3     ; 00000000000000000000000010000110 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top_m0 ;
+----------------+--------+-----------------------------------------+
; Parameter Name ; Value  ; Type                                    ;
+----------------+--------+-----------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                          ;
; UART_RATE      ; 115200 ; Signed Integer                          ;
+----------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top_m0|uart_tx:uart_tx_m0 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                                             ;
; UART_RATE      ; 115200 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0 ;
+-----------------+-------+---------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                    ;
+-----------------+-------+---------------------------------------------------------+
; MEM_DATA_BITS   ; 16    ; Signed Integer                                          ;
; READ_DATA_BITS  ; 16    ; Signed Integer                                          ;
; WRITE_DATA_BITS ; 16    ; Signed Integer                                          ;
; ADDR_BITS       ; 24    ; Signed Integer                                          ;
; BUSRT_BITS      ; 10    ; Signed Integer                                          ;
; BURST_SIZE      ; 128   ; Signed Integer                                          ;
+-----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                    ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                          ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                          ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                 ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                          ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                 ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_aql1  ; Untyped                                                                                 ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                                                                                ;
; ADDR_BITS      ; 24    ; Signed Integer                                                                                ;
; BUSRT_BITS     ; 10    ; Signed Integer                                                                                ;
; BURST_SIZE     ; 128   ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                ;
; CBXI_PARAMETER          ; dcfifo_aql1  ; Untyped                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                                                                              ;
; ADDR_BITS      ; 24    ; Signed Integer                                                                              ;
; BUSRT_BITS     ; 10    ; Signed Integer                                                                              ;
; FIFO_DEPTH     ; 256   ; Signed Integer                                                                              ;
; BURST_SIZE     ; 128   ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_core:sdram_core_m0 ;
+-----------------+-------+---------------------------------------------+
; Parameter Name  ; Value ; Type                                        ;
+-----------------+-------+---------------------------------------------+
; T_RP            ; 4     ; Signed Integer                              ;
; T_RC            ; 6     ; Signed Integer                              ;
; T_MRD           ; 6     ; Signed Integer                              ;
; T_RCD           ; 2     ; Signed Integer                              ;
; T_WR            ; 3     ; Signed Integer                              ;
; CASn            ; 3     ; Signed Integer                              ;
; SDR_BA_WIDTH    ; 2     ; Signed Integer                              ;
; SDR_ROW_WIDTH   ; 13    ; Signed Integer                              ;
; SDR_COL_WIDTH   ; 9     ; Signed Integer                              ;
; SDR_DQ_WIDTH    ; 16    ; Signed Integer                              ;
; SDR_DQM_WIDTH   ; 2     ; Signed Integer                              ;
; APP_ADDR_WIDTH  ; 24    ; Signed Integer                              ;
; APP_BURST_WIDTH ; 10    ; Signed Integer                              ;
+-----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: thres_scan:thres_scan_m0|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; sys_pll:sys_pll_m0|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; video_pll:video_pll_m0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------+
; Name                       ; Value                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                   ;
; Entity Instance            ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                          ;
;     -- LPM_WIDTH           ; 16                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                 ;
;     -- USE_EAB             ; ON                                                                                  ;
; Entity Instance            ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                          ;
;     -- LPM_WIDTH           ; 16                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                 ;
;     -- USE_EAB             ; ON                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_256:read_buf"                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrusedw ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf"                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; rdusedw ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0"  ;
+----------------------+--------+----------+------------------------+
; Port                 ; Type   ; Severity ; Details                ;
+----------------------+--------+----------+------------------------+
; read_finish          ; Output ; Info     ; Explicitly unconnected ;
; read_addr_0          ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[20..15]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_1[23..21]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[12..11]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[9..0]    ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[14]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[13]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_1[10]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_2[21..16]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_2[23..22]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[13..12]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[10..0]   ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[15]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[14]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_2[11]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[20..17]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[15..13]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[11..10]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[9..0]    ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[23]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[22]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[21]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[16]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[12]      ; Input  ; Info     ; Stuck at GND           ;
; read_len[16..14]     ; Input  ; Info     ; Stuck at VCC           ;
; read_len[12..10]     ; Input  ; Info     ; Stuck at VCC           ;
; read_len[23..19]     ; Input  ; Info     ; Stuck at GND           ;
; read_len[9..0]       ; Input  ; Info     ; Stuck at GND           ;
; read_len[18]         ; Input  ; Info     ; Stuck at VCC           ;
; read_len[17]         ; Input  ; Info     ; Stuck at GND           ;
; read_len[13]         ; Input  ; Info     ; Stuck at GND           ;
; write_finish         ; Output ; Info     ; Explicitly unconnected ;
; write_addr_0         ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[20..15] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_1[23..21] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[12..11] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[9..0]   ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[14]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[13]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_1[10]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_2[21..16] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_2[23..22] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[13..12] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[10..0]  ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[15]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[14]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_2[11]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[20..17] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[15..13] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[11..10] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[9..0]   ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[23]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[22]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[21]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[16]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[12]     ; Input  ; Info     ; Stuck at GND           ;
; write_len[16..14]    ; Input  ; Info     ; Stuck at VCC           ;
; write_len[12..10]    ; Input  ; Info     ; Stuck at VCC           ;
; write_len[23..19]    ; Input  ; Info     ; Stuck at GND           ;
; write_len[9..0]      ; Input  ; Info     ; Stuck at GND           ;
; write_len[18]        ; Input  ; Info     ; Stuck at VCC           ;
; write_len[17]        ; Input  ; Info     ; Stuck at GND           ;
; write_len[13]        ; Input  ; Info     ; Stuck at GND           ;
+----------------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:display_m0"                                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; bar_left  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; bar_right ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0"                                                              ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; rgb_x ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "rgb_x[10..10]" have no fanouts ;
; rgb_y ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "rgb_y[10..10]" have no fanouts ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "cmos_8_16bit:cmos_8_16bit_m0" ;
+--------+--------+----------+-----------------------------+
; Port   ; Type   ; Severity ; Details                     ;
+--------+--------+----------+-----------------------------+
; hblank ; Output ; Info     ; Explicitly unconnected      ;
+--------+--------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------+
; nReset   ; Input  ; Info     ; Stuck at VCC                                                                                ;
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                ;
; i2c_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; i2c_al   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0"                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; i2c_read_req_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_read_data    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "i2c_config:i2c_config_m0"            ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; clk_div_cnt[8..4]  ; Input  ; Info     ; Stuck at VCC           ;
; clk_div_cnt[15..9] ; Input  ; Info     ; Stuck at GND           ;
; clk_div_cnt[1..0]  ; Input  ; Info     ; Stuck at GND           ;
; clk_div_cnt[3]     ; Input  ; Info     ; Stuck at GND           ;
; clk_div_cnt[2]     ; Input  ; Info     ; Stuck at VCC           ;
; i2c_addr_2byte     ; Input  ; Info     ; Stuck at VCC           ;
; error              ; Output ; Info     ; Explicitly unconnected ;
; done               ; Output ; Info     ; Explicitly unconnected ;
+--------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 85                          ;
; cycloneiii_ff         ; 990                         ;
;     CLR               ; 323                         ;
;     CLR SCLR          ; 26                          ;
;     CLR SLD           ; 34                          ;
;     ENA               ; 194                         ;
;     ENA CLR           ; 142                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 47                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 3                           ;
;     SLD               ; 17                          ;
;     plain             ; 180                         ;
; cycloneiii_io_obuf    ; 18                          ;
; cycloneiii_lcell_comb ; 2481                        ;
;     arith             ; 463                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 302                         ;
;         3 data inputs ; 157                         ;
;     normal            ; 2018                        ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 59                          ;
;         2 data inputs ; 233                         ;
;         3 data inputs ; 281                         ;
;         4 data inputs ; 1427                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 25.20                       ;
; Average LUT depth     ; 5.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Apr 26 21:25:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_lcd -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/lut_ov5640_rgb565_800_480_30.v
    Info (12023): Found entity 1: lut_ov5640_rgb565_800_480 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/lut_ov5640_rgb565_800_480_30.v Line: 30
Info (12021): Found 0 design units, including 0 entities, in source file src/i2c_master/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_top.v Line: 30
Info (12021): Found 0 design units, including 0 entities, in source file src/i2c_master/i2c_master_defines.v
Warning (10335): Unrecognized synthesis attribute "enum_state" at src/i2c_master/i2c_master_byte_ctrl.v(199) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_byte_ctrl.v Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_byte_ctrl.v Line: 75
Warning (10335): Unrecognized synthesis attribute "enum_state" at src/i2c_master/i2c_master_bit_ctrl.v(185) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_bit_ctrl.v Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_bit_ctrl.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_config.v
    Info (12023): Found entity 1: i2c_config File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_config.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_tx.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_top.sv
    Info (12023): Found entity 1: uart_top File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/lcd/thrould_rgb.sv
    Info (12023): Found entity 1: thrould_rgb File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thrould_rgb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/lcd/thres_scan.sv
    Info (12023): Found entity 1: thres_scan File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/lcd/display.v
    Info (12023): Found entity 1: display File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/top.sv
    Info (12023): Found entity 1: top File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 1
Warning (12019): Can't analyze file -- file src/filter/rgb_gauss.sv is missing
Warning (12019): Can't analyze file -- file src/filter/linebuffer_Wapper.vhd is missing
Warning (12019): Can't analyze file -- file src/filter/ImageXlib_utils.vhd is missing
Warning (12019): Can't analyze file -- file src/filter/ImageXlib_arch.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/lcd/video_timing_data.v
    Info (12023): Found entity 1: video_timing_data File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/video_timing_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/lcd/rgb_timing.v
    Info (12023): Found entity 1: rgb_timing File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/rgb_timing.v Line: 1
Warning (12019): Can't analyze file -- file src/iic_cam/iic_top.sv is missing
Warning (12019): Can't analyze file -- file src/iic_cam/iic_master.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/sdram_core.v
    Info (12023): Found entity 1: sdram_core File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/sdram_core.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/frame_read_write.v
    Info (12023): Found entity 1: frame_read_write File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/frame_fifo_write.v
    Info (12023): Found entity 1: frame_fifo_write File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_fifo_write.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/frame_fifo_read.v
    Info (12023): Found entity 1: frame_fifo_read File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_fifo_read.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/cmos_write_req_gen.v
    Info (12023): Found entity 1: cmos_write_req_gen File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/cmos_write_req_gen.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/cmos_8_16bit.v
    Info (12023): Found entity 1: cmos_8_16bit File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/cmos_8_16bit.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/video_pll.v
    Info (12023): Found entity 1: video_pll File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/video_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/sys_pll.v
    Info (12023): Found entity 1: sys_pll File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/sys_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16_256.v
    Info (12023): Found entity 1: afifo_16_256 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/afifo_16_256.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/afifo_8i_16o_1024.v
    Info (12023): Found entity 1: afifo_8i_16o_1024 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/afifo_8i_16o_1024.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at uart_top.sv(72): created implicit net for "send_busy" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_top.sv Line: 72
Warning (10236): Verilog HDL Implicit Net warning at top.sv(106): created implicit net for "cmos_16bit_wr" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 106
Warning (10236): Verilog HDL Implicit Net warning at top.sv(173): created implicit net for "scan_en" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 173
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.sv(14): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_tx.sv Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at uart_top.sv(22): Parameter Declaration in module "uart_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_top.sv Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at uart_top.sv(23): Parameter Declaration in module "uart_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_top.sv Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at uart_top.sv(24): Parameter Declaration in module "uart_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_top.sv Line: 24
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:sys_pll_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 46
Info (12128): Elaborating entity "altpll" for hierarchy "sys_pll:sys_pll_m0|altpll:altpll_component" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/sys_pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "sys_pll:sys_pll_m0|altpll:altpll_component" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/sys_pll.v Line: 91
Info (12133): Instantiated megafunction "sys_pll:sys_pll_m0|altpll:altpll_component" with the following parameter: File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/sys_pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sys_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v
    Info (12023): Found entity 1: sys_pll_altpll File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/sys_pll_altpll.v Line: 30
Info (12128): Elaborating entity "sys_pll_altpll" for hierarchy "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:video_pll_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 51
Info (12128): Elaborating entity "altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/video_pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "video_pll:video_pll_m0|altpll:altpll_component" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/video_pll.v Line: 91
Info (12133): Instantiated megafunction "video_pll:video_pll_m0|altpll:altpll_component" with the following parameter: File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/video_pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=video_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v
    Info (12023): Found entity 1: video_pll_altpll File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/video_pll_altpll.v Line: 30
Info (12128): Elaborating entity "video_pll_altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "i2c_config" for hierarchy "i2c_config:i2c_config_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 87
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_config.v Line: 157
Info (10264): Verilog HDL Case Statement information at i2c_master_top.v(246): all case item expressions in this case statement are onehot File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_top.v Line: 246
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_top.v Line: 284
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_byte_ctrl.v Line: 164
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_bit_ctrl.v Line: 257
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_bit_ctrl.v Line: 258
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_bit_ctrl.v Line: 410
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_bit_ctrl.v Line: 410
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/i2c_master/i2c_master_bit_ctrl.v Line: 406
Info (12128): Elaborating entity "lut_ov5640_rgb565_800_480" for hierarchy "lut_ov5640_rgb565_800_480:lut_ov5640_rgb565_800_480_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 92
Info (12128): Elaborating entity "cmos_8_16bit" for hierarchy "cmos_8_16bit:cmos_8_16bit_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 107
Info (12128): Elaborating entity "cmos_write_req_gen" for hierarchy "cmos_write_req_gen:cmos_write_req_gen_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 117
Info (12128): Elaborating entity "video_timing_data" for hierarchy "video_timing_data:video_timing_data_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 145
Info (12128): Elaborating entity "rgb_timing" for hierarchy "video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/video_timing_data.v Line: 65
Warning (10230): Verilog HDL assignment warning at rgb_timing.v(49): truncated value with size 12 to match size of target (11) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/rgb_timing.v Line: 49
Warning (10230): Verilog HDL assignment warning at rgb_timing.v(53): truncated value with size 12 to match size of target (11) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/rgb_timing.v Line: 53
Warning (10230): Verilog HDL assignment warning at rgb_timing.v(80): truncated value with size 32 to match size of target (1) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/rgb_timing.v Line: 80
Warning (10230): Verilog HDL assignment warning at rgb_timing.v(98): truncated value with size 32 to match size of target (1) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/rgb_timing.v Line: 98
Info (12128): Elaborating entity "thrould_rgb" for hierarchy "thrould_rgb:thrould_rgb_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 161
Info (12128): Elaborating entity "thres_scan" for hierarchy "thres_scan:thres_scan_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 175
Warning (10762): Verilog HDL Case Statement warning at thres_scan.sv(28): can't check case statement for completeness because the case expression has too many possible states File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 28
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(52): truncated value with size 32 to match size of target (10) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 52
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(74): truncated value with size 32 to match size of target (7) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 74
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(80): truncated value with size 32 to match size of target (7) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 80
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(89): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 89
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(97): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 97
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(104): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 104
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(109): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 109
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(113): truncated value with size 32 to match size of target (2) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 113
Info (12128): Elaborating entity "display" for hierarchy "display:display_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 200
Info (12128): Elaborating entity "uart_top" for hierarchy "uart_top:uart_top_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 213
Warning (10230): Verilog HDL assignment warning at uart_top.sv(50): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_top.sv Line: 50
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_top:uart_top_m0|uart_tx:uart_tx_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_top.sv Line: 76
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(43): truncated value with size 32 to match size of target (21) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_tx.sv Line: 43
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(51): truncated value with size 32 to match size of target (3) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_tx.sv Line: 51
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(55): truncated value with size 32 to match size of target (21) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_tx.sv Line: 55
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(66): truncated value with size 32 to match size of target (21) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/uart/uart_tx.sv Line: 66
Info (12128): Elaborating entity "frame_read_write" for hierarchy "frame_read_write:frame_read_write_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 288
Info (12128): Elaborating entity "afifo_16_256" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 99
Info (12128): Elaborating entity "dcfifo" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/afifo_16_256.v Line: 97
Info (12130): Elaborated megafunction instantiation "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/afifo_16_256.v Line: 97
Info (12133): Instantiated megafunction "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component" with the following parameter: File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/ip_core/afifo_16_256.v Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aql1.tdf
    Info (12023): Found entity 1: dcfifo_aql1 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dcfifo_aql1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_aql1" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/a_gray2bin_ugb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dcfifo_aql1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/a_graycounter_t57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dcfifo_aql1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/a_graycounter_pjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dcfifo_aql1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mv61.tdf
    Info (12023): Found entity 1: altsyncram_mv61 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/altsyncram_mv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mv61" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dcfifo_aql1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dcfifo_aql1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dcfifo_aql1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dcfifo_aql1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/cmpr_f66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/dcfifo_aql1.tdf Line: 81
Info (12128): Elaborating entity "frame_fifo_write" for hierarchy "frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 130
Info (12128): Elaborating entity "frame_fifo_read" for hierarchy "frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 176
Info (12128): Elaborating entity "sdram_core" for hierarchy "sdram_core:sdram_core_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 315
Info (10264): Verilog HDL Case Statement information at sdram_core.v(321): all case item expressions in this case statement are onehot File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/sdram_core.v Line: 321
Info (10264): Verilog HDL Case Statement information at sdram_core.v(378): all case item expressions in this case statement are onehot File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/sdram_core.v Line: 378
Warning (10034): Output port "sdram_cs_n" at sdram_core.v(38) has no driver File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/sdram_core.v Line: 38
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[15]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[14]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[13]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[12]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[11]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[10]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[9]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[8]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[15]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[14]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[13]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[12]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[11]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[10]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[9]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[8]" is missing source, defaulting to GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/frame_read_write.v Line: 82
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "thres_scan:thres_scan_m0|Div0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 52
Info (12130): Elaborated megafunction instantiation "thres_scan:thres_scan_m0|lpm_divide:Div0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 52
Info (12133): Instantiated megafunction "thres_scan:thres_scan_m0|lpm_divide:Div0" with the following parameter: File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/lcd/thres_scan.sv Line: 52
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/lpm_divide_3jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/alt_u_div_a7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/add_sub_8pc.tdf Line: 23
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/sdram/sdram_core.v Line: 41
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 15
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 28
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 29
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 33
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 33
Info (286030): Timing-Driven Synthesis is running
Info (17049): 38 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2915 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 2796 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4875 megabytes
    Info: Processing ended: Wed Apr 26 21:25:56 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/output_files/top.map.smsg.


