{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732979299760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732979299761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 12:08:19 2024 " "Processing started: Sat Nov 30 12:08:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732979299761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979299761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979299761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732979300221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732979300221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaydriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDriver-Behavioral " "Found design unit 1: DisplayDriver-Behavioral" {  } { { "DisplayDriver.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/DisplayDriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310629 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriver " "Found entity 1: DisplayDriver" {  } { { "DisplayDriver.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/DisplayDriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310629 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" CPU.vhd(149) " "VHDL syntax error at CPU.vhd(149) near text \"PROCESS\";  expecting \"if\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 149 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310630 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(153) " "VHDL syntax error at CPU.vhd(153) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 153 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310630 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(163) " "VHDL syntax error at CPU.vhd(163) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 163 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310630 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" CPU.vhd(165) " "VHDL syntax error at CPU.vhd(165) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 165 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310630 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" CPU.vhd(168) " "VHDL syntax error at CPU.vhd(168) near text \"PROCESS\";  expecting \"if\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 168 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(170) " "VHDL syntax error at CPU.vhd(170) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 170 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(177) " "VHDL syntax error at CPU.vhd(177) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 177 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(180) " "VHDL syntax error at CPU.vhd(180) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 180 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(184) " "VHDL syntax error at CPU.vhd(184) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 184 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(187) " "VHDL syntax error at CPU.vhd(187) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 187 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(192) " "VHDL syntax error at CPU.vhd(192) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 192 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(198) " "VHDL syntax error at CPU.vhd(198) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 198 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(201) " "VHDL syntax error at CPU.vhd(201) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 201 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(203) " "VHDL syntax error at CPU.vhd(203) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 203 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(206) " "VHDL syntax error at CPU.vhd(206) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 206 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(208) " "VHDL syntax error at CPU.vhd(208) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 208 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(211) " "VHDL syntax error at CPU.vhd(211) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 211 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(213) " "VHDL syntax error at CPU.vhd(213) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 213 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(216) " "VHDL syntax error at CPU.vhd(216) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 216 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310631 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ULAvhd.vhd " "Can't analyze file -- file ULAvhd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1732979310635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310637 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-Behavioral " "Found design unit 1: UnidadeControle-Behavioral" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310638 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310638 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "registrador.vhd " "Can't analyze file -- file registrador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1732979310642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input_Unit-Behavioral " "Found design unit 1: Input_Unit-Behavioral" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310644 ""} { "Info" "ISGN_ENTITY_NAME" "1 Input_Unit " "Found entity 1: Input_Unit" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Unit-Behavioral " "Found design unit 1: Output_Unit-Behavioral" {  } { { "Output_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Output_Unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310645 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Unit " "Found entity 1: Output_Unit" {  } { { "Output_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Output_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310645 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decodificador.vhd " "Can't analyze file -- file Decodificador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1732979310648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_bus-Behavioral " "Found design unit 1: address_bus-Behavioral" {  } { { "address_bus.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/address_bus.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310650 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_bus " "Found entity 1: address_bus" {  } { { "address_bus.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/address_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bus-Behavioral " "Found design unit 1: data_bus-Behavioral" {  } { { "data_bus.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/data_bus.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310652 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_bus " "Found entity 1: data_bus" {  } { { "data_bus.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/data_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_bus-Behavioral " "Found design unit 1: control_bus-Behavioral" {  } { { "control_bus.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/control_bus.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310653 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_bus " "Found entity 1: control_bus" {  } { { "control_bus.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/control_bus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310653 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register.vhd " "Can't analyze file -- file register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1732979310657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-Behavioral " "Found design unit 1: program_counter-Behavioral" {  } { { "program_counter.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/program_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310659 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/program_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310659 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register8.vhd " "Can't analyze file -- file register8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1732979310662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_unidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_unidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_unidade-behavior " "Found design unit 1: memoria_unidade-behavior" {  } { { "memoria_unidade.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/memoria_unidade.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310664 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_unidade " "Found entity 1: memoria_unidade" {  } { { "memoria_unidade.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/memoria_unidade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256x8-SYN " "Found design unit 1: ram256x8-SYN" {  } { { "ram256x8.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ram256x8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310666 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram256x8 " "Found entity 1: ram256x8" {  } { { "ram256x8.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ram256x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732979310666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310666 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732979310780 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 30 12:08:30 2024 " "Processing ended: Sat Nov 30 12:08:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732979310780 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732979310780 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732979310780 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979310780 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732979311422 ""}
