// Seed: 3942230348
module module_0 (
    input wand id_0,
    output supply1 id_1,
    output wor id_2
);
  assign id_1 = 1'd0 * -1 != -1'b0 ? 1'b0 > id_0 : 1'b0 ~^ 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd84,
    parameter id_6 = 32'd72
) (
    output wand id_0,
    input tri1 _id_1,
    input tri id_2,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    output tri _id_6,
    input tri0 id_7,
    output uwire id_8,
    input wor id_9,
    input tri1 id_10,
    input tri id_11,
    input uwire id_12,
    output supply0 id_13
);
  wire id_15[-1 : -1];
  logic [1 : -1] id_16;
  assign id_5 = -1;
  logic [id_6 : -1  ^  id_1] id_17;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_13
  );
  assign modCall_1.id_2 = 0;
endmodule
