// Seed: 3737102422
module module_0 (
    input  wire id_0,
    output wor  id_1
);
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input wand id_3,
    output logic id_4,
    output uwire id_5,
    output wand id_6,
    input uwire id_7,
    input tri id_8,
    input uwire id_9,
    input tri0 id_10,
    input supply0 id_11,
    input wand id_12
);
  always @(*) begin : LABEL_0
    id_4 <= 1;
  end
  module_0 modCall_1 (
      id_11,
      id_5
  );
endmodule
