#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 30 10:28:16 2024
# Process ID: 3540
# Current directory: E:/project/Experiment_4/display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5544 E:\project\Experiment_4\display\display.xpr
# Log file: E:/project/Experiment_4/display/vivado.log
# Journal file: E:/project/Experiment_4/display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project/Experiment_4/display/display.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 948.461 ; gain = 245.258
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/Experiment_4/display/display.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 30 10:39:00 2024] Launched synth_1...
Run output will be captured here: E:/project/Experiment_4/display/display.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: top
INFO: [Device 21-403] Loading part xc7k325tffg900-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1581.613 ; gain = 227.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/project/Experiment_4/display/display.srcs/sources_1/new/top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/project/Experiment_4/display/.Xil/Vivado-3540-Peng0v0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/project/Experiment_4/display/.Xil/Vivado-3540-Peng0v0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'micro_cpu' [E:/project/Experiment_4/display/display.srcs/sources_1/new/cpu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'inst_dec' [E:/project/Experiment_4/display/display.srcs/sources_1/new/inst_dec.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'inst_dec' (2#1) [E:/project/Experiment_4/display/display.srcs/sources_1/new/inst_dec.sv:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/project/Experiment_4/display/display.srcs/sources_1/new/alu.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [E:/project/Experiment_4/display/display.srcs/sources_1/new/alu.sv:24]
INFO: [Synth 8-6157] synthesizing module 'mem' [E:/project/Experiment_4/display/display.srcs/sources_1/new/mem.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_4/display/display.srcs/sources_1/new/mem.sv:60]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_4/display/display.srcs/sources_1/new/mem.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'mem' (4#1) [E:/project/Experiment_4/display/display.srcs/sources_1/new/mem.sv:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/project/Experiment_4/display/display.srcs/sources_1/new/regfile.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [E:/project/Experiment_4/display/display.srcs/sources_1/new/regfile.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'micro_cpu' (6#1) [E:/project/Experiment_4/display/display.srcs/sources_1/new/cpu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'part3_bit_extension' [E:/project/Experiment_4/display/display.srcs/sources_1/new/part3_bit_extension.sv:23]
INFO: [Synth 8-6157] synthesizing module 'part2_word_extension' [E:/project/Experiment_4/display/display.srcs/sources_1/new/part2_word_extension.sv:23]
INFO: [Synth 8-6157] synthesizing module 'width8_addr14' [E:/project/Experiment_4/display/.Xil/Vivado-3540-Peng0v0/realtime/width8_addr14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'width8_addr14' (7#1) [E:/project/Experiment_4/display/.Xil/Vivado-3540-Peng0v0/realtime/width8_addr14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'part2_word_extension' (8#1) [E:/project/Experiment_4/display/display.srcs/sources_1/new/part2_word_extension.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'part3_bit_extension' (9#1) [E:/project/Experiment_4/display/display.srcs/sources_1/new/part3_bit_extension.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'ram_addr_i' does not match port width (16) of module 'part3_bit_extension' [E:/project/Experiment_4/display/display.srcs/sources_1/new/top.sv:91]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/project/Experiment_4/display/display.srcs/sources_1/new/display.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_4/display/display.srcs/sources_1/new/display.sv:44]
INFO: [Synth 8-6157] synthesizing module 'seg7' [E:/project/Experiment_4/display/display.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_4/display/display.srcs/sources_1/new/seg7.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (10#1) [E:/project/Experiment_4/display/display.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (11#1) [E:/project/Experiment_4/display/display.srcs/sources_1/new/display.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [E:/project/Experiment_4/display/display.srcs/sources_1/new/top.sv:27]
WARNING: [Synth 8-3331] design alu has unconnected port inst[31]
WARNING: [Synth 8-3331] design alu has unconnected port inst[30]
WARNING: [Synth 8-3331] design alu has unconnected port inst[29]
WARNING: [Synth 8-3331] design alu has unconnected port inst[28]
WARNING: [Synth 8-3331] design alu has unconnected port inst[27]
WARNING: [Synth 8-3331] design alu has unconnected port inst[26]
WARNING: [Synth 8-3331] design alu has unconnected port inst[25]
WARNING: [Synth 8-3331] design alu has unconnected port inst[24]
WARNING: [Synth 8-3331] design alu has unconnected port inst[23]
WARNING: [Synth 8-3331] design alu has unconnected port inst[22]
WARNING: [Synth 8-3331] design alu has unconnected port inst[21]
WARNING: [Synth 8-3331] design alu has unconnected port inst[20]
WARNING: [Synth 8-3331] design alu has unconnected port inst[19]
WARNING: [Synth 8-3331] design alu has unconnected port inst[18]
WARNING: [Synth 8-3331] design alu has unconnected port inst[17]
WARNING: [Synth 8-3331] design alu has unconnected port inst[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1640.203 ; gain = 286.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1650.121 ; gain = 296.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1650.121 ; gain = 296.367
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/Experiment_4/display/display.srcs/sources_1/ip/width8_addr14/width8_addr14.dcp' for cell 'Block_RAM/RAM_word_extension1/RAM_word_extension1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1668.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'key'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'key'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'b[31]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'b[30]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'b[29]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'b[28]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'b[27]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'b[26]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'b[25]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'b[24]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'b[23]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'b[22]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'b[21]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'b[20]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'b[19]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'b[18]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'b[17]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'b[16]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'b[15]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'b[14]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'b[13]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:233]
WARNING: [Vivado 12-584] No ports matched 'b[12]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:234]
WARNING: [Vivado 12-584] No ports matched 'b[11]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:235]
WARNING: [Vivado 12-584] No ports matched 'b[10]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:236]
WARNING: [Vivado 12-584] No ports matched 'b[9]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:237]
WARNING: [Vivado 12-584] No ports matched 'b[7]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'b[8]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'b[6]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'b[5]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'b[4]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:243]
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:244]
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:245]
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:246]
WARNING: [Vivado 12-584] No ports matched 'b[31]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:247]
WARNING: [Vivado 12-584] No ports matched 'b[30]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:248]
WARNING: [Vivado 12-584] No ports matched 'b[29]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:249]
WARNING: [Vivado 12-584] No ports matched 'b[28]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:250]
WARNING: [Vivado 12-584] No ports matched 'b[27]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'b[26]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:252]
WARNING: [Vivado 12-584] No ports matched 'b[25]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:253]
WARNING: [Vivado 12-584] No ports matched 'b[24]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:254]
WARNING: [Vivado 12-584] No ports matched 'b[23]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:255]
WARNING: [Vivado 12-584] No ports matched 'b[22]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:256]
WARNING: [Vivado 12-584] No ports matched 'b[20]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:257]
WARNING: [Vivado 12-584] No ports matched 'b[21]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:258]
WARNING: [Vivado 12-584] No ports matched 'b[19]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:259]
WARNING: [Vivado 12-584] No ports matched 'b[18]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:260]
WARNING: [Vivado 12-584] No ports matched 'b[17]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:261]
WARNING: [Vivado 12-584] No ports matched 'b[16]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:262]
WARNING: [Vivado 12-584] No ports matched 'b[15]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:263]
WARNING: [Vivado 12-584] No ports matched 'b[14]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:264]
WARNING: [Vivado 12-584] No ports matched 'b[13]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:265]
WARNING: [Vivado 12-584] No ports matched 'b[12]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:266]
WARNING: [Vivado 12-584] No ports matched 'b[11]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:267]
WARNING: [Vivado 12-584] No ports matched 'b[10]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:268]
WARNING: [Vivado 12-584] No ports matched 'b[9]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:269]
WARNING: [Vivado 12-584] No ports matched 'b[8]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:270]
WARNING: [Vivado 12-584] No ports matched 'b[7]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:271]
WARNING: [Vivado 12-584] No ports matched 'b[6]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'b[5]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'b[4]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:274]
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:275]
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:276]
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:277]
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:278]
Finished Parsing XDC File [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1776.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1871.109 ; gain = 517.355
39 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1871.109 ; gain = 808.406
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'b[31]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'b[30]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'b[29]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'b[28]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'b[27]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'b[26]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'b[25]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'b[24]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'b[23]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'b[22]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'b[21]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'b[20]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'b[19]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'b[18]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'b[17]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'b[16]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'b[15]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'b[14]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'b[13]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:233]
WARNING: [Vivado 12-584] No ports matched 'b[12]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:234]
WARNING: [Vivado 12-584] No ports matched 'b[11]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:235]
WARNING: [Vivado 12-584] No ports matched 'b[10]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:236]
WARNING: [Vivado 12-584] No ports matched 'b[9]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:237]
WARNING: [Vivado 12-584] No ports matched 'b[7]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'b[8]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'b[6]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'b[5]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'b[4]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:243]
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:244]
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:245]
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:246]
WARNING: [Vivado 12-584] No ports matched 'b[31]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:247]
WARNING: [Vivado 12-584] No ports matched 'b[30]'. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:248]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:248]
Finished Parsing XDC File [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1873.945 ; gain = 1.180
place_ports key_erase_crosstalk C14
set_property IOSTANDARD LVCMOS18 [get_ports [list key_erase_crosstalk]]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal key_erase_crosstalk cannot be placed on D11 (IOB_X0Y314) because the pad is already occupied by terminal key_reg_0 possibly due to user constraint [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc:80]
Finished Parsing XDC File [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/project/Experiment_4/display/display.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1908.891 ; gain = 21.453
place_ports key_reg_0 E15
place_ports key_erase_crosstalk C14
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/Experiment_4/display/display.runs/synth_1

launch_runs impl_1 -jobs 8
[Thu May 30 10:50:27 2024] Launched synth_1...
Run output will be captured here: E:/project/Experiment_4/display/display.runs/synth_1/runme.log
[Thu May 30 10:50:27 2024] Launched impl_1...
Run output will be captured here: E:/project/Experiment_4/display/display.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 30 12:00:45 2024...
