# Verilog_SPI
// the file is  an SPI master module. including sending and receiving function.
// the module can send or receive 8bit data.
// the module does not use state machine to realize the function.
// the basic function has been tested. However, some complex applications are not simulated. Before used in real application, more tests are required.
