# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name RoundKey_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_0 \
    op interface \
    ports { RoundKey_0_address0 { O 5 vector } RoundKey_0_ce0 { O 1 bit } RoundKey_0_q0 { I 8 vector } RoundKey_0_address1 { O 5 vector } RoundKey_0_ce1 { O 1 bit } RoundKey_0_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name RoundKey_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_1 \
    op interface \
    ports { RoundKey_1_address0 { O 5 vector } RoundKey_1_ce0 { O 1 bit } RoundKey_1_q0 { I 8 vector } RoundKey_1_address1 { O 5 vector } RoundKey_1_ce1 { O 1 bit } RoundKey_1_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name RoundKey_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_2 \
    op interface \
    ports { RoundKey_2_address0 { O 5 vector } RoundKey_2_ce0 { O 1 bit } RoundKey_2_q0 { I 8 vector } RoundKey_2_address1 { O 5 vector } RoundKey_2_ce1 { O 1 bit } RoundKey_2_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name RoundKey_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_3 \
    op interface \
    ports { RoundKey_3_address0 { O 5 vector } RoundKey_3_ce0 { O 1 bit } RoundKey_3_q0 { I 8 vector } RoundKey_3_address1 { O 5 vector } RoundKey_3_ce1 { O 1 bit } RoundKey_3_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name RoundKey_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_4 \
    op interface \
    ports { RoundKey_4_address0 { O 5 vector } RoundKey_4_ce0 { O 1 bit } RoundKey_4_q0 { I 8 vector } RoundKey_4_address1 { O 5 vector } RoundKey_4_ce1 { O 1 bit } RoundKey_4_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name RoundKey_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_5 \
    op interface \
    ports { RoundKey_5_address0 { O 5 vector } RoundKey_5_ce0 { O 1 bit } RoundKey_5_q0 { I 8 vector } RoundKey_5_address1 { O 5 vector } RoundKey_5_ce1 { O 1 bit } RoundKey_5_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name RoundKey_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_6 \
    op interface \
    ports { RoundKey_6_address0 { O 5 vector } RoundKey_6_ce0 { O 1 bit } RoundKey_6_q0 { I 8 vector } RoundKey_6_address1 { O 5 vector } RoundKey_6_ce1 { O 1 bit } RoundKey_6_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name RoundKey_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_7 \
    op interface \
    ports { RoundKey_7_address0 { O 5 vector } RoundKey_7_ce0 { O 1 bit } RoundKey_7_q0 { I 8 vector } RoundKey_7_address1 { O 5 vector } RoundKey_7_ce1 { O 1 bit } RoundKey_7_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name round \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_round \
    op interface \
    ports { round { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name data_in_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_0_read \
    op interface \
    ports { data_in_0_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name data_in_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_1_read \
    op interface \
    ports { data_in_1_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name data_in_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_2_read \
    op interface \
    ports { data_in_2_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name data_in_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_3_read \
    op interface \
    ports { data_in_3_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name data_in_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_4_read \
    op interface \
    ports { data_in_4_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name data_in_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_5_read \
    op interface \
    ports { data_in_5_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name data_in_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_6_read \
    op interface \
    ports { data_in_6_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name data_in_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_7_read \
    op interface \
    ports { data_in_7_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name data_in_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_8_read \
    op interface \
    ports { data_in_8_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name data_in_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_9_read \
    op interface \
    ports { data_in_9_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name data_in_10_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_10_read \
    op interface \
    ports { data_in_10_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name data_in_11_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_11_read \
    op interface \
    ports { data_in_11_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name data_in_1213_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_1213_read \
    op interface \
    ports { data_in_1213_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name data_in_13_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_13_read \
    op interface \
    ports { data_in_13_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name data_in_14_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_14_read \
    op interface \
    ports { data_in_14_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name data_in_15_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_15_read \
    op interface \
    ports { data_in_15_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -5 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


