<InterfaceSummary>
<RtlPorts>
<name>input_2_V</name>
<CType>
<TypeName>ap_fixed 32 32 5 3 0</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>64</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer7_out_0_V</name>
<CType>
<TypeName>ap_fixed 18 4 5 3 0</TypeName>
<TypeWidth>18</TypeWidth>
<PhysicalWidth>18</PhysicalWidth>
</CType>
<CFractionWidth>14</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

