#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\va_math.vpi";
S_000002423d3904f0 .scope module, "cache_tb" "cache_tb" 2 3;
 .timescale -9 -12;
P_000002423d365b10 .param/l "IDLE" 1 2 43, C4<00>;
P_000002423d365b48 .param/l "MEMOP" 1 2 44, C4<01>;
P_000002423d365b80 .param/l "UPDATE" 1 2 45, C4<10>;
v000002423d3b3600_0 .var "addr", 31 0;
v000002423d3b4280_0 .var/i "addr_temp", 31 0;
v000002423d3b43c0_0 .net "busy", 0 0, v000002423d3b4640_0;  1 drivers
v000002423d3b3420_0 .var "clk", 0 0;
v000002423d3b4d20_0 .var/i "data_temp", 31 0;
v000002423d3b4e60_0 .var/i "error_count", 31 0;
v000002423d3b32e0_0 .var "expected_data", 31 0;
v000002423d3b3380_0 .var "func3", 2 0;
v000002423d3b4f00_0 .net "hit", 0 0, v000002423d3b3c40_0;  1 drivers
v000002423d3b3060_0 .var/i "i", 31 0;
v000002423d3b4500_0 .var "pre_hit", 0 0;
v000002423d3b4460_0 .var "pre_state", 1 0;
v000002423d3b4960_0 .var/i "random_seed", 31 0;
v000002423d3b3100_0 .net "read_data", 31 0, v000002423d3b4320_0;  1 drivers
v000002423d3b4aa0_0 .var "reset", 0 0;
v000002423d3b3240_0 .net "set_index", 1 0, L_000002423d3b6b50;  1 drivers
v000002423d3b36a0_0 .net "tag", 25 0, L_000002423d3b5110;  1 drivers
v000002423d3b6010 .array "test_vectors", 31 0, 31 0;
v000002423d3b6e70_0 .var/i "timeout", 31 0;
v000002423d3b5930_0 .var "write_data", 31 0;
v000002423d3b6c90_0 .var "write_en", 0 0;
L_000002423d3b5110 .part v000002423d3b3600_0, 6, 26;
L_000002423d3b6b50 .part v000002423d3b3600_0, 4, 2;
S_000002423d302d40 .scope task, "do_memory_op" "do_memory_op" 2 83, 2 83 0, S_000002423d3904f0;
 .timescale -9 -12;
v000002423d35d3e0_0 .var "address", 31 0;
v000002423d35c6c0_0 .var "data", 31 0;
v000002423d35c940_0 .var "size", 2 0;
v000002423d35d020_0 .var "write", 0 0;
E_000002423d3876e0 .event posedge, v000002423d35ca80_0;
TD_cache_tb.do_memory_op ;
    %load/vec4 v000002423d3b41e0_0;
    %store/vec4 v000002423d3b4460_0, 0, 2;
    %load/vec4 v000002423d3b4f00_0;
    %store/vec4 v000002423d3b4500_0, 0, 1;
    %wait E_000002423d3876e0;
    %load/vec4 v000002423d35d3e0_0;
    %store/vec4 v000002423d3b3600_0, 0, 32;
    %load/vec4 v000002423d35c6c0_0;
    %store/vec4 v000002423d3b5930_0, 0, 32;
    %load/vec4 v000002423d35d020_0;
    %store/vec4 v000002423d3b6c90_0, 0, 1;
    %load/vec4 v000002423d35c940_0;
    %store/vec4 v000002423d3b3380_0, 0, 3;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002423d3876e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b6e70_0, 0, 32;
T_0.2 ;
    %load/vec4 v000002423d3b43c0_0;
    %flag_set/vec4 9;
    %jmp/1 T_0.5, 9;
    %load/vec4 v000002423d3b4f00_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.6, 11;
    %load/vec4 v000002423d35d020_0;
    %nor/r;
    %and;
T_0.6;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_0.5;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000002423d3b6e70_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz T_0.3, 8;
    %wait E_000002423d3876e0;
    %load/vec4 v000002423d3b6e70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b6e70_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v000002423d3b6e70_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %vpi_call 2 111 "$display", "ERROR: Operation timeout at time %0t", $time {0 0 0};
    %vpi_call 2 112 "$display", "Pre-op state: %d, Pre-hit: %b", v000002423d3b4460_0, v000002423d3b4500_0 {0 0 0};
    %vpi_call 2 113 "$display", "Current state: %d, Hit: %b", v000002423d3b41e0_0, v000002423d3b4f00_0 {0 0 0};
    %load/vec4 v000002423d3b4e60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b4e60_0, 0, 32;
    %vpi_call 2 115 "$finish" {0 0 0};
    %jmp T_0.8;
T_0.7 ;
    %vpi_call 2 118 "$display", "Operation complete after %0d cycles", v000002423d3b6e70_0 {0 0 0};
    %vpi_call 2 119 "$display", "Hit: %b, Read Data: %h", v000002423d3b4f00_0, v000002423d3b3100_0 {0 0 0};
    %load/vec4 v000002423d35d020_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.11, 9;
    %load/vec4 v000002423d3b4f00_0;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v000002423d35c940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %load/vec4 v000002423d3b3100_0;
    %load/vec4 v000002423d3b32e0_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 138 "$display", "ERROR: Word read mismatch. Expected %h, got %h", v000002423d3b32e0_0, v000002423d3b3100_0 {0 0 0};
    %load/vec4 v000002423d3b4e60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b4e60_0, 0, 32;
T_0.16 ;
    %jmp T_0.15;
T_0.12 ;
    %load/vec4 v000002423d3b3100_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %load/vec4 v000002423d3b32e0_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %load/vec4 v000002423d3b32e0_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %load/vec4 v000002423d3b3100_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %vpi_call 2 124 "$display", "ERROR: Byte read mismatch. Expected %h, got %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000002423d3b4e60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b4e60_0, 0, 32;
T_0.18 ;
    %jmp T_0.15;
T_0.13 ;
    %load/vec4 v000002423d3b3100_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %load/vec4 v000002423d3b32e0_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %cmp/ne;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v000002423d3b32e0_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %load/vec4 v000002423d3b3100_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %vpi_call 2 131 "$display", "ERROR: Half word read mismatch. Expected %h, got %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000002423d3b4e60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b4e60_0, 0, 32;
T_0.20 ;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
T_0.9 ;
    %fork TD_cache_tb.print_cache_state, S_000002423d329f90;
    %join;
T_0.8 ;
    %wait E_000002423d3876e0;
    %end;
S_000002423d3546f0 .scope module, "dut" "cache" 2 26, 3 1 0, S_000002423d3904f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 3 "func3";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /OUTPUT 1 "hit";
    .port_info 8 /OUTPUT 1 "busy";
P_000002423d2fef80 .param/l "IDLE" 1 3 35, C4<00>;
P_000002423d2fefb8 .param/l "READ" 1 3 36, C4<01>;
P_000002423d2feff0 .param/l "UPDATE" 1 3 38, C4<10>;
P_000002423d2ff028 .param/l "WRITE" 1 3 37, C4<10>;
L_000002423d3f10f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002423d3b4b40_0 .net/2u *"_ivl_12", 1 0, L_000002423d3f10f0;  1 drivers
v000002423d3b3ba0_0 .net *"_ivl_7", 1 0, L_000002423d3b6830;  1 drivers
L_000002423d3f10a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002423d3b34c0_0 .net/2u *"_ivl_8", 1 0, L_000002423d3f10a8;  1 drivers
v000002423d3b4a00_0 .net "addr", 31 0, v000002423d3b3600_0;  1 drivers
v000002423d3b4000_0 .net "addr_valid", 0 0, L_000002423d3b6d30;  1 drivers
v000002423d3b40a0 .array "age", 7 0, 2 0;
v000002423d3b4780_0 .net "block_offset", 3 0, L_000002423d3b66f0;  1 drivers
v000002423d3b4640_0 .var "busy", 0 0;
v000002423d3b3920_0 .net "clk", 0 0, v000002423d3b3420_0;  1 drivers
v000002423d3b4820 .array "data", 7 0, 31 0;
v000002423d3b39c0_0 .net "func3", 2 0, v000002423d3b3380_0;  1 drivers
v000002423d3b3c40_0 .var "hit", 0 0;
v000002423d3b4dc0_0 .var/i "i", 31 0;
v000002423d3b45a0_0 .var/i "j", 31 0;
v000002423d3b4be0_0 .net "mem_data", 31 0, v000002423d35cee0_0;  1 drivers
v000002423d3b46e0_0 .net "mem_data_ready", 0 0, v000002423d35cd00_0;  1 drivers
v000002423d3b3d80_0 .var "mem_write_en", 0 0;
v000002423d3b4320_0 .var "read_data", 31 0;
v000002423d3b31a0_0 .var "replace_way", 0 0;
v000002423d3b3560_0 .net "reset", 0 0, v000002423d3b4aa0_0;  1 drivers
v000002423d3b3a60_0 .net "set_index", 1 0, L_000002423d3b54d0;  1 drivers
v000002423d3b41e0_0 .var "state", 1 0;
v000002423d3b3ec0_0 .net "state_legal", 0 0, L_000002423d3b6290;  1 drivers
v000002423d3b37e0_0 .net "tag", 25 0, L_000002423d3b5cf0;  1 drivers
v000002423d3b3b00 .array "tags", 7 0, 25 0;
v000002423d3b4140 .array "valid", 7 0, 0 0;
v000002423d3b3e20_0 .net "write_data", 31 0, v000002423d3b5930_0;  1 drivers
v000002423d3b48c0_0 .net "write_en", 0 0, v000002423d3b6c90_0;  1 drivers
L_000002423d3b5cf0 .part v000002423d3b3600_0, 6, 26;
L_000002423d3b54d0 .part v000002423d3b3600_0, 4, 2;
L_000002423d3b66f0 .part v000002423d3b3600_0, 0, 4;
L_000002423d3b6830 .part v000002423d3b3600_0, 0, 2;
L_000002423d3b6d30 .cmp/eq 2, L_000002423d3b6830, L_000002423d3f10a8;
L_000002423d3b6290 .cmp/gt 2, L_000002423d3f10f0, v000002423d3b41e0_0;
S_000002423d354880 .scope module, "main_memory" "datamem" 3 54, 4 1 0, S_000002423d3546f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "writeEn";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 3 "func3";
    .port_info 5 /INPUT 32 "storeVal";
    .port_info 6 /OUTPUT 32 "loadVal";
    .port_info 7 /OUTPUT 1 "data_ready";
v000002423d35c620_0 .net "addr", 31 0, v000002423d3b3600_0;  alias, 1 drivers
v000002423d35ca80_0 .net "clk", 0 0, v000002423d3b3420_0;  alias, 1 drivers
v000002423d35cd00_0 .var "data_ready", 0 0;
v000002423d35cda0_0 .net "func3", 2 0, v000002423d3b3380_0;  alias, 1 drivers
v000002423d35d0c0_0 .var/i "i", 31 0;
v000002423d35cee0_0 .var "loadVal", 31 0;
v000002423d3b3ce0 .array "memory", 1023 0, 31 0;
v000002423d3b3880_0 .net "reset", 0 0, v000002423d3b4aa0_0;  alias, 1 drivers
v000002423d3b4c80_0 .net "storeVal", 31 0, v000002423d3b5930_0;  alias, 1 drivers
v000002423d3b3740_0 .net "writeEn", 0 0, v000002423d3b3d80_0;  1 drivers
E_000002423d387760 .event posedge, v000002423d3b3880_0, v000002423d35ca80_0;
S_000002423d329f90 .scope task, "print_cache_state" "print_cache_state" 2 48, 2 48 0, S_000002423d3904f0;
 .timescale -9 -12;
v000002423d3b3f60_0 .var/i "i", 31 0;
TD_cache_tb.print_cache_state ;
    %vpi_call 2 51 "$display", "\012Cache State at time %0t:", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b3f60_0, 0, 32;
T_1.22 ;
    %load/vec4 v000002423d3b3f60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.23, 5;
    %load/vec4 v000002423d3b3f60_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v000002423d3b4140, 4;
    %load/vec4 v000002423d3b3f60_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v000002423d3b3b00, 4;
    %load/vec4 v000002423d3b3f60_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v000002423d3b4820, 4;
    %load/vec4 v000002423d3b3f60_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v000002423d3b40a0, 4;
    %vpi_call 2 53 "$display", "Set %0d: Valid[0]=%b Tag[0]=%h Data[0]=%h Age[0]=%d", v000002423d3b3f60_0, S<3,vec4,u1>, S<2,vec4,u26>, S<1,vec4,u32>, S<0,vec4,u3> {4 0 0};
    %load/vec4 v000002423d3b3f60_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002423d3b4140, 4;
    %load/vec4 v000002423d3b3f60_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002423d3b3b00, 4;
    %load/vec4 v000002423d3b3f60_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002423d3b4820, 4;
    %load/vec4 v000002423d3b3f60_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002423d3b40a0, 4;
    %vpi_call 2 55 "$display", "      Valid[1]=%b Tag[1]=%h Data[1]=%h Age[1]=%d", S<3,vec4,u1>, S<2,vec4,u26>, S<1,vec4,u32>, S<0,vec4,u3> {4 0 0};
    %load/vec4 v000002423d3b3f60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b3f60_0, 0, 32;
    %jmp T_1.22;
T_1.23 ;
    %vpi_call 2 58 "$display", "\000" {0 0 0};
    %end;
    .scope S_000002423d354880;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d35d0c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002423d35d0c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002423d35d0c0_0;
    %store/vec4a v000002423d3b3ce0, 4, 0;
    %load/vec4 v000002423d35d0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d35d0c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d35cd00_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000002423d354880;
T_3 ;
    %wait E_000002423d387760;
    %load/vec4 v000002423d3b3880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d35d0c0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002423d35d0c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002423d35d0c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b3ce0, 0, 4;
    %load/vec4 v000002423d35d0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d35d0c0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002423d35cee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d35cd00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d35cd00_0, 0;
    %load/vec4 v000002423d3b3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002423d3b4c80_0;
    %load/vec4 v000002423d35c620_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b3ce0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d35cd00_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000002423d35c620_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002423d3b3ce0, 4;
    %assign/vec4 v000002423d35cee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d35cd00_0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002423d3546f0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b4dc0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000002423d3b4dc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b45a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002423d3b45a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002423d3b4dc0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000002423d3b45a0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002423d3b4140, 4, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002423d3b4dc0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000002423d3b45a0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002423d3b40a0, 4, 0;
    %load/vec4 v000002423d3b45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b45a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %load/vec4 v000002423d3b4dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b4dc0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002423d3b41e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d3b4640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d3b3c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d3b3d80_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000002423d3546f0;
T_5 ;
    %wait E_000002423d387760;
    %load/vec4 v000002423d3b3560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002423d3b41e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b3c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b3d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002423d3b4320_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b4dc0_0, 0, 32;
T_5.2 ;
    %load/vec4 v000002423d3b4dc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b45a0_0, 0, 32;
T_5.4 ;
    %load/vec4 v000002423d3b45a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002423d3b4dc0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000002423d3b45a0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b4140, 0, 4;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v000002423d3b4dc0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000002423d3b45a0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b3b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002423d3b4dc0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000002423d3b45a0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b4820, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002423d3b4dc0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000002423d3b45a0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %load/vec4 v000002423d3b45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b45a0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v000002423d3b4dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b4dc0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002423d3b3ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %vpi_call 3 84 "$display", "ERROR: Illegal state %d at time %0t", v000002423d3b41e0_0, $time {0 0 0};
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002423d3b41e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
T_5.6 ;
    %load/vec4 v000002423d3b41e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002423d3b41e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b3c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b3d80_0, 0;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b3d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b3c40_0, 0;
    %load/vec4 v000002423d3b4000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call 3 97 "$display", "ERROR: Invalid address %h at time %0t", v000002423d3b4a00_0, $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b3c40_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.18, 9;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b3b00, 4;
    %load/vec4 v000002423d3b37e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d3b3c40_0, 0;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4820, 4;
    %assign/vec4 v000002423d3b4320_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %addi 1, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
T_5.19 ;
    %load/vec4 v000002423d3b48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %load/vec4 v000002423d3b3e20_0;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b4820, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d3b3d80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002423d3b41e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
T_5.21 ;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.25, 9;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b3b00, 4;
    %load/vec4 v000002423d3b37e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d3b3c40_0, 0;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4820, 4;
    %assign/vec4 v000002423d3b4320_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.26, 8;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %addi 1, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
T_5.26 ;
    %load/vec4 v000002423d3b48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.28, 8;
    %load/vec4 v000002423d3b3e20_0;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b4820, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d3b3d80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002423d3b41e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
T_5.28 ;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b3c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002423d3b41e0_0, 0;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b31a0_0, 0;
    %jmp T_5.31;
T_5.30 ;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d3b31a0_0, 0;
    %jmp T_5.33;
T_5.32 ;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.34, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.35, 8;
T_5.34 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.35, 8;
 ; End of false expr.
    %blend;
T_5.35;
    %assign/vec4 v000002423d3b31a0_0, 0;
T_5.33 ;
T_5.31 ;
T_5.24 ;
T_5.17 ;
T_5.15 ;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
    %load/vec4 v000002423d3b46e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.36, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b4140, 0, 4;
    %load/vec4 v000002423d3b37e0_0;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b3b00, 0, 4;
    %load/vec4 v000002423d3b4be0_0;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b4820, 0, 4;
    %load/vec4 v000002423d3b4be0_0;
    %assign/vec4 v000002423d3b4320_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %inv;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.38, 8;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %inv;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %addi 1, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %inv;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
T_5.38 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002423d3b41e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d3b3c40_0, 0;
T_5.36 ;
    %jmp T_5.13;
T_5.10 ;
    %load/vec4 v000002423d3b46e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.40, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002423d3b41e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b3d80_0, 0;
    %jmp T_5.41;
T_5.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
T_5.41 ;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b3d80_0, 0;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_5.42, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.43, 8;
T_5.42 ; End of true expr.
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %nor/r;
    %flag_set/vec4 9;
    %jmp/0 T_5.44, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.45, 9;
T_5.44 ; End of true expr.
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %cmp/u;
    %flag_mov 10, 5;
    %jmp/0 T_5.46, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.47, 10;
T_5.46 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.47, 10;
 ; End of false expr.
    %blend;
T_5.47;
    %jmp/0 T_5.45, 9;
 ; End of false expr.
    %blend;
T_5.45;
    %jmp/0 T_5.43, 8;
 ; End of false expr.
    %blend;
T_5.43;
    %assign/vec4 v000002423d3b31a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b4140, 0, 4;
    %load/vec4 v000002423d3b37e0_0;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b3b00, 0, 4;
    %load/vec4 v000002423d3b4be0_0;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b4820, 0, 4;
    %load/vec4 v000002423d3b4be0_0;
    %assign/vec4 v000002423d3b4320_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %inv;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.48, 8;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %inv;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %addi 1, 0, 3;
    %jmp/1 T_5.49, 8;
T_5.48 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.49, 8;
 ; End of false expr.
    %blend;
T_5.49;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %inv;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002423d3b4640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002423d3b3c40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002423d3b41e0_0, 0;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002423d3546f0;
T_6 ;
    %wait E_000002423d3876e0;
    %load/vec4 v000002423d3b48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b3b00, 4;
    %load/vec4 v000002423d3b37e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d3b3c40_0, 0, 1;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4820, 4;
    %store/vec4 v000002423d3b4320_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d3b3c40_0, 0, 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002423d3546f0;
T_7 ;
    %wait E_000002423d387760;
    %load/vec4 v000002423d3b3560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002423d3b41e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000002423d3b3c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %addi 1, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %addi 1, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
T_7.8 ;
T_7.5 ;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002423d3b46e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %inv;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %addi 1, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v000002423d3b31a0_0;
    %inv;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
T_7.9 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002423d3546f0;
T_8 ;
    %wait E_000002423d3876e0;
    %load/vec4 v000002423d3b48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b3b00, 4;
    %load/vec4 v000002423d3b37e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d3b3c40_0, 0, 1;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4820, 4;
    %store/vec4 v000002423d3b4320_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d3b31a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %addi 1, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4140, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b3b00, 4;
    %load/vec4 v000002423d3b37e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d3b3c40_0, 0, 1;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002423d3b4820, 4;
    %store/vec4 v000002423d3b4320_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d3b31a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002423d3b40a0, 4;
    %addi 1, 0, 3;
    %load/vec4 v000002423d3b3a60_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002423d3b40a0, 0, 4;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d3b3c40_0, 0, 1;
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002423d3904f0;
T_9 ;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000002423d3b4960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b3060_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002423d3b3060_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %vpi_func 2 68 "$random" 32, v000002423d3b4960_0 {0 0 0};
    %ix/getv/s 4, v000002423d3b3060_0;
    %store/vec4a v000002423d3b6010, 4, 0;
    %load/vec4 v000002423d3b3060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b3060_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002423d3904f0;
T_10 ;
    %wait E_000002423d3876e0;
    %load/vec4 v000002423d3b6c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002423d3b5930_0;
    %assign/vec4 v000002423d3b32e0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002423d3904f0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b32e0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_000002423d3904f0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d3b3420_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v000002423d3b3420_0;
    %inv;
    %store/vec4 v000002423d3b3420_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_000002423d3904f0;
T_13 ;
    %vpi_call 2 165 "$dumpfile", "cache_test.vcd" {0 0 0};
    %vpi_call 2 166 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002423d3904f0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b4e60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d3b4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b3600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b5930_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d3b6c90_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d3b3380_0, 0, 3;
    %pushi/vec4 10, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002423d3876e0;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d3b4aa0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002423d3876e0;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b3060_0, 0, 32;
T_13.4 ;
    %load/vec4 v000002423d3b3060_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_func 2 186 "$random" 32, v000002423d3b4960_0 {0 0 0};
    %ix/getv/s 4, v000002423d3b3060_0;
    %store/vec4a v000002423d3b6010, 4, 0;
    %load/vec4 v000002423d3b3060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b3060_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %vpi_call 2 189 "$display", "\012=== PHASE 1: Sequential Set Testing ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b3060_0, 0, 32;
T_13.6 ;
    %load/vec4 v000002423d3b3060_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.7, 5;
    %load/vec4 v000002423d3b3060_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002423d3b4280_0, 0, 32;
    %vpi_call 2 194 "$display", "\012Testing Set %0d", v000002423d3b3060_0 {0 0 0};
    %load/vec4 v000002423d3b4280_0;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %load/vec4 v000002423d3b3060_0;
    %add;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b4280_0;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %load/vec4 v000002423d3b3060_0;
    %add;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b4280_0;
    %addi 4096, 0, 32;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 572662306, 0, 32;
    %load/vec4 v000002423d3b3060_0;
    %add;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b4280_0;
    %addi 4096, 0, 32;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 572662306, 0, 32;
    %load/vec4 v000002423d3b3060_0;
    %add;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b4280_0;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %load/vec4 v000002423d3b3060_0;
    %add;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b3060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b3060_0, 0, 32;
    %jmp T_13.6;
T_13.7 ;
    %vpi_call 2 210 "$display", "\012=== PHASE 2: LRU Testing ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b3060_0, 0, 32;
T_13.8 ;
    %load/vec4 v000002423d3b3060_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.9, 5;
    %load/vec4 v000002423d3b3060_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002423d3b4280_0, 0, 32;
    %vpi_call 2 214 "$display", "\012Testing LRU for Set %0d", v000002423d3b3060_0 {0 0 0};
    %load/vec4 v000002423d3b4280_0;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 2863267840, 0, 32;
    %load/vec4 v000002423d3b3060_0;
    %add;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b4280_0;
    %addi 4096, 0, 32;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 3149594624, 0, 32;
    %load/vec4 v000002423d3b3060_0;
    %add;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b4280_0;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 2863267840, 0, 32;
    %load/vec4 v000002423d3b3060_0;
    %add;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b4280_0;
    %addi 8192, 0, 32;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 3435921408, 0, 32;
    %load/vec4 v000002423d3b3060_0;
    %add;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b4280_0;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 2863267840, 0, 32;
    %load/vec4 v000002423d3b3060_0;
    %add;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b4280_0;
    %addi 8192, 0, 32;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 3435921408, 0, 32;
    %load/vec4 v000002423d3b3060_0;
    %add;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b3060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b3060_0, 0, 32;
    %jmp T_13.8;
T_13.9 ;
    %vpi_call 2 232 "$display", "\012=== PHASE 3: Tag Exhaustion Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002423d3b3060_0, 0, 32;
T_13.10 ;
    %load/vec4 v000002423d3b3060_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.11, 5;
    %load/vec4 v000002423d3b3060_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002423d3b4280_0, 0, 32;
    %pushi/vec4 2852126720, 0, 32;
    %load/vec4 v000002423d3b3060_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000002423d3b4d20_0, 0, 32;
    %load/vec4 v000002423d3b4280_0;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %load/vec4 v000002423d3b4d20_0;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b4280_0;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %load/vec4 v000002423d3b4d20_0;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %load/vec4 v000002423d3b3060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b3060_0, 0, 32;
    %jmp T_13.10;
T_13.11 ;
    %vpi_call 2 241 "$display", "\012=== PHASE 4: Edge Cases ===" {0 0 0};
    %pushi/vec4 4092, 0, 32;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 4008636142, 0, 32;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %pushi/vec4 4092, 0, 32;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 4008636142, 0, 32;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %pushi/vec4 260, 0, 32;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 2427178479, 0, 32;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %pushi/vec4 260, 0, 32;
    %store/vec4 v000002423d35d3e0_0, 0, 32;
    %pushi/vec4 2427178479, 0, 32;
    %store/vec4 v000002423d35c6c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002423d35d020_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002423d35c940_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_000002423d302d40;
    %join;
    %vpi_call 2 252 "$display", "\012=== Test Summary ===" {0 0 0};
    %vpi_call 2 253 "$display", "Total Errors: %0d", v000002423d3b4e60_0 {0 0 0};
    %vpi_call 2 254 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000002423d3904f0;
T_14 ;
    %wait E_000002423d3876e0;
    %load/vec4 v000002423d3b4aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002423d3b4f00_0;
    %cmpi/e 1, 1, 1;
    %jmp/1 T_14.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002423d3b43c0_0;
    %cmpi/e 1, 1, 1;
    %flag_or 6, 8;
T_14.5;
    %jmp/1 T_14.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002423d3b41e0_0;
    %cmpi/e 3, 3, 2;
    %flag_or 6, 8;
T_14.4;
    %jmp/0xz  T_14.2, 6;
    %vpi_call 2 261 "$display", "ERROR: Undefined signals at time %0t", $time {0 0 0};
    %vpi_call 2 262 "$display", "State: %b, Hit: %b, Busy: %b", v000002423d3b41e0_0, v000002423d3b4f00_0, v000002423d3b43c0_0 {0 0 0};
    %load/vec4 v000002423d3b4e60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b4e60_0, 0, 32;
T_14.2 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002423d3904f0;
T_15 ;
    %wait E_000002423d3876e0;
    %load/vec4 v000002423d3b4f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v000002423d3b6c90_0;
    %nor/r;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002423d3b3100_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_15.3, 6;
    %vpi_call 2 272 "$display", "ERROR: Undefined read data at time %0t", $time {0 0 0};
    %vpi_call 2 273 "$display", "Address: %h, Expected: %h", v000002423d3b3600_0, v000002423d3b32e0_0 {0 0 0};
    %load/vec4 v000002423d3b4e60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002423d3b4e60_0, 0, 32;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "datamem.v";
