{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628049515762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628049515762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 22:58:35 2021 " "Processing started: Tue Aug 03 22:58:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628049515762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049515762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049515763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628049516178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628049516178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/timer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049523708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n pwm_basico.v(13) " "Verilog HDL Declaration information at pwm_basico.v(13): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628049523710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_basico.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_basico.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico " "Found entity 1: pwm_basico" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049523710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirrebote.v 1 1 " "Found 1 design units, including 1 entities, in source file antirrebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 antirrebote " "Found entity 1: antirrebote" {  } { { "antirrebote.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/antirrebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049523711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049523714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049523716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistro.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistro.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "BancoRegistro.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049523717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/VGA_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049523720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049523724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "buffer_ram_dp.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/buffer_ram_dp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049523726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523726 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "teclado.v(55) " "Verilog HDL information at teclado.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1628049523727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Found entity 1: Teclado" {  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049523727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523727 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Top.v(84) " "Verilog HDL Module Instantiation warning at Top.v(84): ignored dangling comma in List of Port Connections" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 84 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1628049523728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049523729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Found entity 1: Controlador" {  } { { "Controlador.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Controlador.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628049523730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628049523911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Top.v(94) " "Verilog HDL assignment warning at Top.v(94): truncated value with size 32 to match size of target (12)" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523913 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Teclado Teclado:teclado " "Elaborating entity \"Teclado\" for hierarchy \"Teclado:teclado\"" {  } { { "Top.v" "teclado" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049523947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 teclado.v(52) " "Verilog HDL assignment warning at teclado.v(52): truncated value with size 32 to match size of target (27)" {  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523948 "|Top|Teclado:teclado"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 teclado.v(56) " "Verilog HDL assignment warning at teclado.v(56): truncated value with size 32 to match size of target (2)" {  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523948 "|Top|Teclado:teclado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistro BancoRegistro:banco " "Elaborating entity \"BancoRegistro\" for hierarchy \"BancoRegistro:banco\"" {  } { { "Top.v" "banco" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049523949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable BancoRegistro.v(28) " "Verilog HDL or VHDL warning at BancoRegistro.v(28): object \"enable\" assigned a value but never read" {  } { { "BancoRegistro.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628049523953 "|Top|BancoRegistro:banco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 BancoRegistro.v(33) " "Verilog HDL assignment warning at BancoRegistro.v(33): truncated value with size 32 to match size of target (27)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523953 "|Top|BancoRegistro:banco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 BancoRegistro.v(45) " "Verilog HDL assignment warning at BancoRegistro.v(45): truncated value with size 32 to match size of target (3)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523953 "|Top|BancoRegistro:banco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_VGA test_VGA:VGA " "Elaborating entity \"test_VGA\" for hierarchy \"test_VGA:VGA\"" {  } { { "Top.v" "VGA" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049523958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 test_VGA.v(73) " "Verilog HDL assignment warning at test_VGA.v(73): truncated value with size 32 to match size of target (2)" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(169) " "Verilog HDL Always Construct warning at test_VGA.v(169): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(171) " "Verilog HDL Always Construct warning at test_VGA.v(171): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(173) " "Verilog HDL Always Construct warning at test_VGA.v(173): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(175) " "Verilog HDL Always Construct warning at test_VGA.v(175): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(177) " "Verilog HDL Always Construct warning at test_VGA.v(177): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(179) " "Verilog HDL Always Construct warning at test_VGA.v(179): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(181) " "Verilog HDL Always Construct warning at test_VGA.v(181): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(183) " "Verilog HDL Always Construct warning at test_VGA.v(183): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(185) " "Verilog HDL Always Construct warning at test_VGA.v(185): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(187) " "Verilog HDL Always Construct warning at test_VGA.v(187): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(189) " "Verilog HDL Always Construct warning at test_VGA.v(189): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(191) " "Verilog HDL Always Construct warning at test_VGA.v(191): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(193) " "Verilog HDL Always Construct warning at test_VGA.v(193): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(195) " "Verilog HDL Always Construct warning at test_VGA.v(195): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(197) " "Verilog HDL Always Construct warning at test_VGA.v(197): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(199) " "Verilog HDL Always Construct warning at test_VGA.v(199): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posicion test_VGA.v(168) " "Verilog HDL Always Construct warning at test_VGA.v(168): inferring latch(es) for variable \"posicion\", which holds its previous value in one or more paths through the always construct" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628049523960 "|Top|test_VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion\[0\] test_VGA.v(171) " "Inferred latch for \"posicion\[0\]\" at test_VGA.v(171)" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523961 "|Top|test_VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion\[1\] test_VGA.v(171) " "Inferred latch for \"posicion\[1\]\" at test_VGA.v(171)" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523961 "|Top|test_VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion\[2\] test_VGA.v(171) " "Inferred latch for \"posicion\[2\]\" at test_VGA.v(171)" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523961 "|Top|test_VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion\[3\] test_VGA.v(171) " "Inferred latch for \"posicion\[3\]\" at test_VGA.v(171)" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523961 "|Top|test_VGA:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_ram_dp test_VGA:VGA\|buffer_ram_dp:DP_RAM " "Elaborating entity \"buffer_ram_dp\" for hierarchy \"test_VGA:VGA\|buffer_ram_dp:DP_RAM\"" {  } { { "test_VGA.v" "DP_RAM" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049523961 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 15 buffer_ram_dp.v(58) " "Verilog HDL warning at buffer_ram_dp.v(58): number of words (8) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "buffer_ram_dp.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/buffer_ram_dp.v" 58 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1628049523968 "|Top|test_VGA:VGA|buffer_ram_dp:DP_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver640x480 test_VGA:VGA\|VGA_Driver640x480:VGA640x480 " "Elaborating entity \"VGA_Driver640x480\" for hierarchy \"test_VGA:VGA\|VGA_Driver640x480:VGA640x480\"" {  } { { "test_VGA.v" "VGA640x480" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049523975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(57) " "Verilog HDL assignment warning at VGA_driver.v(57): truncated value with size 32 to match size of target (10)" {  } { { "VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/VGA_driver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523976 "|Top|test_VGA:VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(58) " "Verilog HDL assignment warning at VGA_driver.v(58): truncated value with size 32 to match size of target (9)" {  } { { "VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/VGA_driver.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523976 "|Top|test_VGA:VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(67) " "Verilog HDL assignment warning at VGA_driver.v(67): truncated value with size 32 to match size of target (9)" {  } { { "VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/VGA_driver.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523976 "|Top|test_VGA:VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(71) " "Verilog HDL assignment warning at VGA_driver.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/VGA_driver.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523976 "|Top|test_VGA:VGA|VGA_Driver640x480:VGA640x480"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_basico pwm_basico:pwm " "Elaborating entity \"pwm_basico\" for hierarchy \"pwm_basico:pwm\"" {  } { { "Top.v" "pwm" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049523977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(25) " "Verilog HDL assignment warning at pwm_basico.v(25): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523977 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pwm_basico.v(32) " "Verilog HDL assignment warning at pwm_basico.v(32): truncated value with size 32 to match size of target (12)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523977 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(37) " "Verilog HDL assignment warning at pwm_basico.v(37): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(49) " "Verilog HDL assignment warning at pwm_basico.v(49): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(50) " "Verilog HDL assignment warning at pwm_basico.v(50): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(51) " "Verilog HDL assignment warning at pwm_basico.v(51): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(77) " "Verilog HDL assignment warning at pwm_basico.v(77): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n pwm_basico.v(31) " "Verilog HDL Always Construct warning at pwm_basico.v(31): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "caso pwm_basico.v(31) " "Verilog HDL Always Construct warning at pwm_basico.v(31): inferring latch(es) for variable \"caso\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] pwm_basico.v(35) " "Inferred latch for \"n\[0\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] pwm_basico.v(35) " "Inferred latch for \"n\[1\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] pwm_basico.v(35) " "Inferred latch for \"n\[2\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[3\] pwm_basico.v(35) " "Inferred latch for \"n\[3\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[4\] pwm_basico.v(35) " "Inferred latch for \"n\[4\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[5\] pwm_basico.v(35) " "Inferred latch for \"n\[5\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[6\] pwm_basico.v(35) " "Inferred latch for \"n\[6\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[7\] pwm_basico.v(35) " "Inferred latch for \"n\[7\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[8\] pwm_basico.v(35) " "Inferred latch for \"n\[8\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[9\] pwm_basico.v(35) " "Inferred latch for \"n\[9\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[10\] pwm_basico.v(35) " "Inferred latch for \"n\[10\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[11\] pwm_basico.v(35) " "Inferred latch for \"n\[11\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[0\] pwm_basico.v(35) " "Inferred latch for \"caso\[0\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[1\] pwm_basico.v(35) " "Inferred latch for \"caso\[1\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[2\] pwm_basico.v(35) " "Inferred latch for \"caso\[2\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[3\] pwm_basico.v(35) " "Inferred latch for \"caso\[3\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[4\] pwm_basico.v(35) " "Inferred latch for \"caso\[4\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[5\] pwm_basico.v(35) " "Inferred latch for \"caso\[5\]\" at pwm_basico.v(35)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049523978 "|Top|pwm_basico:pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:display " "Elaborating entity \"Display\" for hierarchy \"Display:display\"" {  } { { "Top.v" "display" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049523979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Display.v(19) " "Verilog HDL assignment warning at Display.v(19): truncated value with size 32 to match size of target (27)" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523979 "|Top|Display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Display.v(28) " "Verilog HDL assignment warning at Display.v(28): truncated value with size 32 to match size of target (2)" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628049523979 "|Top|Display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg Display:display\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"Display:display\|BCDtoSSeg:bcdtosseg\"" {  } { { "Display.v" "bcdtosseg" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049523980 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datOutR\[3\] " "Net \"datOutR\[3\]\" is missing source, defaulting to GND" {  } { { "Top.v" "datOutR\[3\]" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1628049523998 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1628049523998 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datOutR\[3\] " "Net \"datOutR\[3\]\" is missing source, defaulting to GND" {  } { { "Top.v" "datOutR\[3\]" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1628049523999 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1628049523999 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "test_VGA:VGA\|buffer_ram_dp:DP_RAM\|ram " "RAM logic \"test_VGA:VGA\|buffer_ram_dp:DP_RAM\|ram\" is uninferred due to inappropriate RAM size" {  } { { "buffer_ram_dp.v" "ram" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/buffer_ram_dp.v" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1628049524226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BancoRegistro:banco\|breg " "RAM logic \"BancoRegistro:banco\|breg\" is uninferred due to inappropriate RAM size" {  } { { "BancoRegistro.v" "breg" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1628049524226 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1628049524226 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/db/Top.ram0_buffer_ram_dp_faaedf64.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/db/Top.ram0_buffer_ram_dp_faaedf64.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1628049524227 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Top.v" "Mult0" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628049524351 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1628049524351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049524391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628049524392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628049524392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628049524392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628049524392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628049524392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628049524392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628049524392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628049524392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628049524392 ""}  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628049524392 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049524425 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049524442 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049524456 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1628049524633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[11\] " "Latch pwm_basico:pwm\|n\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628049524646 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628049524646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[10\] " "Latch pwm_basico:pwm\|n\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628049524647 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628049524647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[9\] " "Latch pwm_basico:pwm\|n\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628049524647 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628049524647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[8\] " "Latch pwm_basico:pwm\|n\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628049524647 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628049524647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[7\] " "Latch pwm_basico:pwm\|n\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628049524647 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628049524647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[6\] " "Latch pwm_basico:pwm\|n\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628049524647 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628049524647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[5\] " "Latch pwm_basico:pwm\|n\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628049524647 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628049524647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[4\] " "Latch pwm_basico:pwm\|n\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628049524647 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628049524647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[3\] " "Latch pwm_basico:pwm\|n\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628049524647 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628049524647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[2\] " "Latch pwm_basico:pwm\|n\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628049524647 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628049524647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[1\] " "Latch pwm_basico:pwm\|n\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628049524647 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628049524647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[0\] " "Latch pwm_basico:pwm\|n\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628049524647 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628049524647 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628049524838 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628049525445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/output_files/Top.map.smsg " "Generated suppressed messages file C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049525483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628049525588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628049525588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "423 " "Implemented 423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628049525653 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628049525653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "395 " "Implemented 395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628049525653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628049525653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628049525674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 22:58:45 2021 " "Processing ended: Tue Aug 03 22:58:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628049525674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628049525674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628049525674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628049525674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1628049526903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628049526903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 22:58:46 2021 " "Processing started: Tue Aug 03 22:58:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628049526903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1628049526903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1628049526903 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1628049526995 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1628049526995 ""}
{ "Info" "0" "" "Revision = Top" {  } {  } 0 0 "Revision = Top" 0 0 "Fitter" 0 0 1628049526995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1628049527096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1628049527096 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Top EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1628049527104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628049527153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628049527153 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1628049527259 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1628049527264 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628049527374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628049527374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628049527374 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1628049527374 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628049527376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628049527376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628049527376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628049527376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628049527376 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1628049527376 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1628049527377 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1628049527778 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Top.sdc " "Synopsys Design Constraints File file not found: 'Top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1628049527779 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1628049527779 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~0  from: dataa  to: combout " "Cell: pwm\|Equal1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~10  from: datac  to: combout " "Cell: pwm\|Equal1~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~10  from: datad  to: combout " "Cell: pwm\|Equal1~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~11  from: datab  to: combout " "Cell: pwm\|Equal1~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~12  from: datab  to: combout " "Cell: pwm\|Equal1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~1  from: dataa  to: combout " "Cell: pwm\|Equal1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~2  from: dataa  to: combout " "Cell: pwm\|Equal1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~3  from: dataa  to: combout " "Cell: pwm\|Equal1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~5  from: dataa  to: combout " "Cell: pwm\|Equal1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~6  from: dataa  to: combout " "Cell: pwm\|Equal1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~7  from: dataa  to: combout " "Cell: pwm\|Equal1~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~8  from: dataa  to: combout " "Cell: pwm\|Equal1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~0  from: datad  to: combout " "Cell: pwm\|n~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~1  from: datad  to: combout " "Cell: pwm\|n~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049527782 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1628049527782 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1628049527783 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1628049527784 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1628049527784 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628049527811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|Q_reg\[5\] " "Destination node pwm_basico:pwm\|Q_reg\[5\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|Q_reg\[4\] " "Destination node pwm_basico:pwm\|Q_reg\[4\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|Q_reg\[3\] " "Destination node pwm_basico:pwm\|Q_reg\[3\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|Q_reg\[2\] " "Destination node pwm_basico:pwm\|Q_reg\[2\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|Q_reg\[1\] " "Destination node pwm_basico:pwm\|Q_reg\[1\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628049527811 ""}  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628049527811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Teclado:teclado\|opr  " "Automatically promoted node Teclado:teclado\|opr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628049527811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "posPWM\[0\] " "Destination node posPWM\[0\]" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "posPWM\[1\] " "Destination node posPWM\[1\]" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "posPWM\[2\] " "Destination node posPWM\[2\]" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "posPWM\[3\] " "Destination node posPWM\[3\]" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oprN~output " "Destination node oprN~output" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628049527811 ""}  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628049527811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_VGA:VGA\|cfreq\[0\]  " "Automatically promoted node test_VGA:VGA\|cfreq\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_VGA:VGA\|cfreq\[0\]~0 " "Destination node test_VGA:VGA\|cfreq\[0\]~0" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628049527812 ""}  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628049527812 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Teclado:teclado\|cfreq\[16\]  " "Automatically promoted node Teclado:teclado\|cfreq\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:teclado\|cfreq\[16\]~31 " "Destination node Teclado:teclado\|cfreq\[16\]~31" {  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:teclado\|opr4 " "Destination node Teclado:teclado\|opr4" {  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:teclado\|opr3 " "Destination node Teclado:teclado\|opr3" {  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:teclado\|opr2 " "Destination node Teclado:teclado\|opr2" {  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628049527812 ""}  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628049527812 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:display\|cfreq\[16\]  " "Automatically promoted node Display:display\|cfreq\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:display\|cfreq\[16\]~46 " "Destination node Display:display\|cfreq\[16\]~46" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628049527812 ""}  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628049527812 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pwm_basico:pwm\|Equal1~13  " "Automatically promoted node pwm_basico:pwm\|Equal1~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|n\[1\] " "Destination node pwm_basico:pwm\|n\[1\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|n\[0\] " "Destination node pwm_basico:pwm\|n\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|n\[2\] " "Destination node pwm_basico:pwm\|n\[2\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|n\[3\] " "Destination node pwm_basico:pwm\|n\[3\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|n\[4\] " "Destination node pwm_basico:pwm\|n\[4\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|n\[5\] " "Destination node pwm_basico:pwm\|n\[5\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|n\[6\] " "Destination node pwm_basico:pwm\|n\[6\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|n\[7\] " "Destination node pwm_basico:pwm\|n\[7\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|n\[8\] " "Destination node pwm_basico:pwm\|n\[8\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_basico:pwm\|n\[10\] " "Destination node pwm_basico:pwm\|n\[10\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628049527812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1628049527812 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628049527812 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628049527812 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1628049527992 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628049527992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628049527992 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628049527993 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628049527994 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1628049527994 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1628049527995 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1628049527995 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1628049528022 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1628049528023 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1628049528023 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628049528039 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1628049528043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1628049528432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628049528510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1628049528521 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1628049529375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628049529375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1628049529579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1628049530152 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1628049530152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1628049531111 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1628049531111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628049531115 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1628049531216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628049531221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628049531367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628049531368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628049531547 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628049531878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/output_files/Top.fit.smsg " "Generated suppressed messages file C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/output_files/Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1628049532164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5514 " "Peak virtual memory: 5514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628049532464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 22:58:52 2021 " "Processing ended: Tue Aug 03 22:58:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628049532464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628049532464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628049532464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1628049532464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1628049533451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628049533451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 22:58:53 2021 " "Processing started: Tue Aug 03 22:58:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628049533451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1628049533451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1628049533451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1628049533724 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1628049533974 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1628049533995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628049534128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 22:58:54 2021 " "Processing ended: Tue Aug 03 22:58:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628049534128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628049534128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628049534128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1628049534128 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1628049534742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1628049535311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628049535312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 22:58:55 2021 " "Processing started: Tue Aug 03 22:58:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628049535312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1628049535312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c Top " "Command: quartus_sta top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1628049535312 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1628049535409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1628049535588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1628049535588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049535629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049535629 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1628049535759 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Top.sdc " "Synopsys Design Constraints File file not found: 'Top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1628049535775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049535775 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name test_VGA:VGA\|cfreq\[0\] test_VGA:VGA\|cfreq\[0\] " "create_clock -period 1.000 -name test_VGA:VGA\|cfreq\[0\] test_VGA:VGA\|cfreq\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049535778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049535778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:display\|cfreq\[0\] Display:display\|cfreq\[0\] " "create_clock -period 1.000 -name Display:display\|cfreq\[0\] Display:display\|cfreq\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049535778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Teclado:teclado\|opr1 Teclado:teclado\|opr1 " "create_clock -period 1.000 -name Teclado:teclado\|opr1 Teclado:teclado\|opr1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049535778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Teclado:teclado\|cfreq\[16\] Teclado:teclado\|cfreq\[16\] " "create_clock -period 1.000 -name Teclado:teclado\|cfreq\[16\] Teclado:teclado\|cfreq\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049535778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:display\|cfreq\[16\] Display:display\|cfreq\[16\] " "create_clock -period 1.000 -name Display:display\|cfreq\[16\] Display:display\|cfreq\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628049535778 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628049535778 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~0  from: datad  to: combout " "Cell: pwm\|Equal1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~10  from: dataa  to: combout " "Cell: pwm\|Equal1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~10  from: datac  to: combout " "Cell: pwm\|Equal1~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~11  from: dataa  to: combout " "Cell: pwm\|Equal1~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~12  from: dataa  to: combout " "Cell: pwm\|Equal1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~1  from: dataa  to: combout " "Cell: pwm\|Equal1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~2  from: dataa  to: combout " "Cell: pwm\|Equal1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~3  from: dataa  to: combout " "Cell: pwm\|Equal1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~5  from: dataa  to: combout " "Cell: pwm\|Equal1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~6  from: dataa  to: combout " "Cell: pwm\|Equal1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~7  from: datac  to: combout " "Cell: pwm\|Equal1~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~8  from: dataa  to: combout " "Cell: pwm\|Equal1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~0  from: dataa  to: combout " "Cell: pwm\|n~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~1  from: datad  to: combout " "Cell: pwm\|n~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049535780 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1628049535780 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1628049535783 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628049535785 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1628049535787 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1628049535796 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628049535827 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628049535827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.715 " "Worst-case setup slack is -6.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.715            -312.240 Teclado:teclado\|opr1  " "   -6.715            -312.240 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.992             -66.704 Display:display\|cfreq\[0\]  " "   -4.992             -66.704 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.844             -59.216 test_VGA:VGA\|cfreq\[0\]  " "   -4.844             -59.216 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.509             -13.584 Display:display\|cfreq\[16\]  " "   -3.509             -13.584 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.675             -46.895 clk  " "   -2.675             -46.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.248              -8.147 Teclado:teclado\|cfreq\[16\]  " "   -2.248              -8.147 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049535830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Display:display\|cfreq\[16\]  " "    0.452               0.000 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Teclado:teclado\|cfreq\[16\]  " "    0.454               0.000 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 test_VGA:VGA\|cfreq\[0\]  " "    0.517               0.000 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 clk  " "    0.760               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087               0.000 Display:display\|cfreq\[0\]  " "    1.087               0.000 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386               0.000 Teclado:teclado\|opr1  " "    1.386               0.000 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049535836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.995 " "Worst-case recovery slack is -8.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.995             -96.017 Display:display\|cfreq\[0\]  " "   -8.995             -96.017 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049535845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.929 " "Worst-case removal slack is 0.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 Display:display\|cfreq\[0\]  " "    0.929               0.000 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049535847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clk  " "   -3.000             -38.688 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -77.324 Teclado:teclado\|opr1  " "   -1.487             -77.324 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 test_VGA:VGA\|cfreq\[0\]  " "   -1.487             -32.714 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -26.766 Teclado:teclado\|cfreq\[16\]  " "   -1.487             -26.766 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 Display:display\|cfreq\[16\]  " "   -1.487             -14.870 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598             -22.491 Display:display\|cfreq\[0\]  " "   -0.598             -22.491 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049535854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049535854 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628049536017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1628049536034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1628049536238 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~0  from: datad  to: combout " "Cell: pwm\|Equal1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~10  from: dataa  to: combout " "Cell: pwm\|Equal1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~10  from: datac  to: combout " "Cell: pwm\|Equal1~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~11  from: dataa  to: combout " "Cell: pwm\|Equal1~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~12  from: dataa  to: combout " "Cell: pwm\|Equal1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~1  from: dataa  to: combout " "Cell: pwm\|Equal1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~2  from: dataa  to: combout " "Cell: pwm\|Equal1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~3  from: dataa  to: combout " "Cell: pwm\|Equal1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~5  from: dataa  to: combout " "Cell: pwm\|Equal1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~6  from: dataa  to: combout " "Cell: pwm\|Equal1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~7  from: datac  to: combout " "Cell: pwm\|Equal1~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~8  from: dataa  to: combout " "Cell: pwm\|Equal1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~0  from: dataa  to: combout " "Cell: pwm\|n~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~1  from: datad  to: combout " "Cell: pwm\|n~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536297 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1628049536297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628049536298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628049536310 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628049536310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.286 " "Worst-case setup slack is -6.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.286            -291.953 Teclado:teclado\|opr1  " "   -6.286            -291.953 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.729             -60.220 Display:display\|cfreq\[0\]  " "   -4.729             -60.220 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.552             -53.812 test_VGA:VGA\|cfreq\[0\]  " "   -4.552             -53.812 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.277             -12.050 Display:display\|cfreq\[16\]  " "   -3.277             -12.050 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.405             -40.972 clk  " "   -2.405             -40.972 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.028              -6.565 Teclado:teclado\|cfreq\[16\]  " "   -2.028              -6.565 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049536315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 Display:display\|cfreq\[16\]  " "    0.400               0.000 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Teclado:teclado\|cfreq\[16\]  " "    0.402               0.000 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 test_VGA:VGA\|cfreq\[0\]  " "    0.477               0.000 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 clk  " "    0.705               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 Display:display\|cfreq\[0\]  " "    0.986               0.000 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.245               0.000 Teclado:teclado\|opr1  " "    1.245               0.000 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049536323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.544 " "Worst-case recovery slack is -8.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.544             -90.774 Display:display\|cfreq\[0\]  " "   -8.544             -90.774 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049536334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.875 " "Worst-case removal slack is 0.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.875               0.000 Display:display\|cfreq\[0\]  " "    0.875               0.000 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049536341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clk  " "   -3.000             -38.688 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -77.400 Teclado:teclado\|opr1  " "   -1.487             -77.400 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 test_VGA:VGA\|cfreq\[0\]  " "   -1.487             -32.714 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -26.832 Teclado:teclado\|cfreq\[16\]  " "   -1.487             -26.832 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 Display:display\|cfreq\[16\]  " "   -1.487             -14.870 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850             -20.420 Display:display\|cfreq\[0\]  " "   -0.850             -20.420 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049536350 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628049536558 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~0  from: datad  to: combout " "Cell: pwm\|Equal1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~10  from: dataa  to: combout " "Cell: pwm\|Equal1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~10  from: datac  to: combout " "Cell: pwm\|Equal1~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~11  from: dataa  to: combout " "Cell: pwm\|Equal1~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~12  from: dataa  to: combout " "Cell: pwm\|Equal1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~1  from: dataa  to: combout " "Cell: pwm\|Equal1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~2  from: dataa  to: combout " "Cell: pwm\|Equal1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~3  from: dataa  to: combout " "Cell: pwm\|Equal1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~5  from: dataa  to: combout " "Cell: pwm\|Equal1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~6  from: dataa  to: combout " "Cell: pwm\|Equal1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~7  from: datac  to: combout " "Cell: pwm\|Equal1~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|Equal1~8  from: dataa  to: combout " "Cell: pwm\|Equal1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~0  from: dataa  to: combout " "Cell: pwm\|n~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~1  from: datad  to: combout " "Cell: pwm\|n~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628049536665 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1628049536665 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628049536667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628049536670 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628049536670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.406 " "Worst-case setup slack is -2.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.406            -106.770 Teclado:teclado\|opr1  " "   -2.406            -106.770 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.644             -20.301 Display:display\|cfreq\[0\]  " "   -1.644             -20.301 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631             -13.264 test_VGA:VGA\|cfreq\[0\]  " "   -1.631             -13.264 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.102             -17.797 clk  " "   -1.102             -17.797 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924              -0.924 Teclado:teclado\|cfreq\[16\]  " "   -0.924              -0.924 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.780              -2.705 Display:display\|cfreq\[16\]  " "   -0.780              -2.705 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049536676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Display:display\|cfreq\[16\]  " "    0.186               0.000 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Teclado:teclado\|cfreq\[16\]  " "    0.187               0.000 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 test_VGA:VGA\|cfreq\[0\]  " "    0.209               0.000 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 clk  " "    0.251               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 Display:display\|cfreq\[0\]  " "    0.438               0.000 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 Teclado:teclado\|opr1  " "    0.551               0.000 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049536684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.453 " "Worst-case recovery slack is -3.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.453             -36.510 Display:display\|cfreq\[0\]  " "   -3.453             -36.510 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049536691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.330 " "Worst-case removal slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 Display:display\|cfreq\[0\]  " "    0.330               0.000 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049536698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.232 clk  " "   -3.000             -28.232 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 Teclado:teclado\|opr1  " "   -1.000             -52.000 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 test_VGA:VGA\|cfreq\[0\]  " "   -1.000             -22.000 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 Teclado:teclado\|cfreq\[16\]  " "   -1.000             -18.000 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Display:display\|cfreq\[16\]  " "   -1.000             -10.000 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248              -3.548 Display:display\|cfreq\[0\]  " "   -0.248              -3.548 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628049536707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628049536707 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628049537225 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628049537225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628049537325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 22:58:57 2021 " "Processing ended: Tue Aug 03 22:58:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628049537325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628049537325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628049537325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1628049537325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1628049538379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628049538380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 22:58:58 2021 " "Processing started: Tue Aug 03 22:58:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628049538380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1628049538380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1628049538380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1628049538832 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top.vo C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/simulation/modelsim/ simulation " "Generated file Top.vo in folder \"C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1628049538931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628049538961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 22:58:58 2021 " "Processing ended: Tue Aug 03 22:58:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628049538961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628049538961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628049538961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1628049538961 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1628049539608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628049569331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628049569332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 22:59:29 2021 " "Processing started: Tue Aug 03 22:59:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628049569332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1628049569332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp top -c Top --netlist_type=sgate " "Command: quartus_npp top -c Top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1628049569332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1628049569538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628049569567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 22:59:29 2021 " "Processing ended: Tue Aug 03 22:59:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628049569567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628049569567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628049569567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1628049569567 ""}
