 ****** HSPICE -- N-2017.12 linux64 (Nov 21 2017) ******                        
  Copyright (c) 1986 - 2024 by Synopsys, Inc. All Rights Reserved.              
  This software and the associated documentation are proprietary
  to Synopsys, Inc. This software may only be used in accordance
  with the terms and conditions of a written license agreement with
  Synopsys, Inc. All other use, reproduction, or distribution of
  this software is strictly prohibited.
  Input File: onecomp.sp                                                        
  Command line options: /eda/synopsys/hspice/2017.12/hspice/linux64/hspice -i onecomp.sp -o onecomp
 lic:  
 lic: FLEXlm: SDK_11.6.8.3 
 lic: USER:   user                 HOSTNAME: centos 
 lic: HOSTID: 00505631ddcc         PID:      10173 
 lic: Using FLEXlm license file: 
 lic: 27000@centos 
 lic: Checkout 1 hspice 
 lic: License/Maintenance for hspice will expire on 30-dec-2101/2100.2100 
 lic: 1(in_use)/99(total) FLOATING license(s) on SERVER 27000@centos 
 lic:   
  **warning** (onecomp.sp:8) Global net name, "vdd", in subckt pin list. The pin will be connected to the local net. Recommend to not use global net names in subckt pin lists.
1****** HSPICE -- N-2017.12 linux64 (Nov 21 2017) ******                        
 ******  
 one-bit comparator (loading c=0.1p)

 ****** circuit name directory
 circuit number to circuit name directory
   number circuitname                     definition         multiplier
        0 main circuit
        1 xcomp.                          comp               1.00 
        2 xcomp.xinva.                    inv                1.00 
        3 xcomp.xinvb.                    inv                1.00 
        4 xcomp.xnanda.                   nand               1.00 
        5 xcomp.xinv1.                    inv                1.00 
        6 xcomp.xnandb.                   nand               1.00 
        7 xcomp.xinv2.                    inv                1.00 
        8 xcomp.xnor.                     nor                1.00 
  **info** (onecomp.sp:50) DC voltage reset to initial transient source value in source 0:va. new dc=0.1800D+01
  **warning** (onecomp.sp:47) Both nodes of element vgnd are connected together; Line ignored.
 

  
      
 **info** set option symb=1 internally to help for convergence.
 *****************************************************************
 ******  option summary
 ******
 runlvl  = 3         bypass  = 2.0000    
  Opening plot unit= 15
 file=onecomp.pa0

 **info** dc convergence successful at Newton-Raphson method 
 ******  
 one-bit comparator (loading c=0.1p)

 ****** operating point information tnom=  25.000 temp=  25.000 ******
 ****** operating point status is voltage   simulation time is     0.     
    node    =voltage      node    =voltage      node    =voltage

 +0:a       =   1.8000  0:b       =   1.8000  0:eq      =   1.8000 
 +0:gt      =  17.6169n 0:lt      =  17.6169n 0:vdd     =   1.8000 
 +1:inva    =  17.6169n 1:invb    =  17.6169n 1:out1    =   1.8000 
 +1:out2    =   1.8000  4:net     =   1.5613  6:net     =   1.5613 
 +8:net0    =   1.8000 

 ******
 one-bit comparator (loading c=0.1p)

 ****** transient analysis tnom=  25.000 temp=  25.000 ******
 delayn1= 266.0731p  targ=   3.8161n   trig=   3.5500n
 delayn2= 468.5067p  targ=   9.0185n   trig=   8.5500n
 delayn3= 265.9809p  targ=  13.8160n   trig=  13.5500n
 pw= 187.4315u  from=   0.             to=  40.0000n

          ***** job concluded
 ******  
 one-bit comparator (loading c=0.1p)

 ****** job statistics summary tnom=  25.000 temp=  25.000 ******
  
  
 ******  Machine Information  ******
 CPU:
 model name	: Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
 cpu MHz	: 2206.678
  
 OS:
 Linux version 3.10.0-693.el7.x86_64 (builder@kbuilder.dev.centos.org) (gcc version 4.8.5 20150623 (Red Hat 4.8.5-16) (GCC) ) #1 SMP Tue Aug 22 21:09:27 UTC 2017


  ******  HSPICE Threads Information  ******

  Command Line Threads Count :     1
  Available CPU Count        :     2
  Actual Threads Count       :     1


  ****** Statistics of Ignored Elements ******
  Voltage Sources :       1

  ******  Circuit Statistics  ******
  # nodes       =      54 # elements   =      26
  # resistors   =       0 # capacitors =       3 # inductors   =       0
  # mutual_inds =       0 # vccs       =       0 # vcvs        =       0
  # cccs        =       0 # ccvs       =       0 # volt_srcs   =       3
  # curr_srcs   =       0 # diodes     =       0 # bjts        =       0
  # jfets       =       0 # mosfets    =      20 # U elements  =       0
  # T elements  =       0 # W elements =       0 # B elements  =       0
  # S elements  =       0 # P elements =       0 # va device   =       0
  # vector_srcs =       0 # N elements =       0


  ******  Runtime Statistics (seconds)  ******

  analysis           time    # points   tot. iter  conv.iter
  op point           0.00           1          22
  transient          0.04         801        1039         353 rev=         1
  readin             0.01
  errchk             0.01
  setup              0.00
  output             0.00


           peak memory used        310.34 megabytes
           total cpu time            0.07 seconds
           total elapsed time        0.08 seconds
           job started at     15:48:27 04/21/2024
           job ended   at     15:48:27 04/21/2024


 lic: Release hspice token(s) 
 lic: total license checkout elapse time:        0.03(s)
