# ** Warning: (vish-14) Failed to open "C:\intelFPGA\19.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# ** Warning: (vsim-14) Failed to open "C:\intelFPGA\19.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# do ProyectoGrupal_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# ** Warning: (vish-14) Failed to open "C:\intelFPGA\19.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/ProyectoGrupal-Arqui1/CPU/ControlUnit {C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/ProyectoGrupal-Arqui1/CPU/ControlUnit/condUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:44:03 on Nov 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/ProyectoGrupal-Arqui1/CPU/ControlUnit" C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/ProyectoGrupal-Arqui1/CPU/ControlUnit/condUnit.sv 
# -- Compiling module condUnit
# 
# Top level modules:
# 	condUnit
# End time: 08:44:03 on Nov 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/ProyectoGrupal-Arqui1/CPU/Fliflops {C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/ProyectoGrupal-Arqui1/CPU/Fliflops/FlipFlop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:44:03 on Nov 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/ProyectoGrupal-Arqui1/CPU/Fliflops" C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/ProyectoGrupal-Arqui1/CPU/Fliflops/FlipFlop.sv 
# -- Compiling module FlipFlop
# 
# Top level modules:
# 	FlipFlop
# End time: 08:44:04 on Nov 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/ProyectoGrupal-Arqui1/CPU/tests {C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/ProyectoGrupal-Arqui1/CPU/tests/conUnit_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:44:04 on Nov 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/ProyectoGrupal-Arqui1/CPU/tests" C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/ProyectoGrupal-Arqui1/CPU/tests/conUnit_tb.sv 
# -- Compiling module conUnit_tb
# 
# Top level modules:
# 	conUnit_tb
# End time: 08:44:04 on Nov 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
