<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMUSERENR_EL0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">PMUSERENR_EL0, Performance Monitors User Enable Register</h1><p>The PMUSERENR_EL0 characteristics are:</p><h2>Purpose</h2>
        <p>Enables or disables EL0 access to the Performance Monitors.</p>
      <h2>Configuration</h2><p>AArch64 System register PMUSERENR_EL0 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-pmuserenr.html">PMUSERENR[31:0]
            </a>.
          </p><p>This register is present only
    when PMUv3 is implemented.
      
    Otherwise, direct accesses to PMUSERENR_EL0 are <span class="arm-defined-word">UNDEFINED</span>.</p><p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
            <p>PMUSERENR_EL0 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The PMUSERENR_EL0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="28"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#ER_3">ER</a></td><td class="lr" colspan="1"><a href="#CR_2">CR</a></td><td class="lr" colspan="1"><a href="#SW_1">SW</a></td><td class="lr" colspan="1"><a href="#EN_0">EN</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:4]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="ER_3">ER, bit [3]
              </h4>
          
  <p>Event counter Read. Traps EL0 access to event counters to EL1, or to EL2 when it is implemented and enabled for the current Security state and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1.</p>
<p>In AArch64 state, trapped accesses are reported using EC syndrome value <span class="hexnumber">0x18</span>.</p>
<p>In AArch64 state, trapped accesses are reported using EC syndrome value <span class="hexnumber">0x03</span>.</p>

        <table class="valuetable"><tr><th>ER</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>EL0 using AArch64: EL0 reads of the <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a> and <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>, and EL0 read/write accesses to the <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>, are trapped if PMUSERENR_EL0.EN is also 0.</p>
<p>EL0 using AArch32: EL0 reads of the <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> and <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a>, and EL0 read/write accesses to the <a href="AArch32-pmselr.html">PMSELR</a>, are trapped if PMUSERENR_EL0.EN is also 0.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Overrides PMUSERENR_EL0.EN and enables RO access to <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a> and <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>, and RW access to <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a> and <a href="AArch32-pmselr.html">PMSELR</a> at EL0.</p>
</td></tr></table><p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="CR_2">CR, bit [2]
              </h4>
          
  <p>Cycle counter Read. Traps EL0 access to cycle counter reads to EL1, or to EL2 when it is implemented and enabled for the current Security state and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1.</p>
<p>In AArch64 state, trapped accesses are reported using EC syndrome value <span class="hexnumber">0x18</span>.</p>
<p>In AArch32 state, trapped MRC accesses are reported using EC syndrome value <span class="hexnumber">0x03</span>, trapped MRRC accesses are reported using EC syndrome value <span class="hexnumber">0x04</span>.</p>

        <table class="valuetable"><tr><th>CR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>EL0 using AArch64: EL0 read accesses to the <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> are trapped if PMUSERENR_EL0.EN is also 0.</p>
<p>EL0 using AArch32: EL0 read accesses to the <a href="AArch32-pmccntr.html">PMCCNTR</a> are trapped if PMUSERENR_EL0.EN is also 0.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Overrides PMUSERENR_EL0.EN and enables access to <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> and <a href="AArch32-pmccntr.html">PMCCNTR</a> at EL0.</p>
</td></tr></table><h4 id="SW_1">SW, bit [1]
              </h4>
          
  <p>Traps Software Increment writes to EL1, or to EL2 when it is implemented and enabled for the current Security state and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1.</p>
<p>In AArch64 state, trapped accesses are reported using EC syndrome value <span class="hexnumber">0x18</span>.</p>
<p>In AArch32 state, trapped accesses are reported using EC syndrome value <span class="hexnumber">0x03</span>.</p>

        <table class="valuetable"><tr><th>SW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>EL0 using AArch64: EL0 writes to the <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a> are trapped if PMUSERENR_EL0.EN is also 0.</p>
<p>EL0 using AArch32: EL0 writes to the <a href="AArch32-pmswinc.html">PMSWINC</a> are trapped if PMUSERENR_EL0.EN is also 0.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Overrides PMUSERENR_EL0.EN and enables access to <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a> and <a href="AArch32-pmswinc.html">PMSWINC</a> at EL0.</p>
</td></tr></table><p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="EN_0">EN, bit [0]
              </h4>
          
  <p>Traps EL0 accesses to the Performance Monitor registers to EL1, or to EL2 when it is implemented and enabled for the current Security state and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, from both Execution states as follows:</p>
<ul>
<li>
<p>In AArch64 state, MRS or MSR accesses to the following registers are reported using EC syndrome value <span class="hexnumber">0x18</span>:</p>
<ul>
<li>
<p><a href="AArch64-pmcr_el0.html">PMCR_EL0</a>, <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a>, <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>, <a href="AArch64-pmceid0_el0.html">PMCEID0_EL0</a>, <a href="AArch64-pmceid1_el0.html">PMCEID1_EL0</a>, <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a>, <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a>, <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a>, <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>, <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>, <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>, <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a>, <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>, <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>, <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a>.</p>

</li><li>
<p><a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a>, MSR accesses only.</p>

</li></ul>

</li><li>
<p>In AArch32 state, MRC or MCR accesses to the following registers are reported using EC syndrome value <span class="hexnumber">0x03</span>, MRRC or MCRR accesses are trapped to EL2 and reported using EC syndrome value <span class="hexnumber">0x04</span>:</p>
<ul>
<li>
<p><a href="AArch32-pmcr.html">PMCR</a>, <a href="AArch32-pmovsr.html">PMOVSR</a>, <a href="AArch32-pmselr.html">PMSELR</a>, <a href="AArch32-pmceid0.html">PMCEID0</a>, <a href="AArch32-pmceid1.html">PMCEID1</a>, <a href="AArch32-pmccntr.html">PMCCNTR</a>, <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a>, <a href="AArch32-pmxevntr.html">PMXEVNTR</a>, <a href="AArch32-pmuserenr.html">PMUSERENR</a>, <a href="AArch32-pmcntenset.html">PMCNTENSET</a>, <a href="AArch32-pmcntenclr.html">PMCNTENCLR</a>, <a href="AArch32-pmovsset.html">PMOVSSET</a>, <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a>, <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n&gt;</a>, <a href="AArch32-pmccfiltr.html">PMCCFILTR</a>.</p>

</li><li>
<p><a href="AArch32-pmswinc.html">PMSWINC</a>, MCR accesses only.</p>

</li></ul>

</li><li>
<p>In AArch32 state, MRRC or MCRR accesses to <a href="AArch32-pmccntr.html">PMCCNTR</a> are reported using EC syndrome value <span class="hexnumber">0x04</span>.</p>

</li><li>
<p>If ARMv8.4-PMU is implemented, in AArch64 state, <a href="AArch64-pmmir_el1.html">PMMIR_EL1</a> and in AArch32 state, <a href="AArch32-pmmir.html">PMMIR</a>.</p>

</li><li>
<p>If ARMv8.1-PMU is implemented, in AArch32 state, <a href="AArch32-pmceid2.html">PMCEID2</a>, and <a href="AArch32-pmceid3.html">PMCEID3</a>.</p>

</li></ul>

        <table class="valuetable"><tr><th>EN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>While at EL0, Accesses to the specified registers at EL0 are trapped, unless overridden by one of PMUSERENR_EL0.{ER, CR, SW}.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>While at EL0, software can access all of the specified registers.</p>
</td></tr></table>
              
  <div class="note"><span class="note-header">Note</span><p>The EL0 access is trapped only if the corresponding EL1 access is permitted. If PMUSERENR_EL0.EN is 0, write access to <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a> and <a href="AArch32-pmswinc.html">PMSWINC</a> from EL0 are trapped, but read access is <span class="arm-defined-word">UNDEFINED</span>.</p><p>The affected registers do not include <a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a>, <a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a>, <a href="AArch32-pmintenset.html">PMINTENSET</a> and <a href="AArch32-pmintenclr.html">PMINTENCLR</a>.</p></div>

            <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the PMUSERENR_EL0</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, PMUSERENR_EL0</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b1001</td><td>0b1110</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL1) &amp;&amp; HCR_EL2.&lt;E2H,TGE&gt; != '11' &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.PMUSERENR_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return PMUSERENR_EL0;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.PMUSERENR_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return PMUSERENR_EL0;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return PMUSERENR_EL0;
elsif PSTATE.EL == EL3 then
    return PMUSERENR_EL0;
              </p><h4 class="assembler">MSR PMUSERENR_EL0, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b1001</td><td>0b1110</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGWTR_EL2.PMUSERENR_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMUSERENR_EL0 = X[t];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMUSERENR_EL0 = X[t];
elsif PSTATE.EL == EL3 then
    PMUSERENR_EL0 = X[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
