USART notes

I interpret the following as big-endian
pg. 204
"A frame starts with the start bit followed by the least significant data bit. Then the next data bits, up to a total of
nine, are succeeding, ending with the most significant bit. If enabled, the parity bit is inserted after the data bits,
before the stop bits."


Registers

UCSRnA - USART Control and Status Register n A
7: RXCn  : USART Receive Complete
Ex. while( !(UCSRnA & (1<<RXCn)) ) ;
6: TXCn  : USART Transmit Complete
5: UDREn : USART Data Register Empty                      (poll this to know when you can write new data to UDRn) pg. 208
** this bit is set when the transmit buffer is empty
** this bit is cleared when there is data in the transmit buffer
Ex. while( !(UCSRnA & (1<<UDREn)) ) ; /* while loop that waits for UDRE in UCSRnA to become 1 */
4: FEn   : Frame Error
3: DORn  : Data OverRun
2: UPEn  : USART Parity Error
1: U2Xn  : Double the USART Transmission Speed
0: MPCMn : Multi-processor Communication Mode

UCSRnB - USART Control and Status Register n B
7: RXCIEn : RX Complete Interrupt Enable n
6: TXCIEn : TX Complete Interrupt Enable n
5: UDRIEn : USART Data Register Empty Interrupt Enable n
4: RXENn  : Receiver Enable n                             (1)
3: TXENn  : Transmitter Enable n                          (1)
2: UCSZn2 : Character Size n
1: RXB8n  : Receive Data Bit 8 n
0: TXB8n  : Transmit Data Bit 8 n

UCSRnC - USART Control and Status Register n C
7: UMSELn1 : USART Mode Select
6: UMSELn0 : USART Mode Select
5: UPMn1   : Parity Mode
4: UPMn0   : Parity Mode
3: USBSn   : Stop Bit Select
2: UCSZn1  : Character Size                               (1) 8 bit
1: UCSZn0  : Character Size                               (1) 8 bit
0: UCPOLn  : Clock Polarity

UBRRn - USART Baud Rate Registers

UDRn - USART I/O Data Register n
- write to here to transmit data
- this data is shifted to the shift register when it is ready to send a new frame
