Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep  4 21:19:53 2020
| Host         : DESKTOP-64JSPKI running 64-bit major release  (build 9200)
| Command      : report_drc -file bwt_design_wrapper_drc_routed.rpt -pb bwt_design_wrapper_drc_routed.pb -rpx bwt_design_wrapper_drc_routed.rpx
| Design       : bwt_design_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 70
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 70         |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_k_nxt_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_k_nxt_reg[7]_i_2/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_k_nxt_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/done_nxt_reg_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/done_nxt_reg_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/done_nxt_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[31][0][7]_i_2/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[31][0][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[0][0][7]_i_2_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[0][0][7]_i_2/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[0][0][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[10][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[10][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[10][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[11][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[11][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[11][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[12][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[12][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[12][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[13][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[13][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[13][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[14][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[14][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[14][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[15][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[15][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[15][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[16][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[16][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[16][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[17][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[17][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[17][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[18][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[18][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[18][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[19][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[19][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[19][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[1][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[1][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[1][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[20][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[20][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[20][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[21][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[21][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[21][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[22][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[22][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[22][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[23][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[23][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[23][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[24][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[24][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[24][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[25][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[25][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[25][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[26][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[26][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[26][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[27][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[27][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[27][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[28][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[28][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[28][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[29][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[29][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[29][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[2][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[2][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[2][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[30][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[30][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[30][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[3][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[3][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[3][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[4][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[4][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[4][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[5][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[5][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[5][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[6][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[6][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[6][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[7][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[7][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[7][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[8][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[8][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[8][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[9][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[9][0][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt_reg[9][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/max_bucket is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_nxt_reg[7]_i_2/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_nxt_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/E[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[1][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[1][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[0][0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[27][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[27][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[0]_0[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[8][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[8][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[3][0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/current_bucket_nxt_reg[7]_i_2/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/current_bucket_nxt_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[3]_0[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[28][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[28][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[3]_1[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[26][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[26][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[3]_2[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[24][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[24][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[3]_3[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[20][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[20][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[3]_4[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[18][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[18][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6][0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[5][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[5][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_0[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[9][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[9][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_10[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[16][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[16][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_11[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[15][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[15][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_12[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[14][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[14][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_13[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[13][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[13][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_14[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[12][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[12][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_15[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[11][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[11][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_16[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[10][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[10][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_17[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[7][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[7][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_18[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[6][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[6][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_19[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[4][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[4][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_1[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[31][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[31][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_20[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[3][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[3][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_21[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[2][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[2][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_22[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[0][7]_i_2/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[0][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_2[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[30][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[30][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_3[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[29][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[29][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_4[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[25][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[25][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_5[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[23][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[23][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_6[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[22][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[22][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_7[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[21][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[21][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_8[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[19][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[19][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_9[0] is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[17][7]_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_nxt_reg[17][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_nxt_reg[0][2][7]_i_2_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_nxt_reg[0][2][7]_i_2/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_nxt_reg[0][2][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_num_nxt_reg_i_1_n_0 is a gated clock net sourced by a combinational pin bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_num_nxt_reg_i_1/O, cell bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_num_nxt_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


