Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Sep 12 01:49:18 2018
| Host         : debian-mgm running 64-bit Debian GNU/Linux testing (buster)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    39 |
| Unused register locations in slices containing registers |   137 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      3 |            1 |
|      4 |           11 |
|      6 |            1 |
|      8 |            4 |
|      9 |            1 |
|     12 |            4 |
|     13 |            1 |
|     14 |            3 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              71 |           25 |
| Yes          | No                    | No                     |             240 |           78 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              85 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                              Clock Signal                             |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                            | design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                       |                1 |              1 |
|  pclk_0_IBUF_BUFG                                                     |                                                                                                                                                                |                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/p_1_in[23]                                                                                     | design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                3 |              4 |
|  design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/E[0] |                                                                                                                                                                |                                                                                                                                            |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                1 |              4 |
|  pclk_0_IBUF_BUFG                                                     | design_1_i/CSI_RX_0/U0/pix_counter_reg_n_0_[0]                                                                                                                 | design_1_i/CSI_RX_0/U0/data_out[11]_i_1_n_0                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/p_1_in[15]                                                                                     | design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/p_1_in[7]                                                                                      | design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                       |                1 |              8 |
|  pclk_0_IBUF_BUFG                                                     | design_1_i/CSI_RX_0/U0/data_out[11]_i_2_n_0                                                                                                                    | design_1_i/CSI_RX_0/U0/data_out[11]_i_1_n_0                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                | design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/E[0]                                                                                           | design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                3 |             14 |
|  design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/E[0] | design_1_i/axi_interface_0/U0/axi_interface_v2_37a_S00_AXI_inst/data_out_1[0]                                                                                  |                                                                                                                                            |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             16 |
|  pclk_0_IBUF_BUFG                                                     | design_1_i/CSI_RX_0/U0/data_ready                                                                                                                              | design_1_i/Counter_0/U0/count_sig                                                                                                          |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               14 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                |                                                                                                                                            |               34 |            110 |
+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


