Info: Starting: Create simulation model
Info: qsys-generate /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system.qsys --simulation=VERILOG --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NIOS_II_System_391_For_Students/nios_system.qsys
Progress: Reading input file
Progress: Adding HEX0_1 [altera_avalon_pio 15.1]
Progress: Parameterizing module HEX0_1
Progress: Adding HEX2_3 [altera_avalon_pio 15.1]
Progress: Parameterizing module HEX2_3
Progress: Adding HEX4_5 [altera_avalon_pio 15.1]
Progress: Parameterizing module HEX4_5
Progress: Adding PushButtons [altera_avalon_pio 15.1]
Progress: Parameterizing module PushButtons
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 15.1]
Progress: Parameterizing module character_lcd_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.1]
Progress: Parameterizing module leds
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_1
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 15.1]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for SIM_VERILOG
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4
Info: HEX0_1: Starting RTL generation for module 'nios_system_HEX0_1'
Info: HEX0_1:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_HEX0_1 --dir=/tmp/alt7189_6023902734188198655.dir/0001_HEX0_1_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0001_HEX0_1_gen//nios_system_HEX0_1_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0001_HEX0_1_gen/  ]
Info: HEX0_1: Done RTL generation for module 'nios_system_HEX0_1'
Info: HEX0_1: "nios_system" instantiated altera_avalon_pio "HEX0_1"
Info: PushButtons: Starting RTL generation for module 'nios_system_PushButtons'
Info: PushButtons:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_PushButtons --dir=/tmp/alt7189_6023902734188198655.dir/0002_PushButtons_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0002_PushButtons_gen//nios_system_PushButtons_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0002_PushButtons_gen/  ]
Info: PushButtons: Done RTL generation for module 'nios_system_PushButtons'
Info: PushButtons: "nios_system" instantiated altera_avalon_pio "PushButtons"
Info: character_lcd_0: Starting Generation of Character LCD
Info: character_lcd_0: "nios_system" instantiated altera_up_avalon_character_lcd "character_lcd_0"
Info: clocks: "nios_system" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=/tmp/alt7189_6023902734188198655.dir/0004_jtag_uart_0_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0004_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0004_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'nios_system_leds'
Info: leds:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_leds --dir=/tmp/alt7189_6023902734188198655.dir/0005_leds_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0005_leds_gen//nios_system_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0005_leds_gen/  ]
Info: leds: Done RTL generation for module 'nios_system_leds'
Info: leds: "nios_system" instantiated altera_avalon_pio "leds"
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: sdram: Starting RTL generation for module 'nios_system_sdram'
Info: sdram:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=/tmp/alt7189_6023902734188198655.dir/0006_sdram_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0006_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0006_sdram_gen/  ]
Info: sdram: Done RTL generation for module 'nios_system_sdram'
Info: sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switches: Starting RTL generation for module 'nios_system_switches'
Info: switches:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=/tmp/alt7189_6023902734188198655.dir/0007_switches_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0007_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0007_switches_gen/  ]
Info: switches: Done RTL generation for module 'nios_system_switches'
Info: switches: "nios_system" instantiated altera_avalon_pio "switches"
Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'
Info: timer_0:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64//perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64//perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=/tmp/alt7189_6023902734188198655.dir/0008_timer_0_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0008_timer_0_gen//nios_system_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0008_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'nios_system_timer_0'
Info: timer_0: "nios_system" instantiated altera_avalon_timer "timer_0"
Info: to_external_bus_bridge_0: Starting Generation of Avalon to External Bus Bridge
Info: to_external_bus_bridge_0: "nios_system" instantiated altera_up_avalon_to_external_bus_bridge "to_external_bus_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "nios_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: Generating simgen model
Error: sys_pll: Execution of script /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/proj.tcl failed
Error: sys_pll: Info: *******************************************************************
Error: sys_pll: Info: Running Quartus Prime Shell
Error: sys_pll: Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions
Error: sys_pll: Info: and other software and tools, and its AMPP partner logic
Error: sys_pll: Info: functions, and any output files from any of the foregoing
Error: sys_pll: Info: (including device programming or simulation files), and any
Error: sys_pll: Info: associated documentation or information are expressly subject
Error: sys_pll: Info: to the terms and conditions of the Altera Program License
Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other
Error: sys_pll: Info: applicable license agreement, including, without limitation,
Error: sys_pll: Info: that your use is for the sole purpose of programming logic
Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its
Error: sys_pll: Info: authorized distributors.  Please refer to the applicable
Error: sys_pll: Info: agreement for further details.
Error: sys_pll: Info: Processing started: Mon Jan 23 14:35:21 2017
Error: sys_pll: Info: Command: quartus_sh -t /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/proj.tcl
Error: sys_pll: Info (23030): Evaluation of Tcl script /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/proj.tcl was successful
Error: sys_pll: Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
Error: sys_pll: Info: Peak virtual memory: 984 megabytes
Error: sys_pll: Info: Processing ended: Mon Jan 23 14:35:21 2017
Error: sys_pll: Info: Elapsed time: 00:00:00
Error: sys_pll: Info: Total CPU time (on all processors): 00:00:01
Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Error: sys_pll: Execution of script run_simgen_cmd.tcl failed
Error: sys_pll: Info: *******************************************************************
Error: sys_pll: Info: Running Quartus Prime Shell
Error: sys_pll: Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions
Error: sys_pll: Info: and other software and tools, and its AMPP partner logic
Error: sys_pll: Info: functions, and any output files from any of the foregoing
Error: sys_pll: Info: (including device programming or simulation files), and any
Error: sys_pll: Info: associated documentation or information are expressly subject
Error: sys_pll: Info: to the terms and conditions of the Altera Program License
Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other
Error: sys_pll: Info: applicable license agreement, including, without limitation,
Error: sys_pll: Info: that your use is for the sole purpose of programming logic
Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its
Error: sys_pll: Info: authorized distributors.  Please refer to the applicable
Error: sys_pll: Info: agreement for further details.
Error: sys_pll: Info: Processing started: Mon Jan 23 14:35:29 2017
Error: sys_pll: Info: Command: quartus_sh -t run_simgen_cmd.tcl
Error: sys_pll: Info: *******************************************************************
Error: sys_pll: Info: Running Quartus Prime Analysis & Synthesis
Error: sys_pll: Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions
Error: sys_pll: Info: and other software and tools, and its AMPP partner logic
Error: sys_pll: Info: functions, and any output files from any of the foregoing
Error: sys_pll: Info: (including device programming or simulation files), and any
Error: sys_pll: Info: associated documentation or information are expressly subject
Error: sys_pll: Info: to the terms and conditions of the Altera Program License
Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other
Error: sys_pll: Info: applicable license agreement, including, without limitation,
Error: sys_pll: Info: that your use is for the sole purpose of programming logic
Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its
Error: sys_pll: Info: authorized distributors.  Please refer to the applicable
Error: sys_pll: Info: agreement for further details.
Error: sys_pll: Info: Processing started: Mon Jan 23 14:35:36 2017
Error: sys_pll: Info: Command: quartus_map nios_system_clocks_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG
Error: sys_pll: Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.
Error: sys_pll: Warning (20028): Parallel compilation is not licensed and has been disabled
Error: sys_pll: Info (12021): Found 1 design units, including 1 entities, in source file nios_system_clocks_sys_pll.v
Error: sys_pll: Info (12023): Found entity 1: nios_system_clocks_sys_pll File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 2
Error: sys_pll: Info (12127): Elaborating entity "nios_system_clocks_sys_pll" for the top level hierarchy
Error: sys_pll: Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 88
Error: sys_pll: Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Error: sys_pll: Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 88
Error: sys_pll: Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 88
Error: sys_pll: Info (12134): Parameter "fractional_vco_multiplier" = "false"
Error: sys_pll: Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
Error: sys_pll: Info (12134): Parameter "operation_mode" = "direct"
Error: sys_pll: Info (12134): Parameter "number_of_clocks" = "2"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift0" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle0" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift1" = "-3000 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle1" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift2" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle2" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift3" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle3" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift4" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle4" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift5" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle5" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift6" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle6" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift7" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle7" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift8" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle8" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift9" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle9" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift10" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle10" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift11" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle11" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift12" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle12" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift13" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle13" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift14" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle14" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift15" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle15" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift16" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle16" = "50"
Error: sys_pll: Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
Error: sys_pll: Info (12134): Parameter "phase_shift17" = "0 ps"
Error: sys_pll: Info (12134): Parameter "duty_cycle17" = "50"
Error: sys_pll: Info (12134): Parameter "pll_type" = "General"
Error: sys_pll: Info (12134): Parameter "pll_subtype" = "General"
Error: sys_pll: Info (281010): Generating sgate simulator netlist using Simgen
Error: sys_pll: SIMGEN_PROGRESS Start of Model generation -- 0% complete
Error: sys_pll: SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete
Error: sys_pll: SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete
Error: sys_pll: SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete
Error: sys_pll: Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
Error: sys_pll: Info: Peak virtual memory: 1166 megabytes
Error: sys_pll: Info: Processing ended: Mon Jan 23 14:35:52 2017
Error: sys_pll: Info: Elapsed time: 00:00:16
Error: sys_pll: Info: Total CPU time (on all processors): 00:00:41
Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Error: sys_pll: Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful
Error: sys_pll: Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
Error: sys_pll: Info: Peak virtual memory: 972 megabytes
Error: sys_pll: Info: Processing ended: Mon Jan 23 14:35:53 2017
Error: sys_pll: Info: Elapsed time: 00:00:24
Error: sys_pll: Info: Total CPU time (on all processors): 00:00:48
Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: sys_pll: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition     Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus Prime License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Mon Jan 23 14:35:29 2017 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition     Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus Prime License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Mon Jan 23 14:35:36 2017 Info: Command: quartus_map nios_system_clocks_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (20028): Parallel compilation is not licensed and has been disabled Info (12021): Found 1 design units, including 1 entities, in source file nios_system_clocks_sys_pll.v     Info (12023): Found entity 1: nios_system_clocks_sys_pll File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 2 Info (12127): Elaborating entity "nios_system_clocks_sys_pll" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 88 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 88 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 88     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "2"     Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"     Info (12134): Parameter "phase_shift1" = "-3000 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 1166 megabytes     Info: Processing ended: Mon Jan 23 14:35:52 2017     Info: Elapsed time: 00:00:16     Info: Total CPU time (on all processors): 00:00:41 Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed! Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 972 megabytes     Info: Processing ended: Mon Jan 23 14:35:53 2017     Info: Elapsed time: 00:00:24     Info: Total CPU time (on all processors): 00:00:48 Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: sys_pll: Simgen was successful
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Error: Generation stopped, 124 or more modules remaining
Info: nios_system: Done "nios_system" with 40 modules, 21 files
Error: qsys-generate failed with exit code 1: 154 Errors, 0 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/nios_system.spd --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/nios_system.spd --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	16 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system.qsys --block-symbol-file --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NIOS_II_System_391_For_Students/nios_system.qsys
Progress: Reading input file
Progress: Adding HEX0_1 [altera_avalon_pio 15.1]
Progress: Parameterizing module HEX0_1
Progress: Adding HEX2_3 [altera_avalon_pio 15.1]
Progress: Parameterizing module HEX2_3
Progress: Adding HEX4_5 [altera_avalon_pio 15.1]
Progress: Parameterizing module HEX4_5
Progress: Adding PushButtons [altera_avalon_pio 15.1]
Progress: Parameterizing module PushButtons
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 15.1]
Progress: Parameterizing module character_lcd_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.1]
Progress: Parameterizing module leds
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_1
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 15.1]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system.qsys --synthesis=VERILOG --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NIOS_II_System_391_For_Students/nios_system.qsys
Progress: Reading input file
Progress: Adding HEX0_1 [altera_avalon_pio 15.1]
Progress: Parameterizing module HEX0_1
Progress: Adding HEX2_3 [altera_avalon_pio 15.1]
Progress: Parameterizing module HEX2_3
Progress: Adding HEX4_5 [altera_avalon_pio 15.1]
Progress: Parameterizing module HEX4_5
Progress: Adding PushButtons [altera_avalon_pio 15.1]
Progress: Parameterizing module PushButtons
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 15.1]
Progress: Parameterizing module character_lcd_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.1]
Progress: Parameterizing module leds
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_1
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 15.1]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4
Info: HEX0_1: Starting RTL generation for module 'nios_system_HEX0_1'
Info: HEX0_1:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_HEX0_1 --dir=/tmp/alt7189_6023902734188198655.dir/0015_HEX0_1_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0015_HEX0_1_gen//nios_system_HEX0_1_component_configuration.pl  --do_build_sim=0  ]
Info: HEX0_1: Done RTL generation for module 'nios_system_HEX0_1'
Info: HEX0_1: "nios_system" instantiated altera_avalon_pio "HEX0_1"
Info: PushButtons: Starting RTL generation for module 'nios_system_PushButtons'
Info: PushButtons:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_PushButtons --dir=/tmp/alt7189_6023902734188198655.dir/0016_PushButtons_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0016_PushButtons_gen//nios_system_PushButtons_component_configuration.pl  --do_build_sim=0  ]
Info: PushButtons: Done RTL generation for module 'nios_system_PushButtons'
Info: PushButtons: "nios_system" instantiated altera_avalon_pio "PushButtons"
Info: character_lcd_0: Starting Generation of Character LCD
Info: character_lcd_0: "nios_system" instantiated altera_up_avalon_character_lcd "character_lcd_0"
Info: clocks: "nios_system" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=/tmp/alt7189_6023902734188198655.dir/0018_jtag_uart_0_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0018_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'nios_system_leds'
Info: leds:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_leds --dir=/tmp/alt7189_6023902734188198655.dir/0019_leds_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0019_leds_gen//nios_system_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'nios_system_leds'
Info: leds: "nios_system" instantiated altera_avalon_pio "leds"
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: sdram: Starting RTL generation for module 'nios_system_sdram'
Info: sdram:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=/tmp/alt7189_6023902734188198655.dir/0020_sdram_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0020_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_system_sdram'
Info: sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switches: Starting RTL generation for module 'nios_system_switches'
Info: switches:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=/tmp/alt7189_6023902734188198655.dir/0021_switches_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0021_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios_system_switches'
Info: switches: "nios_system" instantiated altera_avalon_pio "switches"
Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'
Info: timer_0:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64//perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64//perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=/tmp/alt7189_6023902734188198655.dir/0022_timer_0_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0022_timer_0_gen//nios_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_system_timer_0'
Info: timer_0: "nios_system" instantiated altera_avalon_timer "timer_0"
Info: to_external_bus_bridge_0: Starting Generation of Avalon to External Bus Bridge
Info: to_external_bus_bridge_0: "nios_system" instantiated altera_up_avalon_to_external_bus_bridge "to_external_bus_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "nios_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'nios_system_nios2_qsys_0_cpu'
Info: cpu:   Generation command is [exec /usr/bin/Altera/15.1/quartus/linux64//eperlcmd -I /usr/bin/Altera/15.1/quartus/linux64//perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_qsys_0_cpu --dir=/tmp/alt7189_6023902734188198655.dir/0029_cpu_gen/ --quartus_bindir=/usr/bin/Altera/15.1/quartus/linux64/ --verilog --config=/tmp/alt7189_6023902734188198655.dir/0029_cpu_gen//nios_system_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.01.23 14:36:20 (*) Starting Nios II generation
Info: cpu: # 2017.01.23 14:36:20 (*)   Checking for plaintext license.
Info: cpu: # 2017.01.23 14:36:26 (*)   Plaintext license not found.
Info: cpu: # 2017.01.23 14:36:26 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.01.23 14:36:31 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.01.23 14:36:31 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.01.23 14:36:31 (*)   Creating all objects for CPU
Info: cpu: # 2017.01.23 14:36:31 (*)     Testbench
Info: cpu: # 2017.01.23 14:36:31 (*)     Instruction decoding
Info: cpu: # 2017.01.23 14:36:31 (*)       Instruction fields
Info: cpu: # 2017.01.23 14:36:32 (*)       Instruction decodes
Info: cpu: # 2017.01.23 14:36:32 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.01.23 14:36:32 (*)       Instruction controls
Info: cpu: # 2017.01.23 14:36:32 (*)     Pipeline frontend
Info: cpu: # 2017.01.23 14:36:32 (*)     Pipeline backend
Info: cpu: # 2017.01.23 14:36:35 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.01.23 14:36:37 (*)   Creating encrypted RTL
Info: cpu: # 2017.01.23 14:36:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_nios2_qsys_0_cpu'
Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_qsys_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_instruction_master_limiter"
Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: character_lcd_0_avalon_lcd_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "character_lcd_0_avalon_lcd_slave_burst_adapter"
Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: character_lcd_0_avalon_lcd_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "character_lcd_0_avalon_lcd_slave_rsp_width_adapter"
Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 43 modules, 75 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
