Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 25 ns : File "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/7_1bitComparator/7_1bitComparator.srcs/sim_1/new/comparator_1bit_tb.v" Line 34
