
AVR_DRIVERS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000662e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001a2  00800060  0000662e  000066c2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000a  00800202  00800202  00006864  2**0
                  ALLOC
  3 .stab         000054d8  00000000  00000000  00006864  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002185  00000000  00000000  0000bd3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000dec1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f0  00000000  00000000  0000e061  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002ce6  00000000  00000000  0000e251  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001354  00000000  00000000  00010f37  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001308  00000000  00000000  0001228b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  00013594  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000340  00000000  00000000  00013754  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000021ec  00000000  00000000  00013a94  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000080  00000000  00000000  00015c80  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 a7 14 	jmp	0x294e	; 0x294e <__vector_1>
       8:	0c 94 d4 14 	jmp	0x29a8	; 0x29a8 <__vector_2>
       c:	0c 94 01 15 	jmp	0x2a02	; 0x2a02 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 ac 18 	jmp	0x3158	; 0x3158 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	12 e0       	ldi	r17, 0x02	; 2
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e2       	ldi	r30, 0x2E	; 46
      68:	f6 e6       	ldi	r31, 0x66	; 102
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 30       	cpi	r26, 0x02	; 2
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a2 e0       	ldi	r26, 0x02	; 2
      7a:	b2 e0       	ldi	r27, 0x02	; 2
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ac 30       	cpi	r26, 0x0C	; 12
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 dd 31 	call	0x63ba	; 0x63ba <main>
      8a:	0c 94 15 33 	jmp	0x662a	; 0x662a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__ashldi3>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	df 93       	push	r29
      9a:	cf 93       	push	r28
      9c:	cd b7       	in	r28, 0x3d	; 61
      9e:	de b7       	in	r29, 0x3e	; 62
      a0:	60 97       	sbiw	r28, 0x10	; 16
      a2:	0f b6       	in	r0, 0x3f	; 63
      a4:	f8 94       	cli
      a6:	de bf       	out	0x3e, r29	; 62
      a8:	0f be       	out	0x3f, r0	; 63
      aa:	cd bf       	out	0x3d, r28	; 61
      ac:	a8 2f       	mov	r26, r24
      ae:	00 23       	and	r16, r16
      b0:	09 f4       	brne	.+2      	; 0xb4 <__ashldi3+0x22>
      b2:	61 c0       	rjmp	.+194    	; 0x176 <__ashldi3+0xe4>
      b4:	7e 01       	movw	r14, r28
      b6:	08 94       	sec
      b8:	e1 1c       	adc	r14, r1
      ba:	f1 1c       	adc	r15, r1
      bc:	88 e0       	ldi	r24, 0x08	; 8
      be:	f7 01       	movw	r30, r14
      c0:	11 92       	st	Z+, r1
      c2:	8a 95       	dec	r24
      c4:	e9 f7       	brne	.-6      	; 0xc0 <__ashldi3+0x2e>
      c6:	29 83       	std	Y+1, r18	; 0x01
      c8:	3a 83       	std	Y+2, r19	; 0x02
      ca:	4b 83       	std	Y+3, r20	; 0x03
      cc:	5c 83       	std	Y+4, r21	; 0x04
      ce:	6d 83       	std	Y+5, r22	; 0x05
      d0:	7e 83       	std	Y+6, r23	; 0x06
      d2:	af 83       	std	Y+7, r26	; 0x07
      d4:	98 87       	std	Y+8, r25	; 0x08
      d6:	80 e2       	ldi	r24, 0x20	; 32
      d8:	80 1b       	sub	r24, r16
      da:	e8 2f       	mov	r30, r24
      dc:	ff 27       	eor	r31, r31
      de:	e7 fd       	sbrc	r30, 7
      e0:	f0 95       	com	r31
      e2:	49 81       	ldd	r20, Y+1	; 0x01
      e4:	5a 81       	ldd	r21, Y+2	; 0x02
      e6:	6b 81       	ldd	r22, Y+3	; 0x03
      e8:	7c 81       	ldd	r23, Y+4	; 0x04
      ea:	18 16       	cp	r1, r24
      ec:	84 f0       	brlt	.+32     	; 0x10e <__ashldi3+0x7c>
      ee:	19 86       	std	Y+9, r1	; 0x09
      f0:	1a 86       	std	Y+10, r1	; 0x0a
      f2:	1b 86       	std	Y+11, r1	; 0x0b
      f4:	1c 86       	std	Y+12, r1	; 0x0c
      f6:	88 27       	eor	r24, r24
      f8:	99 27       	eor	r25, r25
      fa:	8e 1b       	sub	r24, r30
      fc:	9f 0b       	sbc	r25, r31
      fe:	04 c0       	rjmp	.+8      	; 0x108 <__ashldi3+0x76>
     100:	44 0f       	add	r20, r20
     102:	55 1f       	adc	r21, r21
     104:	66 1f       	adc	r22, r22
     106:	77 1f       	adc	r23, r23
     108:	8a 95       	dec	r24
     10a:	d2 f7       	brpl	.-12     	; 0x100 <__ashldi3+0x6e>
     10c:	28 c0       	rjmp	.+80     	; 0x15e <__ashldi3+0xcc>
     10e:	20 2f       	mov	r18, r16
     110:	33 27       	eor	r19, r19
     112:	27 fd       	sbrc	r18, 7
     114:	30 95       	com	r19
     116:	db 01       	movw	r26, r22
     118:	ca 01       	movw	r24, r20
     11a:	02 2e       	mov	r0, r18
     11c:	04 c0       	rjmp	.+8      	; 0x126 <__ashldi3+0x94>
     11e:	88 0f       	add	r24, r24
     120:	99 1f       	adc	r25, r25
     122:	aa 1f       	adc	r26, r26
     124:	bb 1f       	adc	r27, r27
     126:	0a 94       	dec	r0
     128:	d2 f7       	brpl	.-12     	; 0x11e <__ashldi3+0x8c>
     12a:	89 87       	std	Y+9, r24	; 0x09
     12c:	9a 87       	std	Y+10, r25	; 0x0a
     12e:	ab 87       	std	Y+11, r26	; 0x0b
     130:	bc 87       	std	Y+12, r27	; 0x0c
     132:	04 c0       	rjmp	.+8      	; 0x13c <__ashldi3+0xaa>
     134:	76 95       	lsr	r23
     136:	67 95       	ror	r22
     138:	57 95       	ror	r21
     13a:	47 95       	ror	r20
     13c:	ea 95       	dec	r30
     13e:	d2 f7       	brpl	.-12     	; 0x134 <__ashldi3+0xa2>
     140:	8d 81       	ldd	r24, Y+5	; 0x05
     142:	9e 81       	ldd	r25, Y+6	; 0x06
     144:	af 81       	ldd	r26, Y+7	; 0x07
     146:	b8 85       	ldd	r27, Y+8	; 0x08
     148:	04 c0       	rjmp	.+8      	; 0x152 <__ashldi3+0xc0>
     14a:	88 0f       	add	r24, r24
     14c:	99 1f       	adc	r25, r25
     14e:	aa 1f       	adc	r26, r26
     150:	bb 1f       	adc	r27, r27
     152:	2a 95       	dec	r18
     154:	d2 f7       	brpl	.-12     	; 0x14a <__ashldi3+0xb8>
     156:	48 2b       	or	r20, r24
     158:	59 2b       	or	r21, r25
     15a:	6a 2b       	or	r22, r26
     15c:	7b 2b       	or	r23, r27
     15e:	4d 87       	std	Y+13, r20	; 0x0d
     160:	5e 87       	std	Y+14, r21	; 0x0e
     162:	6f 87       	std	Y+15, r22	; 0x0f
     164:	78 8b       	std	Y+16, r23	; 0x10
     166:	29 85       	ldd	r18, Y+9	; 0x09
     168:	3a 85       	ldd	r19, Y+10	; 0x0a
     16a:	4b 85       	ldd	r20, Y+11	; 0x0b
     16c:	5c 85       	ldd	r21, Y+12	; 0x0c
     16e:	6d 85       	ldd	r22, Y+13	; 0x0d
     170:	7e 85       	ldd	r23, Y+14	; 0x0e
     172:	af 85       	ldd	r26, Y+15	; 0x0f
     174:	98 89       	ldd	r25, Y+16	; 0x10
     176:	8a 2f       	mov	r24, r26
     178:	60 96       	adiw	r28, 0x10	; 16
     17a:	0f b6       	in	r0, 0x3f	; 63
     17c:	f8 94       	cli
     17e:	de bf       	out	0x3e, r29	; 62
     180:	0f be       	out	0x3f, r0	; 63
     182:	cd bf       	out	0x3d, r28	; 61
     184:	cf 91       	pop	r28
     186:	df 91       	pop	r29
     188:	0f 91       	pop	r16
     18a:	ff 90       	pop	r15
     18c:	ef 90       	pop	r14
     18e:	08 95       	ret

00000190 <__fixunssfsi>:
     190:	ef 92       	push	r14
     192:	ff 92       	push	r15
     194:	0f 93       	push	r16
     196:	1f 93       	push	r17
     198:	7b 01       	movw	r14, r22
     19a:	8c 01       	movw	r16, r24
     19c:	20 e0       	ldi	r18, 0x00	; 0
     19e:	30 e0       	ldi	r19, 0x00	; 0
     1a0:	40 e0       	ldi	r20, 0x00	; 0
     1a2:	5f e4       	ldi	r21, 0x4F	; 79
     1a4:	0e 94 ad 10 	call	0x215a	; 0x215a <__gesf2>
     1a8:	88 23       	and	r24, r24
     1aa:	8c f0       	brlt	.+34     	; 0x1ce <__fixunssfsi+0x3e>
     1ac:	c8 01       	movw	r24, r16
     1ae:	b7 01       	movw	r22, r14
     1b0:	20 e0       	ldi	r18, 0x00	; 0
     1b2:	30 e0       	ldi	r19, 0x00	; 0
     1b4:	40 e0       	ldi	r20, 0x00	; 0
     1b6:	5f e4       	ldi	r21, 0x4F	; 79
     1b8:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__subsf3>
     1bc:	0e 94 0d 11 	call	0x221a	; 0x221a <__fixsfsi>
     1c0:	9b 01       	movw	r18, r22
     1c2:	ac 01       	movw	r20, r24
     1c4:	20 50       	subi	r18, 0x00	; 0
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 48       	sbci	r21, 0x80	; 128
     1cc:	06 c0       	rjmp	.+12     	; 0x1da <__fixunssfsi+0x4a>
     1ce:	c8 01       	movw	r24, r16
     1d0:	b7 01       	movw	r22, r14
     1d2:	0e 94 0d 11 	call	0x221a	; 0x221a <__fixsfsi>
     1d6:	9b 01       	movw	r18, r22
     1d8:	ac 01       	movw	r20, r24
     1da:	b9 01       	movw	r22, r18
     1dc:	ca 01       	movw	r24, r20
     1de:	1f 91       	pop	r17
     1e0:	0f 91       	pop	r16
     1e2:	ff 90       	pop	r15
     1e4:	ef 90       	pop	r14
     1e6:	08 95       	ret

000001e8 <__udivdi3>:
     1e8:	ae e5       	ldi	r26, 0x5E	; 94
     1ea:	b0 e0       	ldi	r27, 0x00	; 0
     1ec:	ea ef       	ldi	r30, 0xFA	; 250
     1ee:	f0 e0       	ldi	r31, 0x00	; 0
     1f0:	0c 94 99 32 	jmp	0x6532	; 0x6532 <__prologue_saves__>
     1f4:	a8 e0       	ldi	r26, 0x08	; 8
     1f6:	4e 01       	movw	r8, r28
     1f8:	08 94       	sec
     1fa:	81 1c       	adc	r8, r1
     1fc:	91 1c       	adc	r9, r1
     1fe:	f4 01       	movw	r30, r8
     200:	6a 2e       	mov	r6, r26
     202:	11 92       	st	Z+, r1
     204:	6a 94       	dec	r6
     206:	e9 f7       	brne	.-6      	; 0x202 <__udivdi3+0x1a>
     208:	29 83       	std	Y+1, r18	; 0x01
     20a:	3a 83       	std	Y+2, r19	; 0x02
     20c:	4b 83       	std	Y+3, r20	; 0x03
     20e:	5c 83       	std	Y+4, r21	; 0x04
     210:	6d 83       	std	Y+5, r22	; 0x05
     212:	7e 83       	std	Y+6, r23	; 0x06
     214:	8f 83       	std	Y+7, r24	; 0x07
     216:	98 87       	std	Y+8, r25	; 0x08
     218:	ce 01       	movw	r24, r28
     21a:	09 96       	adiw	r24, 0x09	; 9
     21c:	fc 01       	movw	r30, r24
     21e:	11 92       	st	Z+, r1
     220:	aa 95       	dec	r26
     222:	e9 f7       	brne	.-6      	; 0x21e <__udivdi3+0x36>
     224:	a9 86       	std	Y+9, r10	; 0x09
     226:	ba 86       	std	Y+10, r11	; 0x0a
     228:	cb 86       	std	Y+11, r12	; 0x0b
     22a:	dc 86       	std	Y+12, r13	; 0x0c
     22c:	ed 86       	std	Y+13, r14	; 0x0d
     22e:	fe 86       	std	Y+14, r15	; 0x0e
     230:	0f 87       	std	Y+15, r16	; 0x0f
     232:	18 8b       	std	Y+16, r17	; 0x10
     234:	29 84       	ldd	r2, Y+9	; 0x09
     236:	3a 84       	ldd	r3, Y+10	; 0x0a
     238:	4b 84       	ldd	r4, Y+11	; 0x0b
     23a:	5c 84       	ldd	r5, Y+12	; 0x0c
     23c:	ed 84       	ldd	r14, Y+13	; 0x0d
     23e:	fe 84       	ldd	r15, Y+14	; 0x0e
     240:	0f 85       	ldd	r16, Y+15	; 0x0f
     242:	18 89       	ldd	r17, Y+16	; 0x10
     244:	69 80       	ldd	r6, Y+1	; 0x01
     246:	7a 80       	ldd	r7, Y+2	; 0x02
     248:	8b 80       	ldd	r8, Y+3	; 0x03
     24a:	9c 80       	ldd	r9, Y+4	; 0x04
     24c:	6d a6       	std	Y+45, r6	; 0x2d
     24e:	7e a6       	std	Y+46, r7	; 0x2e
     250:	8f a6       	std	Y+47, r8	; 0x2f
     252:	98 aa       	std	Y+48, r9	; 0x30
     254:	6d 80       	ldd	r6, Y+5	; 0x05
     256:	7e 80       	ldd	r7, Y+6	; 0x06
     258:	8f 80       	ldd	r8, Y+7	; 0x07
     25a:	98 84       	ldd	r9, Y+8	; 0x08
     25c:	e1 14       	cp	r14, r1
     25e:	f1 04       	cpc	r15, r1
     260:	01 05       	cpc	r16, r1
     262:	11 05       	cpc	r17, r1
     264:	09 f0       	breq	.+2      	; 0x268 <__udivdi3+0x80>
     266:	b3 c3       	rjmp	.+1894   	; 0x9ce <__stack+0x16f>
     268:	62 14       	cp	r6, r2
     26a:	73 04       	cpc	r7, r3
     26c:	84 04       	cpc	r8, r4
     26e:	95 04       	cpc	r9, r5
     270:	08 f0       	brcs	.+2      	; 0x274 <__udivdi3+0x8c>
     272:	3d c1       	rjmp	.+634    	; 0x4ee <__udivdi3+0x306>
     274:	00 e0       	ldi	r16, 0x00	; 0
     276:	20 16       	cp	r2, r16
     278:	00 e0       	ldi	r16, 0x00	; 0
     27a:	30 06       	cpc	r3, r16
     27c:	01 e0       	ldi	r16, 0x01	; 1
     27e:	40 06       	cpc	r4, r16
     280:	00 e0       	ldi	r16, 0x00	; 0
     282:	50 06       	cpc	r5, r16
     284:	88 f4       	brcc	.+34     	; 0x2a8 <__udivdi3+0xc0>
     286:	1f ef       	ldi	r17, 0xFF	; 255
     288:	21 16       	cp	r2, r17
     28a:	31 04       	cpc	r3, r1
     28c:	41 04       	cpc	r4, r1
     28e:	51 04       	cpc	r5, r1
     290:	39 f0       	breq	.+14     	; 0x2a0 <__udivdi3+0xb8>
     292:	30 f0       	brcs	.+12     	; 0x2a0 <__udivdi3+0xb8>
     294:	48 e0       	ldi	r20, 0x08	; 8
     296:	e4 2e       	mov	r14, r20
     298:	f1 2c       	mov	r15, r1
     29a:	01 2d       	mov	r16, r1
     29c:	11 2d       	mov	r17, r1
     29e:	18 c0       	rjmp	.+48     	; 0x2d0 <__udivdi3+0xe8>
     2a0:	ee 24       	eor	r14, r14
     2a2:	ff 24       	eor	r15, r15
     2a4:	87 01       	movw	r16, r14
     2a6:	14 c0       	rjmp	.+40     	; 0x2d0 <__udivdi3+0xe8>
     2a8:	20 e0       	ldi	r18, 0x00	; 0
     2aa:	22 16       	cp	r2, r18
     2ac:	20 e0       	ldi	r18, 0x00	; 0
     2ae:	32 06       	cpc	r3, r18
     2b0:	20 e0       	ldi	r18, 0x00	; 0
     2b2:	42 06       	cpc	r4, r18
     2b4:	21 e0       	ldi	r18, 0x01	; 1
     2b6:	52 06       	cpc	r5, r18
     2b8:	30 f0       	brcs	.+12     	; 0x2c6 <__udivdi3+0xde>
     2ba:	38 e1       	ldi	r19, 0x18	; 24
     2bc:	e3 2e       	mov	r14, r19
     2be:	f1 2c       	mov	r15, r1
     2c0:	01 2d       	mov	r16, r1
     2c2:	11 2d       	mov	r17, r1
     2c4:	05 c0       	rjmp	.+10     	; 0x2d0 <__udivdi3+0xe8>
     2c6:	20 e1       	ldi	r18, 0x10	; 16
     2c8:	e2 2e       	mov	r14, r18
     2ca:	f1 2c       	mov	r15, r1
     2cc:	01 2d       	mov	r16, r1
     2ce:	11 2d       	mov	r17, r1
     2d0:	d2 01       	movw	r26, r4
     2d2:	c1 01       	movw	r24, r2
     2d4:	0e 2c       	mov	r0, r14
     2d6:	04 c0       	rjmp	.+8      	; 0x2e0 <__udivdi3+0xf8>
     2d8:	b6 95       	lsr	r27
     2da:	a7 95       	ror	r26
     2dc:	97 95       	ror	r25
     2de:	87 95       	ror	r24
     2e0:	0a 94       	dec	r0
     2e2:	d2 f7       	brpl	.-12     	; 0x2d8 <__udivdi3+0xf0>
     2e4:	8a 58       	subi	r24, 0x8A	; 138
     2e6:	9f 4f       	sbci	r25, 0xFF	; 255
     2e8:	dc 01       	movw	r26, r24
     2ea:	2c 91       	ld	r18, X
     2ec:	80 e2       	ldi	r24, 0x20	; 32
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	a0 e0       	ldi	r26, 0x00	; 0
     2f2:	b0 e0       	ldi	r27, 0x00	; 0
     2f4:	8e 19       	sub	r24, r14
     2f6:	9f 09       	sbc	r25, r15
     2f8:	a0 0b       	sbc	r26, r16
     2fa:	b1 0b       	sbc	r27, r17
     2fc:	7c 01       	movw	r14, r24
     2fe:	8d 01       	movw	r16, r26
     300:	e2 1a       	sub	r14, r18
     302:	f1 08       	sbc	r15, r1
     304:	01 09       	sbc	r16, r1
     306:	11 09       	sbc	r17, r1
     308:	e1 14       	cp	r14, r1
     30a:	f1 04       	cpc	r15, r1
     30c:	01 05       	cpc	r16, r1
     30e:	11 05       	cpc	r17, r1
     310:	a1 f1       	breq	.+104    	; 0x37a <__udivdi3+0x192>
     312:	0e 2c       	mov	r0, r14
     314:	04 c0       	rjmp	.+8      	; 0x31e <__udivdi3+0x136>
     316:	22 0c       	add	r2, r2
     318:	33 1c       	adc	r3, r3
     31a:	44 1c       	adc	r4, r4
     31c:	55 1c       	adc	r5, r5
     31e:	0a 94       	dec	r0
     320:	d2 f7       	brpl	.-12     	; 0x316 <__udivdi3+0x12e>
     322:	a4 01       	movw	r20, r8
     324:	93 01       	movw	r18, r6
     326:	0e 2c       	mov	r0, r14
     328:	04 c0       	rjmp	.+8      	; 0x332 <__udivdi3+0x14a>
     32a:	22 0f       	add	r18, r18
     32c:	33 1f       	adc	r19, r19
     32e:	44 1f       	adc	r20, r20
     330:	55 1f       	adc	r21, r21
     332:	0a 94       	dec	r0
     334:	d2 f7       	brpl	.-12     	; 0x32a <__udivdi3+0x142>
     336:	80 e2       	ldi	r24, 0x20	; 32
     338:	90 e0       	ldi	r25, 0x00	; 0
     33a:	8e 19       	sub	r24, r14
     33c:	9f 09       	sbc	r25, r15
     33e:	6d a4       	ldd	r6, Y+45	; 0x2d
     340:	7e a4       	ldd	r7, Y+46	; 0x2e
     342:	8f a4       	ldd	r8, Y+47	; 0x2f
     344:	98 a8       	ldd	r9, Y+48	; 0x30
     346:	04 c0       	rjmp	.+8      	; 0x350 <__udivdi3+0x168>
     348:	96 94       	lsr	r9
     34a:	87 94       	ror	r8
     34c:	77 94       	ror	r7
     34e:	67 94       	ror	r6
     350:	8a 95       	dec	r24
     352:	d2 f7       	brpl	.-12     	; 0x348 <__udivdi3+0x160>
     354:	62 2a       	or	r6, r18
     356:	73 2a       	or	r7, r19
     358:	84 2a       	or	r8, r20
     35a:	95 2a       	or	r9, r21
     35c:	ad a4       	ldd	r10, Y+45	; 0x2d
     35e:	be a4       	ldd	r11, Y+46	; 0x2e
     360:	cf a4       	ldd	r12, Y+47	; 0x2f
     362:	d8 a8       	ldd	r13, Y+48	; 0x30
     364:	04 c0       	rjmp	.+8      	; 0x36e <__udivdi3+0x186>
     366:	aa 0c       	add	r10, r10
     368:	bb 1c       	adc	r11, r11
     36a:	cc 1c       	adc	r12, r12
     36c:	dd 1c       	adc	r13, r13
     36e:	ea 94       	dec	r14
     370:	d2 f7       	brpl	.-12     	; 0x366 <__udivdi3+0x17e>
     372:	ad a6       	std	Y+45, r10	; 0x2d
     374:	be a6       	std	Y+46, r11	; 0x2e
     376:	cf a6       	std	Y+47, r12	; 0x2f
     378:	d8 aa       	std	Y+48, r13	; 0x30
     37a:	62 01       	movw	r12, r4
     37c:	ee 24       	eor	r14, r14
     37e:	ff 24       	eor	r15, r15
     380:	cd aa       	std	Y+53, r12	; 0x35
     382:	de aa       	std	Y+54, r13	; 0x36
     384:	ef aa       	std	Y+55, r14	; 0x37
     386:	f8 ae       	std	Y+56, r15	; 0x38
     388:	92 01       	movw	r18, r4
     38a:	81 01       	movw	r16, r2
     38c:	20 70       	andi	r18, 0x00	; 0
     38e:	30 70       	andi	r19, 0x00	; 0
     390:	09 af       	std	Y+57, r16	; 0x39
     392:	1a af       	std	Y+58, r17	; 0x3a
     394:	2b af       	std	Y+59, r18	; 0x3b
     396:	3c af       	std	Y+60, r19	; 0x3c
     398:	c4 01       	movw	r24, r8
     39a:	b3 01       	movw	r22, r6
     39c:	a7 01       	movw	r20, r14
     39e:	96 01       	movw	r18, r12
     3a0:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     3a4:	7b 01       	movw	r14, r22
     3a6:	8c 01       	movw	r16, r24
     3a8:	c4 01       	movw	r24, r8
     3aa:	b3 01       	movw	r22, r6
     3ac:	2d a9       	ldd	r18, Y+53	; 0x35
     3ae:	3e a9       	ldd	r19, Y+54	; 0x36
     3b0:	4f a9       	ldd	r20, Y+55	; 0x37
     3b2:	58 ad       	ldd	r21, Y+56	; 0x38
     3b4:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     3b8:	c9 01       	movw	r24, r18
     3ba:	da 01       	movw	r26, r20
     3bc:	3c 01       	movw	r6, r24
     3be:	4d 01       	movw	r8, r26
     3c0:	c4 01       	movw	r24, r8
     3c2:	b3 01       	movw	r22, r6
     3c4:	29 ad       	ldd	r18, Y+57	; 0x39
     3c6:	3a ad       	ldd	r19, Y+58	; 0x3a
     3c8:	4b ad       	ldd	r20, Y+59	; 0x3b
     3ca:	5c ad       	ldd	r21, Y+60	; 0x3c
     3cc:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
     3d0:	9b 01       	movw	r18, r22
     3d2:	ac 01       	movw	r20, r24
     3d4:	87 01       	movw	r16, r14
     3d6:	ff 24       	eor	r15, r15
     3d8:	ee 24       	eor	r14, r14
     3da:	ad a4       	ldd	r10, Y+45	; 0x2d
     3dc:	be a4       	ldd	r11, Y+46	; 0x2e
     3de:	cf a4       	ldd	r12, Y+47	; 0x2f
     3e0:	d8 a8       	ldd	r13, Y+48	; 0x30
     3e2:	c6 01       	movw	r24, r12
     3e4:	aa 27       	eor	r26, r26
     3e6:	bb 27       	eor	r27, r27
     3e8:	57 01       	movw	r10, r14
     3ea:	68 01       	movw	r12, r16
     3ec:	a8 2a       	or	r10, r24
     3ee:	b9 2a       	or	r11, r25
     3f0:	ca 2a       	or	r12, r26
     3f2:	db 2a       	or	r13, r27
     3f4:	a2 16       	cp	r10, r18
     3f6:	b3 06       	cpc	r11, r19
     3f8:	c4 06       	cpc	r12, r20
     3fa:	d5 06       	cpc	r13, r21
     3fc:	e0 f4       	brcc	.+56     	; 0x436 <__udivdi3+0x24e>
     3fe:	08 94       	sec
     400:	61 08       	sbc	r6, r1
     402:	71 08       	sbc	r7, r1
     404:	81 08       	sbc	r8, r1
     406:	91 08       	sbc	r9, r1
     408:	a2 0c       	add	r10, r2
     40a:	b3 1c       	adc	r11, r3
     40c:	c4 1c       	adc	r12, r4
     40e:	d5 1c       	adc	r13, r5
     410:	a2 14       	cp	r10, r2
     412:	b3 04       	cpc	r11, r3
     414:	c4 04       	cpc	r12, r4
     416:	d5 04       	cpc	r13, r5
     418:	70 f0       	brcs	.+28     	; 0x436 <__udivdi3+0x24e>
     41a:	a2 16       	cp	r10, r18
     41c:	b3 06       	cpc	r11, r19
     41e:	c4 06       	cpc	r12, r20
     420:	d5 06       	cpc	r13, r21
     422:	48 f4       	brcc	.+18     	; 0x436 <__udivdi3+0x24e>
     424:	08 94       	sec
     426:	61 08       	sbc	r6, r1
     428:	71 08       	sbc	r7, r1
     42a:	81 08       	sbc	r8, r1
     42c:	91 08       	sbc	r9, r1
     42e:	a2 0c       	add	r10, r2
     430:	b3 1c       	adc	r11, r3
     432:	c4 1c       	adc	r12, r4
     434:	d5 1c       	adc	r13, r5
     436:	a2 1a       	sub	r10, r18
     438:	b3 0a       	sbc	r11, r19
     43a:	c4 0a       	sbc	r12, r20
     43c:	d5 0a       	sbc	r13, r21
     43e:	c6 01       	movw	r24, r12
     440:	b5 01       	movw	r22, r10
     442:	2d a9       	ldd	r18, Y+53	; 0x35
     444:	3e a9       	ldd	r19, Y+54	; 0x36
     446:	4f a9       	ldd	r20, Y+55	; 0x37
     448:	58 ad       	ldd	r21, Y+56	; 0x38
     44a:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     44e:	7b 01       	movw	r14, r22
     450:	8c 01       	movw	r16, r24
     452:	c6 01       	movw	r24, r12
     454:	b5 01       	movw	r22, r10
     456:	2d a9       	ldd	r18, Y+53	; 0x35
     458:	3e a9       	ldd	r19, Y+54	; 0x36
     45a:	4f a9       	ldd	r20, Y+55	; 0x37
     45c:	58 ad       	ldd	r21, Y+56	; 0x38
     45e:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     462:	c9 01       	movw	r24, r18
     464:	da 01       	movw	r26, r20
     466:	5c 01       	movw	r10, r24
     468:	6d 01       	movw	r12, r26
     46a:	c6 01       	movw	r24, r12
     46c:	b5 01       	movw	r22, r10
     46e:	29 ad       	ldd	r18, Y+57	; 0x39
     470:	3a ad       	ldd	r19, Y+58	; 0x3a
     472:	4b ad       	ldd	r20, Y+59	; 0x3b
     474:	5c ad       	ldd	r21, Y+60	; 0x3c
     476:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
     47a:	9b 01       	movw	r18, r22
     47c:	ac 01       	movw	r20, r24
     47e:	87 01       	movw	r16, r14
     480:	ff 24       	eor	r15, r15
     482:	ee 24       	eor	r14, r14
     484:	8d a5       	ldd	r24, Y+45	; 0x2d
     486:	9e a5       	ldd	r25, Y+46	; 0x2e
     488:	af a5       	ldd	r26, Y+47	; 0x2f
     48a:	b8 a9       	ldd	r27, Y+48	; 0x30
     48c:	a0 70       	andi	r26, 0x00	; 0
     48e:	b0 70       	andi	r27, 0x00	; 0
     490:	e8 2a       	or	r14, r24
     492:	f9 2a       	or	r15, r25
     494:	0a 2b       	or	r16, r26
     496:	1b 2b       	or	r17, r27
     498:	e2 16       	cp	r14, r18
     49a:	f3 06       	cpc	r15, r19
     49c:	04 07       	cpc	r16, r20
     49e:	15 07       	cpc	r17, r21
     4a0:	c0 f4       	brcc	.+48     	; 0x4d2 <__udivdi3+0x2ea>
     4a2:	08 94       	sec
     4a4:	a1 08       	sbc	r10, r1
     4a6:	b1 08       	sbc	r11, r1
     4a8:	c1 08       	sbc	r12, r1
     4aa:	d1 08       	sbc	r13, r1
     4ac:	e2 0c       	add	r14, r2
     4ae:	f3 1c       	adc	r15, r3
     4b0:	04 1d       	adc	r16, r4
     4b2:	15 1d       	adc	r17, r5
     4b4:	e2 14       	cp	r14, r2
     4b6:	f3 04       	cpc	r15, r3
     4b8:	04 05       	cpc	r16, r4
     4ba:	15 05       	cpc	r17, r5
     4bc:	50 f0       	brcs	.+20     	; 0x4d2 <__udivdi3+0x2ea>
     4be:	e2 16       	cp	r14, r18
     4c0:	f3 06       	cpc	r15, r19
     4c2:	04 07       	cpc	r16, r20
     4c4:	15 07       	cpc	r17, r21
     4c6:	28 f4       	brcc	.+10     	; 0x4d2 <__udivdi3+0x2ea>
     4c8:	08 94       	sec
     4ca:	a1 08       	sbc	r10, r1
     4cc:	b1 08       	sbc	r11, r1
     4ce:	c1 08       	sbc	r12, r1
     4d0:	d1 08       	sbc	r13, r1
     4d2:	d3 01       	movw	r26, r6
     4d4:	99 27       	eor	r25, r25
     4d6:	88 27       	eor	r24, r24
     4d8:	86 01       	movw	r16, r12
     4da:	75 01       	movw	r14, r10
     4dc:	e8 2a       	or	r14, r24
     4de:	f9 2a       	or	r15, r25
     4e0:	0a 2b       	or	r16, r26
     4e2:	1b 2b       	or	r17, r27
     4e4:	e9 aa       	std	Y+49, r14	; 0x31
     4e6:	fa aa       	std	Y+50, r15	; 0x32
     4e8:	0b ab       	std	Y+51, r16	; 0x33
     4ea:	1c ab       	std	Y+52, r17	; 0x34
     4ec:	cf c4       	rjmp	.+2462   	; 0xe8c <__stack+0x62d>
     4ee:	21 14       	cp	r2, r1
     4f0:	31 04       	cpc	r3, r1
     4f2:	41 04       	cpc	r4, r1
     4f4:	51 04       	cpc	r5, r1
     4f6:	71 f4       	brne	.+28     	; 0x514 <__udivdi3+0x32c>
     4f8:	61 e0       	ldi	r22, 0x01	; 1
     4fa:	70 e0       	ldi	r23, 0x00	; 0
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	20 e0       	ldi	r18, 0x00	; 0
     502:	30 e0       	ldi	r19, 0x00	; 0
     504:	40 e0       	ldi	r20, 0x00	; 0
     506:	50 e0       	ldi	r21, 0x00	; 0
     508:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     50c:	c9 01       	movw	r24, r18
     50e:	da 01       	movw	r26, r20
     510:	1c 01       	movw	r2, r24
     512:	2d 01       	movw	r4, r26
     514:	00 e0       	ldi	r16, 0x00	; 0
     516:	20 16       	cp	r2, r16
     518:	00 e0       	ldi	r16, 0x00	; 0
     51a:	30 06       	cpc	r3, r16
     51c:	01 e0       	ldi	r16, 0x01	; 1
     51e:	40 06       	cpc	r4, r16
     520:	00 e0       	ldi	r16, 0x00	; 0
     522:	50 06       	cpc	r5, r16
     524:	88 f4       	brcc	.+34     	; 0x548 <__udivdi3+0x360>
     526:	1f ef       	ldi	r17, 0xFF	; 255
     528:	21 16       	cp	r2, r17
     52a:	31 04       	cpc	r3, r1
     52c:	41 04       	cpc	r4, r1
     52e:	51 04       	cpc	r5, r1
     530:	31 f0       	breq	.+12     	; 0x53e <__udivdi3+0x356>
     532:	28 f0       	brcs	.+10     	; 0x53e <__udivdi3+0x356>
     534:	48 e0       	ldi	r20, 0x08	; 8
     536:	50 e0       	ldi	r21, 0x00	; 0
     538:	60 e0       	ldi	r22, 0x00	; 0
     53a:	70 e0       	ldi	r23, 0x00	; 0
     53c:	17 c0       	rjmp	.+46     	; 0x56c <__udivdi3+0x384>
     53e:	40 e0       	ldi	r20, 0x00	; 0
     540:	50 e0       	ldi	r21, 0x00	; 0
     542:	60 e0       	ldi	r22, 0x00	; 0
     544:	70 e0       	ldi	r23, 0x00	; 0
     546:	12 c0       	rjmp	.+36     	; 0x56c <__udivdi3+0x384>
     548:	20 e0       	ldi	r18, 0x00	; 0
     54a:	22 16       	cp	r2, r18
     54c:	20 e0       	ldi	r18, 0x00	; 0
     54e:	32 06       	cpc	r3, r18
     550:	20 e0       	ldi	r18, 0x00	; 0
     552:	42 06       	cpc	r4, r18
     554:	21 e0       	ldi	r18, 0x01	; 1
     556:	52 06       	cpc	r5, r18
     558:	28 f0       	brcs	.+10     	; 0x564 <__udivdi3+0x37c>
     55a:	48 e1       	ldi	r20, 0x18	; 24
     55c:	50 e0       	ldi	r21, 0x00	; 0
     55e:	60 e0       	ldi	r22, 0x00	; 0
     560:	70 e0       	ldi	r23, 0x00	; 0
     562:	04 c0       	rjmp	.+8      	; 0x56c <__udivdi3+0x384>
     564:	40 e1       	ldi	r20, 0x10	; 16
     566:	50 e0       	ldi	r21, 0x00	; 0
     568:	60 e0       	ldi	r22, 0x00	; 0
     56a:	70 e0       	ldi	r23, 0x00	; 0
     56c:	d2 01       	movw	r26, r4
     56e:	c1 01       	movw	r24, r2
     570:	04 2e       	mov	r0, r20
     572:	04 c0       	rjmp	.+8      	; 0x57c <__udivdi3+0x394>
     574:	b6 95       	lsr	r27
     576:	a7 95       	ror	r26
     578:	97 95       	ror	r25
     57a:	87 95       	ror	r24
     57c:	0a 94       	dec	r0
     57e:	d2 f7       	brpl	.-12     	; 0x574 <__udivdi3+0x38c>
     580:	8a 58       	subi	r24, 0x8A	; 138
     582:	9f 4f       	sbci	r25, 0xFF	; 255
     584:	dc 01       	movw	r26, r24
     586:	2c 91       	ld	r18, X
     588:	e0 e2       	ldi	r30, 0x20	; 32
     58a:	ee 2e       	mov	r14, r30
     58c:	f1 2c       	mov	r15, r1
     58e:	01 2d       	mov	r16, r1
     590:	11 2d       	mov	r17, r1
     592:	d8 01       	movw	r26, r16
     594:	c7 01       	movw	r24, r14
     596:	84 1b       	sub	r24, r20
     598:	95 0b       	sbc	r25, r21
     59a:	a6 0b       	sbc	r26, r22
     59c:	b7 0b       	sbc	r27, r23
     59e:	82 1b       	sub	r24, r18
     5a0:	91 09       	sbc	r25, r1
     5a2:	a1 09       	sbc	r26, r1
     5a4:	b1 09       	sbc	r27, r1
     5a6:	00 97       	sbiw	r24, 0x00	; 0
     5a8:	a1 05       	cpc	r26, r1
     5aa:	b1 05       	cpc	r27, r1
     5ac:	61 f4       	brne	.+24     	; 0x5c6 <__udivdi3+0x3de>
     5ae:	64 01       	movw	r12, r8
     5b0:	53 01       	movw	r10, r6
     5b2:	a2 18       	sub	r10, r2
     5b4:	b3 08       	sbc	r11, r3
     5b6:	c4 08       	sbc	r12, r4
     5b8:	d5 08       	sbc	r13, r5
     5ba:	31 e0       	ldi	r19, 0x01	; 1
     5bc:	63 2e       	mov	r6, r19
     5be:	71 2c       	mov	r7, r1
     5c0:	81 2c       	mov	r8, r1
     5c2:	91 2c       	mov	r9, r1
     5c4:	1e c1       	rjmp	.+572    	; 0x802 <__udivdi3+0x61a>
     5c6:	6f 96       	adiw	r28, 0x1f	; 31
     5c8:	8f af       	std	Y+63, r24	; 0x3f
     5ca:	6f 97       	sbiw	r28, 0x1f	; 31
     5cc:	08 2e       	mov	r0, r24
     5ce:	04 c0       	rjmp	.+8      	; 0x5d8 <__udivdi3+0x3f0>
     5d0:	22 0c       	add	r2, r2
     5d2:	33 1c       	adc	r3, r3
     5d4:	44 1c       	adc	r4, r4
     5d6:	55 1c       	adc	r5, r5
     5d8:	0a 94       	dec	r0
     5da:	d2 f7       	brpl	.-12     	; 0x5d0 <__udivdi3+0x3e8>
     5dc:	ee 2d       	mov	r30, r14
     5de:	e8 1b       	sub	r30, r24
     5e0:	64 01       	movw	r12, r8
     5e2:	53 01       	movw	r10, r6
     5e4:	0e 2e       	mov	r0, r30
     5e6:	04 c0       	rjmp	.+8      	; 0x5f0 <__udivdi3+0x408>
     5e8:	d6 94       	lsr	r13
     5ea:	c7 94       	ror	r12
     5ec:	b7 94       	ror	r11
     5ee:	a7 94       	ror	r10
     5f0:	0a 94       	dec	r0
     5f2:	d2 f7       	brpl	.-12     	; 0x5e8 <__udivdi3+0x400>
     5f4:	a4 01       	movw	r20, r8
     5f6:	93 01       	movw	r18, r6
     5f8:	6f 96       	adiw	r28, 0x1f	; 31
     5fa:	0f ac       	ldd	r0, Y+63	; 0x3f
     5fc:	6f 97       	sbiw	r28, 0x1f	; 31
     5fe:	04 c0       	rjmp	.+8      	; 0x608 <__udivdi3+0x420>
     600:	22 0f       	add	r18, r18
     602:	33 1f       	adc	r19, r19
     604:	44 1f       	adc	r20, r20
     606:	55 1f       	adc	r21, r21
     608:	0a 94       	dec	r0
     60a:	d2 f7       	brpl	.-12     	; 0x600 <__udivdi3+0x418>
     60c:	6d a4       	ldd	r6, Y+45	; 0x2d
     60e:	7e a4       	ldd	r7, Y+46	; 0x2e
     610:	8f a4       	ldd	r8, Y+47	; 0x2f
     612:	98 a8       	ldd	r9, Y+48	; 0x30
     614:	0e 2e       	mov	r0, r30
     616:	04 c0       	rjmp	.+8      	; 0x620 <__udivdi3+0x438>
     618:	96 94       	lsr	r9
     61a:	87 94       	ror	r8
     61c:	77 94       	ror	r7
     61e:	67 94       	ror	r6
     620:	0a 94       	dec	r0
     622:	d2 f7       	brpl	.-12     	; 0x618 <__udivdi3+0x430>
     624:	84 01       	movw	r16, r8
     626:	73 01       	movw	r14, r6
     628:	e2 2a       	or	r14, r18
     62a:	f3 2a       	or	r15, r19
     62c:	04 2b       	or	r16, r20
     62e:	15 2b       	or	r17, r21
     630:	e9 a6       	std	Y+41, r14	; 0x29
     632:	fa a6       	std	Y+42, r15	; 0x2a
     634:	0b a7       	std	Y+43, r16	; 0x2b
     636:	1c a7       	std	Y+44, r17	; 0x2c
     638:	32 01       	movw	r6, r4
     63a:	88 24       	eor	r8, r8
     63c:	99 24       	eor	r9, r9
     63e:	92 01       	movw	r18, r4
     640:	81 01       	movw	r16, r2
     642:	20 70       	andi	r18, 0x00	; 0
     644:	30 70       	andi	r19, 0x00	; 0
     646:	21 96       	adiw	r28, 0x01	; 1
     648:	0c af       	std	Y+60, r16	; 0x3c
     64a:	1d af       	std	Y+61, r17	; 0x3d
     64c:	2e af       	std	Y+62, r18	; 0x3e
     64e:	3f af       	std	Y+63, r19	; 0x3f
     650:	21 97       	sbiw	r28, 0x01	; 1
     652:	c6 01       	movw	r24, r12
     654:	b5 01       	movw	r22, r10
     656:	a4 01       	movw	r20, r8
     658:	93 01       	movw	r18, r6
     65a:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     65e:	7b 01       	movw	r14, r22
     660:	8c 01       	movw	r16, r24
     662:	c6 01       	movw	r24, r12
     664:	b5 01       	movw	r22, r10
     666:	a4 01       	movw	r20, r8
     668:	93 01       	movw	r18, r6
     66a:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     66e:	c9 01       	movw	r24, r18
     670:	da 01       	movw	r26, r20
     672:	25 96       	adiw	r28, 0x05	; 5
     674:	8c af       	std	Y+60, r24	; 0x3c
     676:	9d af       	std	Y+61, r25	; 0x3d
     678:	ae af       	std	Y+62, r26	; 0x3e
     67a:	bf af       	std	Y+63, r27	; 0x3f
     67c:	25 97       	sbiw	r28, 0x05	; 5
     67e:	bc 01       	movw	r22, r24
     680:	cd 01       	movw	r24, r26
     682:	21 96       	adiw	r28, 0x01	; 1
     684:	2c ad       	ldd	r18, Y+60	; 0x3c
     686:	3d ad       	ldd	r19, Y+61	; 0x3d
     688:	4e ad       	ldd	r20, Y+62	; 0x3e
     68a:	5f ad       	ldd	r21, Y+63	; 0x3f
     68c:	21 97       	sbiw	r28, 0x01	; 1
     68e:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
     692:	9b 01       	movw	r18, r22
     694:	ac 01       	movw	r20, r24
     696:	87 01       	movw	r16, r14
     698:	ff 24       	eor	r15, r15
     69a:	ee 24       	eor	r14, r14
     69c:	a9 a4       	ldd	r10, Y+41	; 0x29
     69e:	ba a4       	ldd	r11, Y+42	; 0x2a
     6a0:	cb a4       	ldd	r12, Y+43	; 0x2b
     6a2:	dc a4       	ldd	r13, Y+44	; 0x2c
     6a4:	c6 01       	movw	r24, r12
     6a6:	aa 27       	eor	r26, r26
     6a8:	bb 27       	eor	r27, r27
     6aa:	5c 01       	movw	r10, r24
     6ac:	6d 01       	movw	r12, r26
     6ae:	ae 28       	or	r10, r14
     6b0:	bf 28       	or	r11, r15
     6b2:	c0 2a       	or	r12, r16
     6b4:	d1 2a       	or	r13, r17
     6b6:	a2 16       	cp	r10, r18
     6b8:	b3 06       	cpc	r11, r19
     6ba:	c4 06       	cpc	r12, r20
     6bc:	d5 06       	cpc	r13, r21
     6be:	60 f5       	brcc	.+88     	; 0x718 <__udivdi3+0x530>
     6c0:	25 96       	adiw	r28, 0x05	; 5
     6c2:	6c ad       	ldd	r22, Y+60	; 0x3c
     6c4:	7d ad       	ldd	r23, Y+61	; 0x3d
     6c6:	8e ad       	ldd	r24, Y+62	; 0x3e
     6c8:	9f ad       	ldd	r25, Y+63	; 0x3f
     6ca:	25 97       	sbiw	r28, 0x05	; 5
     6cc:	61 50       	subi	r22, 0x01	; 1
     6ce:	70 40       	sbci	r23, 0x00	; 0
     6d0:	80 40       	sbci	r24, 0x00	; 0
     6d2:	90 40       	sbci	r25, 0x00	; 0
     6d4:	25 96       	adiw	r28, 0x05	; 5
     6d6:	6c af       	std	Y+60, r22	; 0x3c
     6d8:	7d af       	std	Y+61, r23	; 0x3d
     6da:	8e af       	std	Y+62, r24	; 0x3e
     6dc:	9f af       	std	Y+63, r25	; 0x3f
     6de:	25 97       	sbiw	r28, 0x05	; 5
     6e0:	a2 0c       	add	r10, r2
     6e2:	b3 1c       	adc	r11, r3
     6e4:	c4 1c       	adc	r12, r4
     6e6:	d5 1c       	adc	r13, r5
     6e8:	a2 14       	cp	r10, r2
     6ea:	b3 04       	cpc	r11, r3
     6ec:	c4 04       	cpc	r12, r4
     6ee:	d5 04       	cpc	r13, r5
     6f0:	98 f0       	brcs	.+38     	; 0x718 <__udivdi3+0x530>
     6f2:	a2 16       	cp	r10, r18
     6f4:	b3 06       	cpc	r11, r19
     6f6:	c4 06       	cpc	r12, r20
     6f8:	d5 06       	cpc	r13, r21
     6fa:	70 f4       	brcc	.+28     	; 0x718 <__udivdi3+0x530>
     6fc:	61 50       	subi	r22, 0x01	; 1
     6fe:	70 40       	sbci	r23, 0x00	; 0
     700:	80 40       	sbci	r24, 0x00	; 0
     702:	90 40       	sbci	r25, 0x00	; 0
     704:	25 96       	adiw	r28, 0x05	; 5
     706:	6c af       	std	Y+60, r22	; 0x3c
     708:	7d af       	std	Y+61, r23	; 0x3d
     70a:	8e af       	std	Y+62, r24	; 0x3e
     70c:	9f af       	std	Y+63, r25	; 0x3f
     70e:	25 97       	sbiw	r28, 0x05	; 5
     710:	a2 0c       	add	r10, r2
     712:	b3 1c       	adc	r11, r3
     714:	c4 1c       	adc	r12, r4
     716:	d5 1c       	adc	r13, r5
     718:	a2 1a       	sub	r10, r18
     71a:	b3 0a       	sbc	r11, r19
     71c:	c4 0a       	sbc	r12, r20
     71e:	d5 0a       	sbc	r13, r21
     720:	c6 01       	movw	r24, r12
     722:	b5 01       	movw	r22, r10
     724:	a4 01       	movw	r20, r8
     726:	93 01       	movw	r18, r6
     728:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     72c:	7b 01       	movw	r14, r22
     72e:	8c 01       	movw	r16, r24
     730:	c6 01       	movw	r24, r12
     732:	b5 01       	movw	r22, r10
     734:	a4 01       	movw	r20, r8
     736:	93 01       	movw	r18, r6
     738:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     73c:	c9 01       	movw	r24, r18
     73e:	da 01       	movw	r26, r20
     740:	3c 01       	movw	r6, r24
     742:	4d 01       	movw	r8, r26
     744:	c4 01       	movw	r24, r8
     746:	b3 01       	movw	r22, r6
     748:	21 96       	adiw	r28, 0x01	; 1
     74a:	2c ad       	ldd	r18, Y+60	; 0x3c
     74c:	3d ad       	ldd	r19, Y+61	; 0x3d
     74e:	4e ad       	ldd	r20, Y+62	; 0x3e
     750:	5f ad       	ldd	r21, Y+63	; 0x3f
     752:	21 97       	sbiw	r28, 0x01	; 1
     754:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
     758:	9b 01       	movw	r18, r22
     75a:	ac 01       	movw	r20, r24
     75c:	87 01       	movw	r16, r14
     75e:	ff 24       	eor	r15, r15
     760:	ee 24       	eor	r14, r14
     762:	89 a5       	ldd	r24, Y+41	; 0x29
     764:	9a a5       	ldd	r25, Y+42	; 0x2a
     766:	ab a5       	ldd	r26, Y+43	; 0x2b
     768:	bc a5       	ldd	r27, Y+44	; 0x2c
     76a:	a0 70       	andi	r26, 0x00	; 0
     76c:	b0 70       	andi	r27, 0x00	; 0
     76e:	57 01       	movw	r10, r14
     770:	68 01       	movw	r12, r16
     772:	a8 2a       	or	r10, r24
     774:	b9 2a       	or	r11, r25
     776:	ca 2a       	or	r12, r26
     778:	db 2a       	or	r13, r27
     77a:	a2 16       	cp	r10, r18
     77c:	b3 06       	cpc	r11, r19
     77e:	c4 06       	cpc	r12, r20
     780:	d5 06       	cpc	r13, r21
     782:	e0 f4       	brcc	.+56     	; 0x7bc <__udivdi3+0x5d4>
     784:	08 94       	sec
     786:	61 08       	sbc	r6, r1
     788:	71 08       	sbc	r7, r1
     78a:	81 08       	sbc	r8, r1
     78c:	91 08       	sbc	r9, r1
     78e:	a2 0c       	add	r10, r2
     790:	b3 1c       	adc	r11, r3
     792:	c4 1c       	adc	r12, r4
     794:	d5 1c       	adc	r13, r5
     796:	a2 14       	cp	r10, r2
     798:	b3 04       	cpc	r11, r3
     79a:	c4 04       	cpc	r12, r4
     79c:	d5 04       	cpc	r13, r5
     79e:	70 f0       	brcs	.+28     	; 0x7bc <__udivdi3+0x5d4>
     7a0:	a2 16       	cp	r10, r18
     7a2:	b3 06       	cpc	r11, r19
     7a4:	c4 06       	cpc	r12, r20
     7a6:	d5 06       	cpc	r13, r21
     7a8:	48 f4       	brcc	.+18     	; 0x7bc <__udivdi3+0x5d4>
     7aa:	08 94       	sec
     7ac:	61 08       	sbc	r6, r1
     7ae:	71 08       	sbc	r7, r1
     7b0:	81 08       	sbc	r8, r1
     7b2:	91 08       	sbc	r9, r1
     7b4:	a2 0c       	add	r10, r2
     7b6:	b3 1c       	adc	r11, r3
     7b8:	c4 1c       	adc	r12, r4
     7ba:	d5 1c       	adc	r13, r5
     7bc:	8d a5       	ldd	r24, Y+45	; 0x2d
     7be:	9e a5       	ldd	r25, Y+46	; 0x2e
     7c0:	af a5       	ldd	r26, Y+47	; 0x2f
     7c2:	b8 a9       	ldd	r27, Y+48	; 0x30
     7c4:	6f 96       	adiw	r28, 0x1f	; 31
     7c6:	0f ac       	ldd	r0, Y+63	; 0x3f
     7c8:	6f 97       	sbiw	r28, 0x1f	; 31
     7ca:	04 c0       	rjmp	.+8      	; 0x7d4 <__udivdi3+0x5ec>
     7cc:	88 0f       	add	r24, r24
     7ce:	99 1f       	adc	r25, r25
     7d0:	aa 1f       	adc	r26, r26
     7d2:	bb 1f       	adc	r27, r27
     7d4:	0a 94       	dec	r0
     7d6:	d2 f7       	brpl	.-12     	; 0x7cc <__udivdi3+0x5e4>
     7d8:	8d a7       	std	Y+45, r24	; 0x2d
     7da:	9e a7       	std	Y+46, r25	; 0x2e
     7dc:	af a7       	std	Y+47, r26	; 0x2f
     7de:	b8 ab       	std	Y+48, r27	; 0x30
     7e0:	a2 1a       	sub	r10, r18
     7e2:	b3 0a       	sbc	r11, r19
     7e4:	c4 0a       	sbc	r12, r20
     7e6:	d5 0a       	sbc	r13, r21
     7e8:	25 96       	adiw	r28, 0x05	; 5
     7ea:	ec ac       	ldd	r14, Y+60	; 0x3c
     7ec:	fd ac       	ldd	r15, Y+61	; 0x3d
     7ee:	0e ad       	ldd	r16, Y+62	; 0x3e
     7f0:	1f ad       	ldd	r17, Y+63	; 0x3f
     7f2:	25 97       	sbiw	r28, 0x05	; 5
     7f4:	d7 01       	movw	r26, r14
     7f6:	99 27       	eor	r25, r25
     7f8:	88 27       	eor	r24, r24
     7fa:	68 2a       	or	r6, r24
     7fc:	79 2a       	or	r7, r25
     7fe:	8a 2a       	or	r8, r26
     800:	9b 2a       	or	r9, r27
     802:	82 01       	movw	r16, r4
     804:	22 27       	eor	r18, r18
     806:	33 27       	eor	r19, r19
     808:	29 96       	adiw	r28, 0x09	; 9
     80a:	0c af       	std	Y+60, r16	; 0x3c
     80c:	1d af       	std	Y+61, r17	; 0x3d
     80e:	2e af       	std	Y+62, r18	; 0x3e
     810:	3f af       	std	Y+63, r19	; 0x3f
     812:	29 97       	sbiw	r28, 0x09	; 9
     814:	a2 01       	movw	r20, r4
     816:	91 01       	movw	r18, r2
     818:	40 70       	andi	r20, 0x00	; 0
     81a:	50 70       	andi	r21, 0x00	; 0
     81c:	2d 96       	adiw	r28, 0x0d	; 13
     81e:	2c af       	std	Y+60, r18	; 0x3c
     820:	3d af       	std	Y+61, r19	; 0x3d
     822:	4e af       	std	Y+62, r20	; 0x3e
     824:	5f af       	std	Y+63, r21	; 0x3f
     826:	2d 97       	sbiw	r28, 0x0d	; 13
     828:	c6 01       	movw	r24, r12
     82a:	b5 01       	movw	r22, r10
     82c:	29 96       	adiw	r28, 0x09	; 9
     82e:	2c ad       	ldd	r18, Y+60	; 0x3c
     830:	3d ad       	ldd	r19, Y+61	; 0x3d
     832:	4e ad       	ldd	r20, Y+62	; 0x3e
     834:	5f ad       	ldd	r21, Y+63	; 0x3f
     836:	29 97       	sbiw	r28, 0x09	; 9
     838:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     83c:	7b 01       	movw	r14, r22
     83e:	8c 01       	movw	r16, r24
     840:	c6 01       	movw	r24, r12
     842:	b5 01       	movw	r22, r10
     844:	29 96       	adiw	r28, 0x09	; 9
     846:	2c ad       	ldd	r18, Y+60	; 0x3c
     848:	3d ad       	ldd	r19, Y+61	; 0x3d
     84a:	4e ad       	ldd	r20, Y+62	; 0x3e
     84c:	5f ad       	ldd	r21, Y+63	; 0x3f
     84e:	29 97       	sbiw	r28, 0x09	; 9
     850:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     854:	c9 01       	movw	r24, r18
     856:	da 01       	movw	r26, r20
     858:	61 96       	adiw	r28, 0x11	; 17
     85a:	8c af       	std	Y+60, r24	; 0x3c
     85c:	9d af       	std	Y+61, r25	; 0x3d
     85e:	ae af       	std	Y+62, r26	; 0x3e
     860:	bf af       	std	Y+63, r27	; 0x3f
     862:	61 97       	sbiw	r28, 0x11	; 17
     864:	bc 01       	movw	r22, r24
     866:	cd 01       	movw	r24, r26
     868:	2d 96       	adiw	r28, 0x0d	; 13
     86a:	2c ad       	ldd	r18, Y+60	; 0x3c
     86c:	3d ad       	ldd	r19, Y+61	; 0x3d
     86e:	4e ad       	ldd	r20, Y+62	; 0x3e
     870:	5f ad       	ldd	r21, Y+63	; 0x3f
     872:	2d 97       	sbiw	r28, 0x0d	; 13
     874:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
     878:	9b 01       	movw	r18, r22
     87a:	ac 01       	movw	r20, r24
     87c:	87 01       	movw	r16, r14
     87e:	ff 24       	eor	r15, r15
     880:	ee 24       	eor	r14, r14
     882:	ad a4       	ldd	r10, Y+45	; 0x2d
     884:	be a4       	ldd	r11, Y+46	; 0x2e
     886:	cf a4       	ldd	r12, Y+47	; 0x2f
     888:	d8 a8       	ldd	r13, Y+48	; 0x30
     88a:	c6 01       	movw	r24, r12
     88c:	aa 27       	eor	r26, r26
     88e:	bb 27       	eor	r27, r27
     890:	57 01       	movw	r10, r14
     892:	68 01       	movw	r12, r16
     894:	a8 2a       	or	r10, r24
     896:	b9 2a       	or	r11, r25
     898:	ca 2a       	or	r12, r26
     89a:	db 2a       	or	r13, r27
     89c:	a2 16       	cp	r10, r18
     89e:	b3 06       	cpc	r11, r19
     8a0:	c4 06       	cpc	r12, r20
     8a2:	d5 06       	cpc	r13, r21
     8a4:	60 f5       	brcc	.+88     	; 0x8fe <__stack+0x9f>
     8a6:	61 96       	adiw	r28, 0x11	; 17
     8a8:	6c ad       	ldd	r22, Y+60	; 0x3c
     8aa:	7d ad       	ldd	r23, Y+61	; 0x3d
     8ac:	8e ad       	ldd	r24, Y+62	; 0x3e
     8ae:	9f ad       	ldd	r25, Y+63	; 0x3f
     8b0:	61 97       	sbiw	r28, 0x11	; 17
     8b2:	61 50       	subi	r22, 0x01	; 1
     8b4:	70 40       	sbci	r23, 0x00	; 0
     8b6:	80 40       	sbci	r24, 0x00	; 0
     8b8:	90 40       	sbci	r25, 0x00	; 0
     8ba:	61 96       	adiw	r28, 0x11	; 17
     8bc:	6c af       	std	Y+60, r22	; 0x3c
     8be:	7d af       	std	Y+61, r23	; 0x3d
     8c0:	8e af       	std	Y+62, r24	; 0x3e
     8c2:	9f af       	std	Y+63, r25	; 0x3f
     8c4:	61 97       	sbiw	r28, 0x11	; 17
     8c6:	a2 0c       	add	r10, r2
     8c8:	b3 1c       	adc	r11, r3
     8ca:	c4 1c       	adc	r12, r4
     8cc:	d5 1c       	adc	r13, r5
     8ce:	a2 14       	cp	r10, r2
     8d0:	b3 04       	cpc	r11, r3
     8d2:	c4 04       	cpc	r12, r4
     8d4:	d5 04       	cpc	r13, r5
     8d6:	98 f0       	brcs	.+38     	; 0x8fe <__stack+0x9f>
     8d8:	a2 16       	cp	r10, r18
     8da:	b3 06       	cpc	r11, r19
     8dc:	c4 06       	cpc	r12, r20
     8de:	d5 06       	cpc	r13, r21
     8e0:	70 f4       	brcc	.+28     	; 0x8fe <__stack+0x9f>
     8e2:	61 50       	subi	r22, 0x01	; 1
     8e4:	70 40       	sbci	r23, 0x00	; 0
     8e6:	80 40       	sbci	r24, 0x00	; 0
     8e8:	90 40       	sbci	r25, 0x00	; 0
     8ea:	61 96       	adiw	r28, 0x11	; 17
     8ec:	6c af       	std	Y+60, r22	; 0x3c
     8ee:	7d af       	std	Y+61, r23	; 0x3d
     8f0:	8e af       	std	Y+62, r24	; 0x3e
     8f2:	9f af       	std	Y+63, r25	; 0x3f
     8f4:	61 97       	sbiw	r28, 0x11	; 17
     8f6:	a2 0c       	add	r10, r2
     8f8:	b3 1c       	adc	r11, r3
     8fa:	c4 1c       	adc	r12, r4
     8fc:	d5 1c       	adc	r13, r5
     8fe:	a2 1a       	sub	r10, r18
     900:	b3 0a       	sbc	r11, r19
     902:	c4 0a       	sbc	r12, r20
     904:	d5 0a       	sbc	r13, r21
     906:	c6 01       	movw	r24, r12
     908:	b5 01       	movw	r22, r10
     90a:	29 96       	adiw	r28, 0x09	; 9
     90c:	2c ad       	ldd	r18, Y+60	; 0x3c
     90e:	3d ad       	ldd	r19, Y+61	; 0x3d
     910:	4e ad       	ldd	r20, Y+62	; 0x3e
     912:	5f ad       	ldd	r21, Y+63	; 0x3f
     914:	29 97       	sbiw	r28, 0x09	; 9
     916:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     91a:	7b 01       	movw	r14, r22
     91c:	8c 01       	movw	r16, r24
     91e:	c6 01       	movw	r24, r12
     920:	b5 01       	movw	r22, r10
     922:	29 96       	adiw	r28, 0x09	; 9
     924:	2c ad       	ldd	r18, Y+60	; 0x3c
     926:	3d ad       	ldd	r19, Y+61	; 0x3d
     928:	4e ad       	ldd	r20, Y+62	; 0x3e
     92a:	5f ad       	ldd	r21, Y+63	; 0x3f
     92c:	29 97       	sbiw	r28, 0x09	; 9
     92e:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     932:	c9 01       	movw	r24, r18
     934:	da 01       	movw	r26, r20
     936:	5c 01       	movw	r10, r24
     938:	6d 01       	movw	r12, r26
     93a:	c6 01       	movw	r24, r12
     93c:	b5 01       	movw	r22, r10
     93e:	2d 96       	adiw	r28, 0x0d	; 13
     940:	2c ad       	ldd	r18, Y+60	; 0x3c
     942:	3d ad       	ldd	r19, Y+61	; 0x3d
     944:	4e ad       	ldd	r20, Y+62	; 0x3e
     946:	5f ad       	ldd	r21, Y+63	; 0x3f
     948:	2d 97       	sbiw	r28, 0x0d	; 13
     94a:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
     94e:	9b 01       	movw	r18, r22
     950:	ac 01       	movw	r20, r24
     952:	87 01       	movw	r16, r14
     954:	ff 24       	eor	r15, r15
     956:	ee 24       	eor	r14, r14
     958:	8d a5       	ldd	r24, Y+45	; 0x2d
     95a:	9e a5       	ldd	r25, Y+46	; 0x2e
     95c:	af a5       	ldd	r26, Y+47	; 0x2f
     95e:	b8 a9       	ldd	r27, Y+48	; 0x30
     960:	a0 70       	andi	r26, 0x00	; 0
     962:	b0 70       	andi	r27, 0x00	; 0
     964:	e8 2a       	or	r14, r24
     966:	f9 2a       	or	r15, r25
     968:	0a 2b       	or	r16, r26
     96a:	1b 2b       	or	r17, r27
     96c:	e2 16       	cp	r14, r18
     96e:	f3 06       	cpc	r15, r19
     970:	04 07       	cpc	r16, r20
     972:	15 07       	cpc	r17, r21
     974:	c0 f4       	brcc	.+48     	; 0x9a6 <__stack+0x147>
     976:	08 94       	sec
     978:	a1 08       	sbc	r10, r1
     97a:	b1 08       	sbc	r11, r1
     97c:	c1 08       	sbc	r12, r1
     97e:	d1 08       	sbc	r13, r1
     980:	e2 0c       	add	r14, r2
     982:	f3 1c       	adc	r15, r3
     984:	04 1d       	adc	r16, r4
     986:	15 1d       	adc	r17, r5
     988:	e2 14       	cp	r14, r2
     98a:	f3 04       	cpc	r15, r3
     98c:	04 05       	cpc	r16, r4
     98e:	15 05       	cpc	r17, r5
     990:	50 f0       	brcs	.+20     	; 0x9a6 <__stack+0x147>
     992:	e2 16       	cp	r14, r18
     994:	f3 06       	cpc	r15, r19
     996:	04 07       	cpc	r16, r20
     998:	15 07       	cpc	r17, r21
     99a:	28 f4       	brcc	.+10     	; 0x9a6 <__stack+0x147>
     99c:	08 94       	sec
     99e:	a1 08       	sbc	r10, r1
     9a0:	b1 08       	sbc	r11, r1
     9a2:	c1 08       	sbc	r12, r1
     9a4:	d1 08       	sbc	r13, r1
     9a6:	61 96       	adiw	r28, 0x11	; 17
     9a8:	ec ac       	ldd	r14, Y+60	; 0x3c
     9aa:	fd ac       	ldd	r15, Y+61	; 0x3d
     9ac:	0e ad       	ldd	r16, Y+62	; 0x3e
     9ae:	1f ad       	ldd	r17, Y+63	; 0x3f
     9b0:	61 97       	sbiw	r28, 0x11	; 17
     9b2:	d7 01       	movw	r26, r14
     9b4:	99 27       	eor	r25, r25
     9b6:	88 27       	eor	r24, r24
     9b8:	96 01       	movw	r18, r12
     9ba:	85 01       	movw	r16, r10
     9bc:	08 2b       	or	r16, r24
     9be:	19 2b       	or	r17, r25
     9c0:	2a 2b       	or	r18, r26
     9c2:	3b 2b       	or	r19, r27
     9c4:	09 ab       	std	Y+49, r16	; 0x31
     9c6:	1a ab       	std	Y+50, r17	; 0x32
     9c8:	2b ab       	std	Y+51, r18	; 0x33
     9ca:	3c ab       	std	Y+52, r19	; 0x34
     9cc:	62 c2       	rjmp	.+1220   	; 0xe92 <__stack+0x633>
     9ce:	6e 14       	cp	r6, r14
     9d0:	7f 04       	cpc	r7, r15
     9d2:	80 06       	cpc	r8, r16
     9d4:	91 06       	cpc	r9, r17
     9d6:	08 f4       	brcc	.+2      	; 0x9da <__stack+0x17b>
     9d8:	51 c2       	rjmp	.+1186   	; 0xe7c <__stack+0x61d>
     9da:	20 e0       	ldi	r18, 0x00	; 0
     9dc:	e2 16       	cp	r14, r18
     9de:	20 e0       	ldi	r18, 0x00	; 0
     9e0:	f2 06       	cpc	r15, r18
     9e2:	21 e0       	ldi	r18, 0x01	; 1
     9e4:	02 07       	cpc	r16, r18
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	12 07       	cpc	r17, r18
     9ea:	88 f4       	brcc	.+34     	; 0xa0e <__stack+0x1af>
     9ec:	3f ef       	ldi	r19, 0xFF	; 255
     9ee:	e3 16       	cp	r14, r19
     9f0:	f1 04       	cpc	r15, r1
     9f2:	01 05       	cpc	r16, r1
     9f4:	11 05       	cpc	r17, r1
     9f6:	31 f0       	breq	.+12     	; 0xa04 <__stack+0x1a5>
     9f8:	28 f0       	brcs	.+10     	; 0xa04 <__stack+0x1a5>
     9fa:	48 e0       	ldi	r20, 0x08	; 8
     9fc:	50 e0       	ldi	r21, 0x00	; 0
     9fe:	60 e0       	ldi	r22, 0x00	; 0
     a00:	70 e0       	ldi	r23, 0x00	; 0
     a02:	17 c0       	rjmp	.+46     	; 0xa32 <__stack+0x1d3>
     a04:	40 e0       	ldi	r20, 0x00	; 0
     a06:	50 e0       	ldi	r21, 0x00	; 0
     a08:	60 e0       	ldi	r22, 0x00	; 0
     a0a:	70 e0       	ldi	r23, 0x00	; 0
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__stack+0x1d3>
     a0e:	40 e0       	ldi	r20, 0x00	; 0
     a10:	e4 16       	cp	r14, r20
     a12:	40 e0       	ldi	r20, 0x00	; 0
     a14:	f4 06       	cpc	r15, r20
     a16:	40 e0       	ldi	r20, 0x00	; 0
     a18:	04 07       	cpc	r16, r20
     a1a:	41 e0       	ldi	r20, 0x01	; 1
     a1c:	14 07       	cpc	r17, r20
     a1e:	28 f0       	brcs	.+10     	; 0xa2a <__stack+0x1cb>
     a20:	48 e1       	ldi	r20, 0x18	; 24
     a22:	50 e0       	ldi	r21, 0x00	; 0
     a24:	60 e0       	ldi	r22, 0x00	; 0
     a26:	70 e0       	ldi	r23, 0x00	; 0
     a28:	04 c0       	rjmp	.+8      	; 0xa32 <__stack+0x1d3>
     a2a:	40 e1       	ldi	r20, 0x10	; 16
     a2c:	50 e0       	ldi	r21, 0x00	; 0
     a2e:	60 e0       	ldi	r22, 0x00	; 0
     a30:	70 e0       	ldi	r23, 0x00	; 0
     a32:	d8 01       	movw	r26, r16
     a34:	c7 01       	movw	r24, r14
     a36:	04 2e       	mov	r0, r20
     a38:	04 c0       	rjmp	.+8      	; 0xa42 <__stack+0x1e3>
     a3a:	b6 95       	lsr	r27
     a3c:	a7 95       	ror	r26
     a3e:	97 95       	ror	r25
     a40:	87 95       	ror	r24
     a42:	0a 94       	dec	r0
     a44:	d2 f7       	brpl	.-12     	; 0xa3a <__stack+0x1db>
     a46:	8a 58       	subi	r24, 0x8A	; 138
     a48:	9f 4f       	sbci	r25, 0xFF	; 255
     a4a:	dc 01       	movw	r26, r24
     a4c:	2c 91       	ld	r18, X
     a4e:	30 e2       	ldi	r19, 0x20	; 32
     a50:	a3 2e       	mov	r10, r19
     a52:	b1 2c       	mov	r11, r1
     a54:	c1 2c       	mov	r12, r1
     a56:	d1 2c       	mov	r13, r1
     a58:	d6 01       	movw	r26, r12
     a5a:	c5 01       	movw	r24, r10
     a5c:	84 1b       	sub	r24, r20
     a5e:	95 0b       	sbc	r25, r21
     a60:	a6 0b       	sbc	r26, r22
     a62:	b7 0b       	sbc	r27, r23
     a64:	82 1b       	sub	r24, r18
     a66:	91 09       	sbc	r25, r1
     a68:	a1 09       	sbc	r26, r1
     a6a:	b1 09       	sbc	r27, r1
     a6c:	00 97       	sbiw	r24, 0x00	; 0
     a6e:	a1 05       	cpc	r26, r1
     a70:	b1 05       	cpc	r27, r1
     a72:	89 f4       	brne	.+34     	; 0xa96 <__stack+0x237>
     a74:	e6 14       	cp	r14, r6
     a76:	f7 04       	cpc	r15, r7
     a78:	08 05       	cpc	r16, r8
     a7a:	19 05       	cpc	r17, r9
     a7c:	08 f4       	brcc	.+2      	; 0xa80 <__stack+0x221>
     a7e:	f2 c1       	rjmp	.+996    	; 0xe64 <__stack+0x605>
     a80:	6d a4       	ldd	r6, Y+45	; 0x2d
     a82:	7e a4       	ldd	r7, Y+46	; 0x2e
     a84:	8f a4       	ldd	r8, Y+47	; 0x2f
     a86:	98 a8       	ldd	r9, Y+48	; 0x30
     a88:	62 14       	cp	r6, r2
     a8a:	73 04       	cpc	r7, r3
     a8c:	84 04       	cpc	r8, r4
     a8e:	95 04       	cpc	r9, r5
     a90:	08 f0       	brcs	.+2      	; 0xa94 <__stack+0x235>
     a92:	e8 c1       	rjmp	.+976    	; 0xe64 <__stack+0x605>
     a94:	f3 c1       	rjmp	.+998    	; 0xe7c <__stack+0x61d>
     a96:	6e 96       	adiw	r28, 0x1e	; 30
     a98:	8f af       	std	Y+63, r24	; 0x3f
     a9a:	6e 97       	sbiw	r28, 0x1e	; 30
     a9c:	08 2e       	mov	r0, r24
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__stack+0x249>
     aa0:	ee 0c       	add	r14, r14
     aa2:	ff 1c       	adc	r15, r15
     aa4:	00 1f       	adc	r16, r16
     aa6:	11 1f       	adc	r17, r17
     aa8:	0a 94       	dec	r0
     aaa:	d2 f7       	brpl	.-12     	; 0xaa0 <__stack+0x241>
     aac:	6a 2d       	mov	r22, r10
     aae:	68 1b       	sub	r22, r24
     ab0:	d2 01       	movw	r26, r4
     ab2:	c1 01       	movw	r24, r2
     ab4:	06 2e       	mov	r0, r22
     ab6:	04 c0       	rjmp	.+8      	; 0xac0 <__stack+0x261>
     ab8:	b6 95       	lsr	r27
     aba:	a7 95       	ror	r26
     abc:	97 95       	ror	r25
     abe:	87 95       	ror	r24
     ac0:	0a 94       	dec	r0
     ac2:	d2 f7       	brpl	.-12     	; 0xab8 <__stack+0x259>
     ac4:	5c 01       	movw	r10, r24
     ac6:	6d 01       	movw	r12, r26
     ac8:	ae 28       	or	r10, r14
     aca:	bf 28       	or	r11, r15
     acc:	c0 2a       	or	r12, r16
     ace:	d1 2a       	or	r13, r17
     ad0:	ad a2       	std	Y+37, r10	; 0x25
     ad2:	be a2       	std	Y+38, r11	; 0x26
     ad4:	cf a2       	std	Y+39, r12	; 0x27
     ad6:	d8 a6       	std	Y+40, r13	; 0x28
     ad8:	72 01       	movw	r14, r4
     ada:	61 01       	movw	r12, r2
     adc:	6e 96       	adiw	r28, 0x1e	; 30
     ade:	0f ac       	ldd	r0, Y+63	; 0x3f
     ae0:	6e 97       	sbiw	r28, 0x1e	; 30
     ae2:	04 c0       	rjmp	.+8      	; 0xaec <__stack+0x28d>
     ae4:	cc 0c       	add	r12, r12
     ae6:	dd 1c       	adc	r13, r13
     ae8:	ee 1c       	adc	r14, r14
     aea:	ff 1c       	adc	r15, r15
     aec:	0a 94       	dec	r0
     aee:	d2 f7       	brpl	.-12     	; 0xae4 <__stack+0x285>
     af0:	c9 a2       	std	Y+33, r12	; 0x21
     af2:	da a2       	std	Y+34, r13	; 0x22
     af4:	eb a2       	std	Y+35, r14	; 0x23
     af6:	fc a2       	std	Y+36, r15	; 0x24
     af8:	64 01       	movw	r12, r8
     afa:	53 01       	movw	r10, r6
     afc:	06 2e       	mov	r0, r22
     afe:	04 c0       	rjmp	.+8      	; 0xb08 <__stack+0x2a9>
     b00:	d6 94       	lsr	r13
     b02:	c7 94       	ror	r12
     b04:	b7 94       	ror	r11
     b06:	a7 94       	ror	r10
     b08:	0a 94       	dec	r0
     b0a:	d2 f7       	brpl	.-12     	; 0xb00 <__stack+0x2a1>
     b0c:	d4 01       	movw	r26, r8
     b0e:	c3 01       	movw	r24, r6
     b10:	6e 96       	adiw	r28, 0x1e	; 30
     b12:	0f ac       	ldd	r0, Y+63	; 0x3f
     b14:	6e 97       	sbiw	r28, 0x1e	; 30
     b16:	04 c0       	rjmp	.+8      	; 0xb20 <__stack+0x2c1>
     b18:	88 0f       	add	r24, r24
     b1a:	99 1f       	adc	r25, r25
     b1c:	aa 1f       	adc	r26, r26
     b1e:	bb 1f       	adc	r27, r27
     b20:	0a 94       	dec	r0
     b22:	d2 f7       	brpl	.-12     	; 0xb18 <__stack+0x2b9>
     b24:	ed a4       	ldd	r14, Y+45	; 0x2d
     b26:	fe a4       	ldd	r15, Y+46	; 0x2e
     b28:	0f a5       	ldd	r16, Y+47	; 0x2f
     b2a:	18 a9       	ldd	r17, Y+48	; 0x30
     b2c:	04 c0       	rjmp	.+8      	; 0xb36 <__stack+0x2d7>
     b2e:	16 95       	lsr	r17
     b30:	07 95       	ror	r16
     b32:	f7 94       	ror	r15
     b34:	e7 94       	ror	r14
     b36:	6a 95       	dec	r22
     b38:	d2 f7       	brpl	.-12     	; 0xb2e <__stack+0x2cf>
     b3a:	37 01       	movw	r6, r14
     b3c:	48 01       	movw	r8, r16
     b3e:	68 2a       	or	r6, r24
     b40:	79 2a       	or	r7, r25
     b42:	8a 2a       	or	r8, r26
     b44:	9b 2a       	or	r9, r27
     b46:	6d 8e       	std	Y+29, r6	; 0x1d
     b48:	7e 8e       	std	Y+30, r7	; 0x1e
     b4a:	8f 8e       	std	Y+31, r8	; 0x1f
     b4c:	98 a2       	std	Y+32, r9	; 0x20
     b4e:	ed a0       	ldd	r14, Y+37	; 0x25
     b50:	fe a0       	ldd	r15, Y+38	; 0x26
     b52:	0f a1       	ldd	r16, Y+39	; 0x27
     b54:	18 a5       	ldd	r17, Y+40	; 0x28
     b56:	38 01       	movw	r6, r16
     b58:	88 24       	eor	r8, r8
     b5a:	99 24       	eor	r9, r9
     b5c:	98 01       	movw	r18, r16
     b5e:	87 01       	movw	r16, r14
     b60:	20 70       	andi	r18, 0x00	; 0
     b62:	30 70       	andi	r19, 0x00	; 0
     b64:	65 96       	adiw	r28, 0x15	; 21
     b66:	0c af       	std	Y+60, r16	; 0x3c
     b68:	1d af       	std	Y+61, r17	; 0x3d
     b6a:	2e af       	std	Y+62, r18	; 0x3e
     b6c:	3f af       	std	Y+63, r19	; 0x3f
     b6e:	65 97       	sbiw	r28, 0x15	; 21
     b70:	c6 01       	movw	r24, r12
     b72:	b5 01       	movw	r22, r10
     b74:	a4 01       	movw	r20, r8
     b76:	93 01       	movw	r18, r6
     b78:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     b7c:	7b 01       	movw	r14, r22
     b7e:	8c 01       	movw	r16, r24
     b80:	c6 01       	movw	r24, r12
     b82:	b5 01       	movw	r22, r10
     b84:	a4 01       	movw	r20, r8
     b86:	93 01       	movw	r18, r6
     b88:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     b8c:	c9 01       	movw	r24, r18
     b8e:	da 01       	movw	r26, r20
     b90:	1c 01       	movw	r2, r24
     b92:	2d 01       	movw	r4, r26
     b94:	c2 01       	movw	r24, r4
     b96:	b1 01       	movw	r22, r2
     b98:	65 96       	adiw	r28, 0x15	; 21
     b9a:	2c ad       	ldd	r18, Y+60	; 0x3c
     b9c:	3d ad       	ldd	r19, Y+61	; 0x3d
     b9e:	4e ad       	ldd	r20, Y+62	; 0x3e
     ba0:	5f ad       	ldd	r21, Y+63	; 0x3f
     ba2:	65 97       	sbiw	r28, 0x15	; 21
     ba4:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
     ba8:	9b 01       	movw	r18, r22
     baa:	ac 01       	movw	r20, r24
     bac:	87 01       	movw	r16, r14
     bae:	ff 24       	eor	r15, r15
     bb0:	ee 24       	eor	r14, r14
     bb2:	ad 8c       	ldd	r10, Y+29	; 0x1d
     bb4:	be 8c       	ldd	r11, Y+30	; 0x1e
     bb6:	cf 8c       	ldd	r12, Y+31	; 0x1f
     bb8:	d8 a0       	ldd	r13, Y+32	; 0x20
     bba:	c6 01       	movw	r24, r12
     bbc:	aa 27       	eor	r26, r26
     bbe:	bb 27       	eor	r27, r27
     bc0:	57 01       	movw	r10, r14
     bc2:	68 01       	movw	r12, r16
     bc4:	a8 2a       	or	r10, r24
     bc6:	b9 2a       	or	r11, r25
     bc8:	ca 2a       	or	r12, r26
     bca:	db 2a       	or	r13, r27
     bcc:	a2 16       	cp	r10, r18
     bce:	b3 06       	cpc	r11, r19
     bd0:	c4 06       	cpc	r12, r20
     bd2:	d5 06       	cpc	r13, r21
     bd4:	00 f5       	brcc	.+64     	; 0xc16 <__stack+0x3b7>
     bd6:	08 94       	sec
     bd8:	21 08       	sbc	r2, r1
     bda:	31 08       	sbc	r3, r1
     bdc:	41 08       	sbc	r4, r1
     bde:	51 08       	sbc	r5, r1
     be0:	ed a0       	ldd	r14, Y+37	; 0x25
     be2:	fe a0       	ldd	r15, Y+38	; 0x26
     be4:	0f a1       	ldd	r16, Y+39	; 0x27
     be6:	18 a5       	ldd	r17, Y+40	; 0x28
     be8:	ae 0c       	add	r10, r14
     bea:	bf 1c       	adc	r11, r15
     bec:	c0 1e       	adc	r12, r16
     bee:	d1 1e       	adc	r13, r17
     bf0:	ae 14       	cp	r10, r14
     bf2:	bf 04       	cpc	r11, r15
     bf4:	c0 06       	cpc	r12, r16
     bf6:	d1 06       	cpc	r13, r17
     bf8:	70 f0       	brcs	.+28     	; 0xc16 <__stack+0x3b7>
     bfa:	a2 16       	cp	r10, r18
     bfc:	b3 06       	cpc	r11, r19
     bfe:	c4 06       	cpc	r12, r20
     c00:	d5 06       	cpc	r13, r21
     c02:	48 f4       	brcc	.+18     	; 0xc16 <__stack+0x3b7>
     c04:	08 94       	sec
     c06:	21 08       	sbc	r2, r1
     c08:	31 08       	sbc	r3, r1
     c0a:	41 08       	sbc	r4, r1
     c0c:	51 08       	sbc	r5, r1
     c0e:	ae 0c       	add	r10, r14
     c10:	bf 1c       	adc	r11, r15
     c12:	c0 1e       	adc	r12, r16
     c14:	d1 1e       	adc	r13, r17
     c16:	a2 1a       	sub	r10, r18
     c18:	b3 0a       	sbc	r11, r19
     c1a:	c4 0a       	sbc	r12, r20
     c1c:	d5 0a       	sbc	r13, r21
     c1e:	c6 01       	movw	r24, r12
     c20:	b5 01       	movw	r22, r10
     c22:	a4 01       	movw	r20, r8
     c24:	93 01       	movw	r18, r6
     c26:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     c2a:	7b 01       	movw	r14, r22
     c2c:	8c 01       	movw	r16, r24
     c2e:	c6 01       	movw	r24, r12
     c30:	b5 01       	movw	r22, r10
     c32:	a4 01       	movw	r20, r8
     c34:	93 01       	movw	r18, r6
     c36:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
     c3a:	c9 01       	movw	r24, r18
     c3c:	da 01       	movw	r26, r20
     c3e:	3c 01       	movw	r6, r24
     c40:	4d 01       	movw	r8, r26
     c42:	c4 01       	movw	r24, r8
     c44:	b3 01       	movw	r22, r6
     c46:	65 96       	adiw	r28, 0x15	; 21
     c48:	2c ad       	ldd	r18, Y+60	; 0x3c
     c4a:	3d ad       	ldd	r19, Y+61	; 0x3d
     c4c:	4e ad       	ldd	r20, Y+62	; 0x3e
     c4e:	5f ad       	ldd	r21, Y+63	; 0x3f
     c50:	65 97       	sbiw	r28, 0x15	; 21
     c52:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
     c56:	9b 01       	movw	r18, r22
     c58:	ac 01       	movw	r20, r24
     c5a:	87 01       	movw	r16, r14
     c5c:	ff 24       	eor	r15, r15
     c5e:	ee 24       	eor	r14, r14
     c60:	8d 8d       	ldd	r24, Y+29	; 0x1d
     c62:	9e 8d       	ldd	r25, Y+30	; 0x1e
     c64:	af 8d       	ldd	r26, Y+31	; 0x1f
     c66:	b8 a1       	ldd	r27, Y+32	; 0x20
     c68:	a0 70       	andi	r26, 0x00	; 0
     c6a:	b0 70       	andi	r27, 0x00	; 0
     c6c:	57 01       	movw	r10, r14
     c6e:	68 01       	movw	r12, r16
     c70:	a8 2a       	or	r10, r24
     c72:	b9 2a       	or	r11, r25
     c74:	ca 2a       	or	r12, r26
     c76:	db 2a       	or	r13, r27
     c78:	a2 16       	cp	r10, r18
     c7a:	b3 06       	cpc	r11, r19
     c7c:	c4 06       	cpc	r12, r20
     c7e:	d5 06       	cpc	r13, r21
     c80:	00 f5       	brcc	.+64     	; 0xcc2 <__stack+0x463>
     c82:	08 94       	sec
     c84:	61 08       	sbc	r6, r1
     c86:	71 08       	sbc	r7, r1
     c88:	81 08       	sbc	r8, r1
     c8a:	91 08       	sbc	r9, r1
     c8c:	6d a1       	ldd	r22, Y+37	; 0x25
     c8e:	7e a1       	ldd	r23, Y+38	; 0x26
     c90:	8f a1       	ldd	r24, Y+39	; 0x27
     c92:	98 a5       	ldd	r25, Y+40	; 0x28
     c94:	a6 0e       	add	r10, r22
     c96:	b7 1e       	adc	r11, r23
     c98:	c8 1e       	adc	r12, r24
     c9a:	d9 1e       	adc	r13, r25
     c9c:	a6 16       	cp	r10, r22
     c9e:	b7 06       	cpc	r11, r23
     ca0:	c8 06       	cpc	r12, r24
     ca2:	d9 06       	cpc	r13, r25
     ca4:	70 f0       	brcs	.+28     	; 0xcc2 <__stack+0x463>
     ca6:	a2 16       	cp	r10, r18
     ca8:	b3 06       	cpc	r11, r19
     caa:	c4 06       	cpc	r12, r20
     cac:	d5 06       	cpc	r13, r21
     cae:	48 f4       	brcc	.+18     	; 0xcc2 <__stack+0x463>
     cb0:	08 94       	sec
     cb2:	61 08       	sbc	r6, r1
     cb4:	71 08       	sbc	r7, r1
     cb6:	81 08       	sbc	r8, r1
     cb8:	91 08       	sbc	r9, r1
     cba:	a6 0e       	add	r10, r22
     cbc:	b7 1e       	adc	r11, r23
     cbe:	c8 1e       	adc	r12, r24
     cc0:	d9 1e       	adc	r13, r25
     cc2:	d6 01       	movw	r26, r12
     cc4:	c5 01       	movw	r24, r10
     cc6:	82 1b       	sub	r24, r18
     cc8:	93 0b       	sbc	r25, r19
     cca:	a4 0b       	sbc	r26, r20
     ccc:	b5 0b       	sbc	r27, r21
     cce:	89 8f       	std	Y+25, r24	; 0x19
     cd0:	9a 8f       	std	Y+26, r25	; 0x1a
     cd2:	ab 8f       	std	Y+27, r26	; 0x1b
     cd4:	bc 8f       	std	Y+28, r27	; 0x1c
     cd6:	d1 01       	movw	r26, r2
     cd8:	99 27       	eor	r25, r25
     cda:	88 27       	eor	r24, r24
     cdc:	64 01       	movw	r12, r8
     cde:	53 01       	movw	r10, r6
     ce0:	a8 2a       	or	r10, r24
     ce2:	b9 2a       	or	r11, r25
     ce4:	ca 2a       	or	r12, r26
     ce6:	db 2a       	or	r13, r27
     ce8:	a9 aa       	std	Y+49, r10	; 0x31
     cea:	ba aa       	std	Y+50, r11	; 0x32
     cec:	cb aa       	std	Y+51, r12	; 0x33
     cee:	dc aa       	std	Y+52, r13	; 0x34
     cf0:	86 01       	movw	r16, r12
     cf2:	75 01       	movw	r14, r10
     cf4:	2f ef       	ldi	r18, 0xFF	; 255
     cf6:	3f ef       	ldi	r19, 0xFF	; 255
     cf8:	40 e0       	ldi	r20, 0x00	; 0
     cfa:	50 e0       	ldi	r21, 0x00	; 0
     cfc:	e2 22       	and	r14, r18
     cfe:	f3 22       	and	r15, r19
     d00:	04 23       	and	r16, r20
     d02:	15 23       	and	r17, r21
     d04:	a6 01       	movw	r20, r12
     d06:	66 27       	eor	r22, r22
     d08:	77 27       	eor	r23, r23
     d0a:	6d 96       	adiw	r28, 0x1d	; 29
     d0c:	4c af       	std	Y+60, r20	; 0x3c
     d0e:	5d af       	std	Y+61, r21	; 0x3d
     d10:	6e af       	std	Y+62, r22	; 0x3e
     d12:	7f af       	std	Y+63, r23	; 0x3f
     d14:	6d 97       	sbiw	r28, 0x1d	; 29
     d16:	a9 a0       	ldd	r10, Y+33	; 0x21
     d18:	ba a0       	ldd	r11, Y+34	; 0x22
     d1a:	cb a0       	ldd	r12, Y+35	; 0x23
     d1c:	dc a0       	ldd	r13, Y+36	; 0x24
     d1e:	6f ef       	ldi	r22, 0xFF	; 255
     d20:	7f ef       	ldi	r23, 0xFF	; 255
     d22:	80 e0       	ldi	r24, 0x00	; 0
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	a6 22       	and	r10, r22
     d28:	b7 22       	and	r11, r23
     d2a:	c8 22       	and	r12, r24
     d2c:	d9 22       	and	r13, r25
     d2e:	89 a1       	ldd	r24, Y+33	; 0x21
     d30:	9a a1       	ldd	r25, Y+34	; 0x22
     d32:	ab a1       	ldd	r26, Y+35	; 0x23
     d34:	bc a1       	ldd	r27, Y+36	; 0x24
     d36:	1d 01       	movw	r2, r26
     d38:	44 24       	eor	r4, r4
     d3a:	55 24       	eor	r5, r5
     d3c:	c8 01       	movw	r24, r16
     d3e:	b7 01       	movw	r22, r14
     d40:	a6 01       	movw	r20, r12
     d42:	95 01       	movw	r18, r10
     d44:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
     d48:	69 96       	adiw	r28, 0x19	; 25
     d4a:	6c af       	std	Y+60, r22	; 0x3c
     d4c:	7d af       	std	Y+61, r23	; 0x3d
     d4e:	8e af       	std	Y+62, r24	; 0x3e
     d50:	9f af       	std	Y+63, r25	; 0x3f
     d52:	69 97       	sbiw	r28, 0x19	; 25
     d54:	c8 01       	movw	r24, r16
     d56:	b7 01       	movw	r22, r14
     d58:	a2 01       	movw	r20, r4
     d5a:	91 01       	movw	r18, r2
     d5c:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
     d60:	3b 01       	movw	r6, r22
     d62:	4c 01       	movw	r8, r24
     d64:	6d 96       	adiw	r28, 0x1d	; 29
     d66:	6c ad       	ldd	r22, Y+60	; 0x3c
     d68:	7d ad       	ldd	r23, Y+61	; 0x3d
     d6a:	8e ad       	ldd	r24, Y+62	; 0x3e
     d6c:	9f ad       	ldd	r25, Y+63	; 0x3f
     d6e:	6d 97       	sbiw	r28, 0x1d	; 29
     d70:	a6 01       	movw	r20, r12
     d72:	95 01       	movw	r18, r10
     d74:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
     d78:	7b 01       	movw	r14, r22
     d7a:	8c 01       	movw	r16, r24
     d7c:	6d 96       	adiw	r28, 0x1d	; 29
     d7e:	6c ad       	ldd	r22, Y+60	; 0x3c
     d80:	7d ad       	ldd	r23, Y+61	; 0x3d
     d82:	8e ad       	ldd	r24, Y+62	; 0x3e
     d84:	9f ad       	ldd	r25, Y+63	; 0x3f
     d86:	6d 97       	sbiw	r28, 0x1d	; 29
     d88:	a2 01       	movw	r20, r4
     d8a:	91 01       	movw	r18, r2
     d8c:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
     d90:	5b 01       	movw	r10, r22
     d92:	6c 01       	movw	r12, r24
     d94:	a8 01       	movw	r20, r16
     d96:	97 01       	movw	r18, r14
     d98:	26 0d       	add	r18, r6
     d9a:	37 1d       	adc	r19, r7
     d9c:	48 1d       	adc	r20, r8
     d9e:	59 1d       	adc	r21, r9
     da0:	69 96       	adiw	r28, 0x19	; 25
     da2:	6c ac       	ldd	r6, Y+60	; 0x3c
     da4:	7d ac       	ldd	r7, Y+61	; 0x3d
     da6:	8e ac       	ldd	r8, Y+62	; 0x3e
     da8:	9f ac       	ldd	r9, Y+63	; 0x3f
     daa:	69 97       	sbiw	r28, 0x19	; 25
     dac:	c4 01       	movw	r24, r8
     dae:	aa 27       	eor	r26, r26
     db0:	bb 27       	eor	r27, r27
     db2:	28 0f       	add	r18, r24
     db4:	39 1f       	adc	r19, r25
     db6:	4a 1f       	adc	r20, r26
     db8:	5b 1f       	adc	r21, r27
     dba:	2e 15       	cp	r18, r14
     dbc:	3f 05       	cpc	r19, r15
     dbe:	40 07       	cpc	r20, r16
     dc0:	51 07       	cpc	r21, r17
     dc2:	48 f4       	brcc	.+18     	; 0xdd6 <__stack+0x577>
     dc4:	e1 2c       	mov	r14, r1
     dc6:	f1 2c       	mov	r15, r1
     dc8:	61 e0       	ldi	r22, 0x01	; 1
     dca:	06 2f       	mov	r16, r22
     dcc:	11 2d       	mov	r17, r1
     dce:	ae 0c       	add	r10, r14
     dd0:	bf 1c       	adc	r11, r15
     dd2:	c0 1e       	adc	r12, r16
     dd4:	d1 1e       	adc	r13, r17
     dd6:	ca 01       	movw	r24, r20
     dd8:	aa 27       	eor	r26, r26
     dda:	bb 27       	eor	r27, r27
     ddc:	bc 01       	movw	r22, r24
     dde:	cd 01       	movw	r24, r26
     de0:	6a 0d       	add	r22, r10
     de2:	7b 1d       	adc	r23, r11
     de4:	8c 1d       	adc	r24, r12
     de6:	9d 1d       	adc	r25, r13
     de8:	69 8c       	ldd	r6, Y+25	; 0x19
     dea:	7a 8c       	ldd	r7, Y+26	; 0x1a
     dec:	8b 8c       	ldd	r8, Y+27	; 0x1b
     dee:	9c 8c       	ldd	r9, Y+28	; 0x1c
     df0:	66 16       	cp	r6, r22
     df2:	77 06       	cpc	r7, r23
     df4:	88 06       	cpc	r8, r24
     df6:	99 06       	cpc	r9, r25
     df8:	40 f1       	brcs	.+80     	; 0xe4a <__stack+0x5eb>
     dfa:	66 15       	cp	r22, r6
     dfc:	77 05       	cpc	r23, r7
     dfe:	88 05       	cpc	r24, r8
     e00:	99 05       	cpc	r25, r9
     e02:	09 f0       	breq	.+2      	; 0xe06 <__stack+0x5a7>
     e04:	43 c0       	rjmp	.+134    	; 0xe8c <__stack+0x62d>
     e06:	d9 01       	movw	r26, r18
     e08:	99 27       	eor	r25, r25
     e0a:	88 27       	eor	r24, r24
     e0c:	69 96       	adiw	r28, 0x19	; 25
     e0e:	2c ad       	ldd	r18, Y+60	; 0x3c
     e10:	3d ad       	ldd	r19, Y+61	; 0x3d
     e12:	4e ad       	ldd	r20, Y+62	; 0x3e
     e14:	5f ad       	ldd	r21, Y+63	; 0x3f
     e16:	69 97       	sbiw	r28, 0x19	; 25
     e18:	40 70       	andi	r20, 0x00	; 0
     e1a:	50 70       	andi	r21, 0x00	; 0
     e1c:	82 0f       	add	r24, r18
     e1e:	93 1f       	adc	r25, r19
     e20:	a4 1f       	adc	r26, r20
     e22:	b5 1f       	adc	r27, r21
     e24:	2d a5       	ldd	r18, Y+45	; 0x2d
     e26:	3e a5       	ldd	r19, Y+46	; 0x2e
     e28:	4f a5       	ldd	r20, Y+47	; 0x2f
     e2a:	58 a9       	ldd	r21, Y+48	; 0x30
     e2c:	6e 96       	adiw	r28, 0x1e	; 30
     e2e:	0f ac       	ldd	r0, Y+63	; 0x3f
     e30:	6e 97       	sbiw	r28, 0x1e	; 30
     e32:	04 c0       	rjmp	.+8      	; 0xe3c <__stack+0x5dd>
     e34:	22 0f       	add	r18, r18
     e36:	33 1f       	adc	r19, r19
     e38:	44 1f       	adc	r20, r20
     e3a:	55 1f       	adc	r21, r21
     e3c:	0a 94       	dec	r0
     e3e:	d2 f7       	brpl	.-12     	; 0xe34 <__stack+0x5d5>
     e40:	28 17       	cp	r18, r24
     e42:	39 07       	cpc	r19, r25
     e44:	4a 07       	cpc	r20, r26
     e46:	5b 07       	cpc	r21, r27
     e48:	08 f5       	brcc	.+66     	; 0xe8c <__stack+0x62d>
     e4a:	09 a9       	ldd	r16, Y+49	; 0x31
     e4c:	1a a9       	ldd	r17, Y+50	; 0x32
     e4e:	2b a9       	ldd	r18, Y+51	; 0x33
     e50:	3c a9       	ldd	r19, Y+52	; 0x34
     e52:	01 50       	subi	r16, 0x01	; 1
     e54:	10 40       	sbci	r17, 0x00	; 0
     e56:	20 40       	sbci	r18, 0x00	; 0
     e58:	30 40       	sbci	r19, 0x00	; 0
     e5a:	09 ab       	std	Y+49, r16	; 0x31
     e5c:	1a ab       	std	Y+50, r17	; 0x32
     e5e:	2b ab       	std	Y+51, r18	; 0x33
     e60:	3c ab       	std	Y+52, r19	; 0x34
     e62:	14 c0       	rjmp	.+40     	; 0xe8c <__stack+0x62d>
     e64:	66 24       	eor	r6, r6
     e66:	77 24       	eor	r7, r7
     e68:	43 01       	movw	r8, r6
     e6a:	21 e0       	ldi	r18, 0x01	; 1
     e6c:	30 e0       	ldi	r19, 0x00	; 0
     e6e:	40 e0       	ldi	r20, 0x00	; 0
     e70:	50 e0       	ldi	r21, 0x00	; 0
     e72:	29 ab       	std	Y+49, r18	; 0x31
     e74:	3a ab       	std	Y+50, r19	; 0x32
     e76:	4b ab       	std	Y+51, r20	; 0x33
     e78:	5c ab       	std	Y+52, r21	; 0x34
     e7a:	0b c0       	rjmp	.+22     	; 0xe92 <__stack+0x633>
     e7c:	66 24       	eor	r6, r6
     e7e:	77 24       	eor	r7, r7
     e80:	43 01       	movw	r8, r6
     e82:	19 aa       	std	Y+49, r1	; 0x31
     e84:	1a aa       	std	Y+50, r1	; 0x32
     e86:	1b aa       	std	Y+51, r1	; 0x33
     e88:	1c aa       	std	Y+52, r1	; 0x34
     e8a:	03 c0       	rjmp	.+6      	; 0xe92 <__stack+0x633>
     e8c:	66 24       	eor	r6, r6
     e8e:	77 24       	eor	r7, r7
     e90:	43 01       	movw	r8, r6
     e92:	fe 01       	movw	r30, r28
     e94:	71 96       	adiw	r30, 0x11	; 17
     e96:	88 e0       	ldi	r24, 0x08	; 8
     e98:	df 01       	movw	r26, r30
     e9a:	1d 92       	st	X+, r1
     e9c:	8a 95       	dec	r24
     e9e:	e9 f7       	brne	.-6      	; 0xe9a <__stack+0x63b>
     ea0:	a9 a8       	ldd	r10, Y+49	; 0x31
     ea2:	ba a8       	ldd	r11, Y+50	; 0x32
     ea4:	cb a8       	ldd	r12, Y+51	; 0x33
     ea6:	dc a8       	ldd	r13, Y+52	; 0x34
     ea8:	a9 8a       	std	Y+17, r10	; 0x11
     eaa:	ba 8a       	std	Y+18, r11	; 0x12
     eac:	cb 8a       	std	Y+19, r12	; 0x13
     eae:	dc 8a       	std	Y+20, r13	; 0x14
     eb0:	6d 8a       	std	Y+21, r6	; 0x15
     eb2:	7e 8a       	std	Y+22, r7	; 0x16
     eb4:	8f 8a       	std	Y+23, r8	; 0x17
     eb6:	98 8e       	std	Y+24, r9	; 0x18
     eb8:	29 a9       	ldd	r18, Y+49	; 0x31
     eba:	3a 89       	ldd	r19, Y+18	; 0x12
     ebc:	4b 89       	ldd	r20, Y+19	; 0x13
     ebe:	5c 89       	ldd	r21, Y+20	; 0x14
     ec0:	66 2d       	mov	r22, r6
     ec2:	7e 89       	ldd	r23, Y+22	; 0x16
     ec4:	8f 89       	ldd	r24, Y+23	; 0x17
     ec6:	98 8d       	ldd	r25, Y+24	; 0x18
     ec8:	c2 5a       	subi	r28, 0xA2	; 162
     eca:	df 4f       	sbci	r29, 0xFF	; 255
     ecc:	e2 e1       	ldi	r30, 0x12	; 18
     ece:	0c 94 b5 32 	jmp	0x656a	; 0x656a <__epilogue_restores__>

00000ed2 <__umoddi3>:
     ed2:	ab e5       	ldi	r26, 0x5B	; 91
     ed4:	b0 e0       	ldi	r27, 0x00	; 0
     ed6:	ef e6       	ldi	r30, 0x6F	; 111
     ed8:	f7 e0       	ldi	r31, 0x07	; 7
     eda:	0c 94 99 32 	jmp	0x6532	; 0x6532 <__prologue_saves__>
     ede:	a8 e0       	ldi	r26, 0x08	; 8
     ee0:	4e 01       	movw	r8, r28
     ee2:	08 94       	sec
     ee4:	81 1c       	adc	r8, r1
     ee6:	91 1c       	adc	r9, r1
     ee8:	f4 01       	movw	r30, r8
     eea:	6a 2e       	mov	r6, r26
     eec:	11 92       	st	Z+, r1
     eee:	6a 94       	dec	r6
     ef0:	e9 f7       	brne	.-6      	; 0xeec <__umoddi3+0x1a>
     ef2:	29 83       	std	Y+1, r18	; 0x01
     ef4:	3a 83       	std	Y+2, r19	; 0x02
     ef6:	4b 83       	std	Y+3, r20	; 0x03
     ef8:	5c 83       	std	Y+4, r21	; 0x04
     efa:	6d 83       	std	Y+5, r22	; 0x05
     efc:	7e 83       	std	Y+6, r23	; 0x06
     efe:	8f 83       	std	Y+7, r24	; 0x07
     f00:	98 87       	std	Y+8, r25	; 0x08
     f02:	ce 01       	movw	r24, r28
     f04:	09 96       	adiw	r24, 0x09	; 9
     f06:	fc 01       	movw	r30, r24
     f08:	11 92       	st	Z+, r1
     f0a:	aa 95       	dec	r26
     f0c:	e9 f7       	brne	.-6      	; 0xf08 <__umoddi3+0x36>
     f0e:	a9 86       	std	Y+9, r10	; 0x09
     f10:	ba 86       	std	Y+10, r11	; 0x0a
     f12:	cb 86       	std	Y+11, r12	; 0x0b
     f14:	dc 86       	std	Y+12, r13	; 0x0c
     f16:	ed 86       	std	Y+13, r14	; 0x0d
     f18:	fe 86       	std	Y+14, r15	; 0x0e
     f1a:	0f 87       	std	Y+15, r16	; 0x0f
     f1c:	18 8b       	std	Y+16, r17	; 0x10
     f1e:	29 84       	ldd	r2, Y+9	; 0x09
     f20:	3a 84       	ldd	r3, Y+10	; 0x0a
     f22:	4b 84       	ldd	r4, Y+11	; 0x0b
     f24:	5c 84       	ldd	r5, Y+12	; 0x0c
     f26:	ad 84       	ldd	r10, Y+13	; 0x0d
     f28:	be 84       	ldd	r11, Y+14	; 0x0e
     f2a:	cf 84       	ldd	r12, Y+15	; 0x0f
     f2c:	d8 88       	ldd	r13, Y+16	; 0x10
     f2e:	29 81       	ldd	r18, Y+1	; 0x01
     f30:	3a 81       	ldd	r19, Y+2	; 0x02
     f32:	4b 81       	ldd	r20, Y+3	; 0x03
     f34:	5c 81       	ldd	r21, Y+4	; 0x04
     f36:	69 96       	adiw	r28, 0x19	; 25
     f38:	2f af       	std	Y+63, r18	; 0x3f
     f3a:	69 97       	sbiw	r28, 0x19	; 25
     f3c:	6a 96       	adiw	r28, 0x1a	; 26
     f3e:	3f af       	std	Y+63, r19	; 0x3f
     f40:	6a 97       	sbiw	r28, 0x1a	; 26
     f42:	6b 96       	adiw	r28, 0x1b	; 27
     f44:	4f af       	std	Y+63, r20	; 0x3f
     f46:	6b 97       	sbiw	r28, 0x1b	; 27
     f48:	6c 96       	adiw	r28, 0x1c	; 28
     f4a:	5f af       	std	Y+63, r21	; 0x3f
     f4c:	6c 97       	sbiw	r28, 0x1c	; 28
     f4e:	6c 96       	adiw	r28, 0x1c	; 28
     f50:	6c ac       	ldd	r6, Y+60	; 0x3c
     f52:	7d ac       	ldd	r7, Y+61	; 0x3d
     f54:	8e ac       	ldd	r8, Y+62	; 0x3e
     f56:	9f ac       	ldd	r9, Y+63	; 0x3f
     f58:	6c 97       	sbiw	r28, 0x1c	; 28
     f5a:	69 aa       	std	Y+49, r6	; 0x31
     f5c:	7a aa       	std	Y+50, r7	; 0x32
     f5e:	8b aa       	std	Y+51, r8	; 0x33
     f60:	9c aa       	std	Y+52, r9	; 0x34
     f62:	6d 81       	ldd	r22, Y+5	; 0x05
     f64:	7e 81       	ldd	r23, Y+6	; 0x06
     f66:	8f 81       	ldd	r24, Y+7	; 0x07
     f68:	98 85       	ldd	r25, Y+8	; 0x08
     f6a:	3b 01       	movw	r6, r22
     f6c:	4c 01       	movw	r8, r24
     f6e:	6d aa       	std	Y+53, r6	; 0x35
     f70:	7e aa       	std	Y+54, r7	; 0x36
     f72:	8f aa       	std	Y+55, r8	; 0x37
     f74:	98 ae       	std	Y+56, r9	; 0x38
     f76:	a1 14       	cp	r10, r1
     f78:	b1 04       	cpc	r11, r1
     f7a:	c1 04       	cpc	r12, r1
     f7c:	d1 04       	cpc	r13, r1
     f7e:	09 f0       	breq	.+2      	; 0xf82 <__umoddi3+0xb0>
     f80:	04 c3       	rjmp	.+1544   	; 0x158a <__umoddi3+0x6b8>
     f82:	62 14       	cp	r6, r2
     f84:	73 04       	cpc	r7, r3
     f86:	84 04       	cpc	r8, r4
     f88:	95 04       	cpc	r9, r5
     f8a:	08 f0       	brcs	.+2      	; 0xf8e <__umoddi3+0xbc>
     f8c:	00 c1       	rjmp	.+512    	; 0x118e <__umoddi3+0x2bc>
     f8e:	00 e0       	ldi	r16, 0x00	; 0
     f90:	20 16       	cp	r2, r16
     f92:	00 e0       	ldi	r16, 0x00	; 0
     f94:	30 06       	cpc	r3, r16
     f96:	01 e0       	ldi	r16, 0x01	; 1
     f98:	40 06       	cpc	r4, r16
     f9a:	00 e0       	ldi	r16, 0x00	; 0
     f9c:	50 06       	cpc	r5, r16
     f9e:	88 f4       	brcc	.+34     	; 0xfc2 <__umoddi3+0xf0>
     fa0:	1f ef       	ldi	r17, 0xFF	; 255
     fa2:	21 16       	cp	r2, r17
     fa4:	31 04       	cpc	r3, r1
     fa6:	41 04       	cpc	r4, r1
     fa8:	51 04       	cpc	r5, r1
     faa:	39 f0       	breq	.+14     	; 0xfba <__umoddi3+0xe8>
     fac:	30 f0       	brcs	.+12     	; 0xfba <__umoddi3+0xe8>
     fae:	88 e0       	ldi	r24, 0x08	; 8
     fb0:	e8 2e       	mov	r14, r24
     fb2:	f1 2c       	mov	r15, r1
     fb4:	01 2d       	mov	r16, r1
     fb6:	11 2d       	mov	r17, r1
     fb8:	18 c0       	rjmp	.+48     	; 0xfea <__umoddi3+0x118>
     fba:	ee 24       	eor	r14, r14
     fbc:	ff 24       	eor	r15, r15
     fbe:	87 01       	movw	r16, r14
     fc0:	14 c0       	rjmp	.+40     	; 0xfea <__umoddi3+0x118>
     fc2:	40 e0       	ldi	r20, 0x00	; 0
     fc4:	24 16       	cp	r2, r20
     fc6:	40 e0       	ldi	r20, 0x00	; 0
     fc8:	34 06       	cpc	r3, r20
     fca:	40 e0       	ldi	r20, 0x00	; 0
     fcc:	44 06       	cpc	r4, r20
     fce:	41 e0       	ldi	r20, 0x01	; 1
     fd0:	54 06       	cpc	r5, r20
     fd2:	30 f0       	brcs	.+12     	; 0xfe0 <__umoddi3+0x10e>
     fd4:	b8 e1       	ldi	r27, 0x18	; 24
     fd6:	eb 2e       	mov	r14, r27
     fd8:	f1 2c       	mov	r15, r1
     fda:	01 2d       	mov	r16, r1
     fdc:	11 2d       	mov	r17, r1
     fde:	05 c0       	rjmp	.+10     	; 0xfea <__umoddi3+0x118>
     fe0:	a0 e1       	ldi	r26, 0x10	; 16
     fe2:	ea 2e       	mov	r14, r26
     fe4:	f1 2c       	mov	r15, r1
     fe6:	01 2d       	mov	r16, r1
     fe8:	11 2d       	mov	r17, r1
     fea:	d2 01       	movw	r26, r4
     fec:	c1 01       	movw	r24, r2
     fee:	0e 2c       	mov	r0, r14
     ff0:	04 c0       	rjmp	.+8      	; 0xffa <__umoddi3+0x128>
     ff2:	b6 95       	lsr	r27
     ff4:	a7 95       	ror	r26
     ff6:	97 95       	ror	r25
     ff8:	87 95       	ror	r24
     ffa:	0a 94       	dec	r0
     ffc:	d2 f7       	brpl	.-12     	; 0xff2 <__umoddi3+0x120>
     ffe:	8a 58       	subi	r24, 0x8A	; 138
    1000:	9f 4f       	sbci	r25, 0xFF	; 255
    1002:	dc 01       	movw	r26, r24
    1004:	2c 91       	ld	r18, X
    1006:	80 e2       	ldi	r24, 0x20	; 32
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	a0 e0       	ldi	r26, 0x00	; 0
    100c:	b0 e0       	ldi	r27, 0x00	; 0
    100e:	8e 19       	sub	r24, r14
    1010:	9f 09       	sbc	r25, r15
    1012:	a0 0b       	sbc	r26, r16
    1014:	b1 0b       	sbc	r27, r17
    1016:	5c 01       	movw	r10, r24
    1018:	6d 01       	movw	r12, r26
    101a:	a2 1a       	sub	r10, r18
    101c:	b1 08       	sbc	r11, r1
    101e:	c1 08       	sbc	r12, r1
    1020:	d1 08       	sbc	r13, r1
    1022:	a9 ae       	std	Y+57, r10	; 0x39
    1024:	ba ae       	std	Y+58, r11	; 0x3a
    1026:	cb ae       	std	Y+59, r12	; 0x3b
    1028:	dc ae       	std	Y+60, r13	; 0x3c
    102a:	a1 14       	cp	r10, r1
    102c:	b1 04       	cpc	r11, r1
    102e:	c1 04       	cpc	r12, r1
    1030:	d1 04       	cpc	r13, r1
    1032:	09 f4       	brne	.+2      	; 0x1036 <__umoddi3+0x164>
    1034:	3f c0       	rjmp	.+126    	; 0x10b4 <__umoddi3+0x1e2>
    1036:	69 ad       	ldd	r22, Y+57	; 0x39
    1038:	06 2e       	mov	r0, r22
    103a:	04 c0       	rjmp	.+8      	; 0x1044 <__umoddi3+0x172>
    103c:	22 0c       	add	r2, r2
    103e:	33 1c       	adc	r3, r3
    1040:	44 1c       	adc	r4, r4
    1042:	55 1c       	adc	r5, r5
    1044:	0a 94       	dec	r0
    1046:	d2 f7       	brpl	.-12     	; 0x103c <__umoddi3+0x16a>
    1048:	a4 01       	movw	r20, r8
    104a:	93 01       	movw	r18, r6
    104c:	06 2e       	mov	r0, r22
    104e:	04 c0       	rjmp	.+8      	; 0x1058 <__umoddi3+0x186>
    1050:	22 0f       	add	r18, r18
    1052:	33 1f       	adc	r19, r19
    1054:	44 1f       	adc	r20, r20
    1056:	55 1f       	adc	r21, r21
    1058:	0a 94       	dec	r0
    105a:	d2 f7       	brpl	.-12     	; 0x1050 <__umoddi3+0x17e>
    105c:	80 e2       	ldi	r24, 0x20	; 32
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	8a 19       	sub	r24, r10
    1062:	9b 09       	sbc	r25, r11
    1064:	6c 96       	adiw	r28, 0x1c	; 28
    1066:	cc ac       	ldd	r12, Y+60	; 0x3c
    1068:	dd ac       	ldd	r13, Y+61	; 0x3d
    106a:	ee ac       	ldd	r14, Y+62	; 0x3e
    106c:	ff ac       	ldd	r15, Y+63	; 0x3f
    106e:	6c 97       	sbiw	r28, 0x1c	; 28
    1070:	04 c0       	rjmp	.+8      	; 0x107a <__umoddi3+0x1a8>
    1072:	f6 94       	lsr	r15
    1074:	e7 94       	ror	r14
    1076:	d7 94       	ror	r13
    1078:	c7 94       	ror	r12
    107a:	8a 95       	dec	r24
    107c:	d2 f7       	brpl	.-12     	; 0x1072 <__umoddi3+0x1a0>
    107e:	87 01       	movw	r16, r14
    1080:	76 01       	movw	r14, r12
    1082:	e2 2a       	or	r14, r18
    1084:	f3 2a       	or	r15, r19
    1086:	04 2b       	or	r16, r20
    1088:	15 2b       	or	r17, r21
    108a:	ed aa       	std	Y+53, r14	; 0x35
    108c:	fe aa       	std	Y+54, r15	; 0x36
    108e:	0f ab       	std	Y+55, r16	; 0x37
    1090:	18 af       	std	Y+56, r17	; 0x38
    1092:	6c 96       	adiw	r28, 0x1c	; 28
    1094:	8c ad       	ldd	r24, Y+60	; 0x3c
    1096:	9d ad       	ldd	r25, Y+61	; 0x3d
    1098:	ae ad       	ldd	r26, Y+62	; 0x3e
    109a:	bf ad       	ldd	r27, Y+63	; 0x3f
    109c:	6c 97       	sbiw	r28, 0x1c	; 28
    109e:	04 c0       	rjmp	.+8      	; 0x10a8 <__umoddi3+0x1d6>
    10a0:	88 0f       	add	r24, r24
    10a2:	99 1f       	adc	r25, r25
    10a4:	aa 1f       	adc	r26, r26
    10a6:	bb 1f       	adc	r27, r27
    10a8:	6a 95       	dec	r22
    10aa:	d2 f7       	brpl	.-12     	; 0x10a0 <__umoddi3+0x1ce>
    10ac:	89 ab       	std	Y+49, r24	; 0x31
    10ae:	9a ab       	std	Y+50, r25	; 0x32
    10b0:	ab ab       	std	Y+51, r26	; 0x33
    10b2:	bc ab       	std	Y+52, r27	; 0x34
    10b4:	32 01       	movw	r6, r4
    10b6:	88 24       	eor	r8, r8
    10b8:	99 24       	eor	r9, r9
    10ba:	b2 01       	movw	r22, r4
    10bc:	a1 01       	movw	r20, r2
    10be:	60 70       	andi	r22, 0x00	; 0
    10c0:	70 70       	andi	r23, 0x00	; 0
    10c2:	21 96       	adiw	r28, 0x01	; 1
    10c4:	4c af       	std	Y+60, r20	; 0x3c
    10c6:	5d af       	std	Y+61, r21	; 0x3d
    10c8:	6e af       	std	Y+62, r22	; 0x3e
    10ca:	7f af       	std	Y+63, r23	; 0x3f
    10cc:	21 97       	sbiw	r28, 0x01	; 1
    10ce:	6d a9       	ldd	r22, Y+53	; 0x35
    10d0:	7e a9       	ldd	r23, Y+54	; 0x36
    10d2:	8f a9       	ldd	r24, Y+55	; 0x37
    10d4:	98 ad       	ldd	r25, Y+56	; 0x38
    10d6:	a4 01       	movw	r20, r8
    10d8:	93 01       	movw	r18, r6
    10da:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    10de:	7b 01       	movw	r14, r22
    10e0:	8c 01       	movw	r16, r24
    10e2:	6d a9       	ldd	r22, Y+53	; 0x35
    10e4:	7e a9       	ldd	r23, Y+54	; 0x36
    10e6:	8f a9       	ldd	r24, Y+55	; 0x37
    10e8:	98 ad       	ldd	r25, Y+56	; 0x38
    10ea:	a4 01       	movw	r20, r8
    10ec:	93 01       	movw	r18, r6
    10ee:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    10f2:	ca 01       	movw	r24, r20
    10f4:	b9 01       	movw	r22, r18
    10f6:	21 96       	adiw	r28, 0x01	; 1
    10f8:	2c ad       	ldd	r18, Y+60	; 0x3c
    10fa:	3d ad       	ldd	r19, Y+61	; 0x3d
    10fc:	4e ad       	ldd	r20, Y+62	; 0x3e
    10fe:	5f ad       	ldd	r21, Y+63	; 0x3f
    1100:	21 97       	sbiw	r28, 0x01	; 1
    1102:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    1106:	9b 01       	movw	r18, r22
    1108:	ac 01       	movw	r20, r24
    110a:	87 01       	movw	r16, r14
    110c:	ff 24       	eor	r15, r15
    110e:	ee 24       	eor	r14, r14
    1110:	a9 a8       	ldd	r10, Y+49	; 0x31
    1112:	ba a8       	ldd	r11, Y+50	; 0x32
    1114:	cb a8       	ldd	r12, Y+51	; 0x33
    1116:	dc a8       	ldd	r13, Y+52	; 0x34
    1118:	c6 01       	movw	r24, r12
    111a:	aa 27       	eor	r26, r26
    111c:	bb 27       	eor	r27, r27
    111e:	57 01       	movw	r10, r14
    1120:	68 01       	movw	r12, r16
    1122:	a8 2a       	or	r10, r24
    1124:	b9 2a       	or	r11, r25
    1126:	ca 2a       	or	r12, r26
    1128:	db 2a       	or	r13, r27
    112a:	a2 16       	cp	r10, r18
    112c:	b3 06       	cpc	r11, r19
    112e:	c4 06       	cpc	r12, r20
    1130:	d5 06       	cpc	r13, r21
    1132:	90 f4       	brcc	.+36     	; 0x1158 <__umoddi3+0x286>
    1134:	a2 0c       	add	r10, r2
    1136:	b3 1c       	adc	r11, r3
    1138:	c4 1c       	adc	r12, r4
    113a:	d5 1c       	adc	r13, r5
    113c:	a2 14       	cp	r10, r2
    113e:	b3 04       	cpc	r11, r3
    1140:	c4 04       	cpc	r12, r4
    1142:	d5 04       	cpc	r13, r5
    1144:	48 f0       	brcs	.+18     	; 0x1158 <__umoddi3+0x286>
    1146:	a2 16       	cp	r10, r18
    1148:	b3 06       	cpc	r11, r19
    114a:	c4 06       	cpc	r12, r20
    114c:	d5 06       	cpc	r13, r21
    114e:	20 f4       	brcc	.+8      	; 0x1158 <__umoddi3+0x286>
    1150:	a2 0c       	add	r10, r2
    1152:	b3 1c       	adc	r11, r3
    1154:	c4 1c       	adc	r12, r4
    1156:	d5 1c       	adc	r13, r5
    1158:	a2 1a       	sub	r10, r18
    115a:	b3 0a       	sbc	r11, r19
    115c:	c4 0a       	sbc	r12, r20
    115e:	d5 0a       	sbc	r13, r21
    1160:	c6 01       	movw	r24, r12
    1162:	b5 01       	movw	r22, r10
    1164:	a4 01       	movw	r20, r8
    1166:	93 01       	movw	r18, r6
    1168:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    116c:	7b 01       	movw	r14, r22
    116e:	8c 01       	movw	r16, r24
    1170:	c6 01       	movw	r24, r12
    1172:	b5 01       	movw	r22, r10
    1174:	a4 01       	movw	r20, r8
    1176:	93 01       	movw	r18, r6
    1178:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    117c:	ca 01       	movw	r24, r20
    117e:	b9 01       	movw	r22, r18
    1180:	21 96       	adiw	r28, 0x01	; 1
    1182:	2c ad       	ldd	r18, Y+60	; 0x3c
    1184:	3d ad       	ldd	r19, Y+61	; 0x3d
    1186:	4e ad       	ldd	r20, Y+62	; 0x3e
    1188:	5f ad       	ldd	r21, Y+63	; 0x3f
    118a:	21 97       	sbiw	r28, 0x01	; 1
    118c:	ba c1       	rjmp	.+884    	; 0x1502 <__umoddi3+0x630>
    118e:	21 14       	cp	r2, r1
    1190:	31 04       	cpc	r3, r1
    1192:	41 04       	cpc	r4, r1
    1194:	51 04       	cpc	r5, r1
    1196:	71 f4       	brne	.+28     	; 0x11b4 <__umoddi3+0x2e2>
    1198:	61 e0       	ldi	r22, 0x01	; 1
    119a:	70 e0       	ldi	r23, 0x00	; 0
    119c:	80 e0       	ldi	r24, 0x00	; 0
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	20 e0       	ldi	r18, 0x00	; 0
    11a2:	30 e0       	ldi	r19, 0x00	; 0
    11a4:	40 e0       	ldi	r20, 0x00	; 0
    11a6:	50 e0       	ldi	r21, 0x00	; 0
    11a8:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    11ac:	c9 01       	movw	r24, r18
    11ae:	da 01       	movw	r26, r20
    11b0:	1c 01       	movw	r2, r24
    11b2:	2d 01       	movw	r4, r26
    11b4:	00 e0       	ldi	r16, 0x00	; 0
    11b6:	20 16       	cp	r2, r16
    11b8:	00 e0       	ldi	r16, 0x00	; 0
    11ba:	30 06       	cpc	r3, r16
    11bc:	01 e0       	ldi	r16, 0x01	; 1
    11be:	40 06       	cpc	r4, r16
    11c0:	00 e0       	ldi	r16, 0x00	; 0
    11c2:	50 06       	cpc	r5, r16
    11c4:	88 f4       	brcc	.+34     	; 0x11e8 <__umoddi3+0x316>
    11c6:	1f ef       	ldi	r17, 0xFF	; 255
    11c8:	21 16       	cp	r2, r17
    11ca:	31 04       	cpc	r3, r1
    11cc:	41 04       	cpc	r4, r1
    11ce:	51 04       	cpc	r5, r1
    11d0:	39 f0       	breq	.+14     	; 0x11e0 <__umoddi3+0x30e>
    11d2:	30 f0       	brcs	.+12     	; 0x11e0 <__umoddi3+0x30e>
    11d4:	68 e0       	ldi	r22, 0x08	; 8
    11d6:	e6 2e       	mov	r14, r22
    11d8:	f1 2c       	mov	r15, r1
    11da:	01 2d       	mov	r16, r1
    11dc:	11 2d       	mov	r17, r1
    11de:	18 c0       	rjmp	.+48     	; 0x1210 <__umoddi3+0x33e>
    11e0:	ee 24       	eor	r14, r14
    11e2:	ff 24       	eor	r15, r15
    11e4:	87 01       	movw	r16, r14
    11e6:	14 c0       	rjmp	.+40     	; 0x1210 <__umoddi3+0x33e>
    11e8:	40 e0       	ldi	r20, 0x00	; 0
    11ea:	24 16       	cp	r2, r20
    11ec:	40 e0       	ldi	r20, 0x00	; 0
    11ee:	34 06       	cpc	r3, r20
    11f0:	40 e0       	ldi	r20, 0x00	; 0
    11f2:	44 06       	cpc	r4, r20
    11f4:	41 e0       	ldi	r20, 0x01	; 1
    11f6:	54 06       	cpc	r5, r20
    11f8:	30 f0       	brcs	.+12     	; 0x1206 <__umoddi3+0x334>
    11fa:	58 e1       	ldi	r21, 0x18	; 24
    11fc:	e5 2e       	mov	r14, r21
    11fe:	f1 2c       	mov	r15, r1
    1200:	01 2d       	mov	r16, r1
    1202:	11 2d       	mov	r17, r1
    1204:	05 c0       	rjmp	.+10     	; 0x1210 <__umoddi3+0x33e>
    1206:	40 e1       	ldi	r20, 0x10	; 16
    1208:	e4 2e       	mov	r14, r20
    120a:	f1 2c       	mov	r15, r1
    120c:	01 2d       	mov	r16, r1
    120e:	11 2d       	mov	r17, r1
    1210:	d2 01       	movw	r26, r4
    1212:	c1 01       	movw	r24, r2
    1214:	0e 2c       	mov	r0, r14
    1216:	04 c0       	rjmp	.+8      	; 0x1220 <__umoddi3+0x34e>
    1218:	b6 95       	lsr	r27
    121a:	a7 95       	ror	r26
    121c:	97 95       	ror	r25
    121e:	87 95       	ror	r24
    1220:	0a 94       	dec	r0
    1222:	d2 f7       	brpl	.-12     	; 0x1218 <__umoddi3+0x346>
    1224:	8a 58       	subi	r24, 0x8A	; 138
    1226:	9f 4f       	sbci	r25, 0xFF	; 255
    1228:	dc 01       	movw	r26, r24
    122a:	2c 91       	ld	r18, X
    122c:	30 e2       	ldi	r19, 0x20	; 32
    122e:	a3 2e       	mov	r10, r19
    1230:	b1 2c       	mov	r11, r1
    1232:	c1 2c       	mov	r12, r1
    1234:	d1 2c       	mov	r13, r1
    1236:	d6 01       	movw	r26, r12
    1238:	c5 01       	movw	r24, r10
    123a:	8e 19       	sub	r24, r14
    123c:	9f 09       	sbc	r25, r15
    123e:	a0 0b       	sbc	r26, r16
    1240:	b1 0b       	sbc	r27, r17
    1242:	7c 01       	movw	r14, r24
    1244:	8d 01       	movw	r16, r26
    1246:	e2 1a       	sub	r14, r18
    1248:	f1 08       	sbc	r15, r1
    124a:	01 09       	sbc	r16, r1
    124c:	11 09       	sbc	r17, r1
    124e:	e9 ae       	std	Y+57, r14	; 0x39
    1250:	fa ae       	std	Y+58, r15	; 0x3a
    1252:	0b af       	std	Y+59, r16	; 0x3b
    1254:	1c af       	std	Y+60, r17	; 0x3c
    1256:	e1 14       	cp	r14, r1
    1258:	f1 04       	cpc	r15, r1
    125a:	01 05       	cpc	r16, r1
    125c:	11 05       	cpc	r17, r1
    125e:	39 f4       	brne	.+14     	; 0x126e <__umoddi3+0x39c>
    1260:	64 01       	movw	r12, r8
    1262:	53 01       	movw	r10, r6
    1264:	a2 18       	sub	r10, r2
    1266:	b3 08       	sbc	r11, r3
    1268:	c4 08       	sbc	r12, r4
    126a:	d5 08       	sbc	r13, r5
    126c:	e2 c0       	rjmp	.+452    	; 0x1432 <__umoddi3+0x560>
    126e:	f9 ac       	ldd	r15, Y+57	; 0x39
    1270:	68 96       	adiw	r28, 0x18	; 24
    1272:	ff ae       	std	Y+63, r15	; 0x3f
    1274:	68 97       	sbiw	r28, 0x18	; 24
    1276:	0f 2c       	mov	r0, r15
    1278:	04 c0       	rjmp	.+8      	; 0x1282 <__umoddi3+0x3b0>
    127a:	22 0c       	add	r2, r2
    127c:	33 1c       	adc	r3, r3
    127e:	44 1c       	adc	r4, r4
    1280:	55 1c       	adc	r5, r5
    1282:	0a 94       	dec	r0
    1284:	d2 f7       	brpl	.-12     	; 0x127a <__umoddi3+0x3a8>
    1286:	8a 2d       	mov	r24, r10
    1288:	8f 19       	sub	r24, r15
    128a:	64 01       	movw	r12, r8
    128c:	53 01       	movw	r10, r6
    128e:	08 2e       	mov	r0, r24
    1290:	04 c0       	rjmp	.+8      	; 0x129a <__umoddi3+0x3c8>
    1292:	d6 94       	lsr	r13
    1294:	c7 94       	ror	r12
    1296:	b7 94       	ror	r11
    1298:	a7 94       	ror	r10
    129a:	0a 94       	dec	r0
    129c:	d2 f7       	brpl	.-12     	; 0x1292 <__umoddi3+0x3c0>
    129e:	a4 01       	movw	r20, r8
    12a0:	93 01       	movw	r18, r6
    12a2:	04 c0       	rjmp	.+8      	; 0x12ac <__umoddi3+0x3da>
    12a4:	22 0f       	add	r18, r18
    12a6:	33 1f       	adc	r19, r19
    12a8:	44 1f       	adc	r20, r20
    12aa:	55 1f       	adc	r21, r21
    12ac:	fa 94       	dec	r15
    12ae:	d2 f7       	brpl	.-12     	; 0x12a4 <__umoddi3+0x3d2>
    12b0:	6c 96       	adiw	r28, 0x1c	; 28
    12b2:	6c ac       	ldd	r6, Y+60	; 0x3c
    12b4:	7d ac       	ldd	r7, Y+61	; 0x3d
    12b6:	8e ac       	ldd	r8, Y+62	; 0x3e
    12b8:	9f ac       	ldd	r9, Y+63	; 0x3f
    12ba:	6c 97       	sbiw	r28, 0x1c	; 28
    12bc:	04 c0       	rjmp	.+8      	; 0x12c6 <__umoddi3+0x3f4>
    12be:	96 94       	lsr	r9
    12c0:	87 94       	ror	r8
    12c2:	77 94       	ror	r7
    12c4:	67 94       	ror	r6
    12c6:	8a 95       	dec	r24
    12c8:	d2 f7       	brpl	.-12     	; 0x12be <__umoddi3+0x3ec>
    12ca:	84 01       	movw	r16, r8
    12cc:	73 01       	movw	r14, r6
    12ce:	e2 2a       	or	r14, r18
    12d0:	f3 2a       	or	r15, r19
    12d2:	04 2b       	or	r16, r20
    12d4:	15 2b       	or	r17, r21
    12d6:	ed a6       	std	Y+45, r14	; 0x2d
    12d8:	fe a6       	std	Y+46, r15	; 0x2e
    12da:	0f a7       	std	Y+47, r16	; 0x2f
    12dc:	18 ab       	std	Y+48, r17	; 0x30
    12de:	32 01       	movw	r6, r4
    12e0:	88 24       	eor	r8, r8
    12e2:	99 24       	eor	r9, r9
    12e4:	b2 01       	movw	r22, r4
    12e6:	a1 01       	movw	r20, r2
    12e8:	60 70       	andi	r22, 0x00	; 0
    12ea:	70 70       	andi	r23, 0x00	; 0
    12ec:	25 96       	adiw	r28, 0x05	; 5
    12ee:	4c af       	std	Y+60, r20	; 0x3c
    12f0:	5d af       	std	Y+61, r21	; 0x3d
    12f2:	6e af       	std	Y+62, r22	; 0x3e
    12f4:	7f af       	std	Y+63, r23	; 0x3f
    12f6:	25 97       	sbiw	r28, 0x05	; 5
    12f8:	c6 01       	movw	r24, r12
    12fa:	b5 01       	movw	r22, r10
    12fc:	a4 01       	movw	r20, r8
    12fe:	93 01       	movw	r18, r6
    1300:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    1304:	7b 01       	movw	r14, r22
    1306:	8c 01       	movw	r16, r24
    1308:	c6 01       	movw	r24, r12
    130a:	b5 01       	movw	r22, r10
    130c:	a4 01       	movw	r20, r8
    130e:	93 01       	movw	r18, r6
    1310:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    1314:	ca 01       	movw	r24, r20
    1316:	b9 01       	movw	r22, r18
    1318:	25 96       	adiw	r28, 0x05	; 5
    131a:	2c ad       	ldd	r18, Y+60	; 0x3c
    131c:	3d ad       	ldd	r19, Y+61	; 0x3d
    131e:	4e ad       	ldd	r20, Y+62	; 0x3e
    1320:	5f ad       	ldd	r21, Y+63	; 0x3f
    1322:	25 97       	sbiw	r28, 0x05	; 5
    1324:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    1328:	9b 01       	movw	r18, r22
    132a:	ac 01       	movw	r20, r24
    132c:	87 01       	movw	r16, r14
    132e:	ff 24       	eor	r15, r15
    1330:	ee 24       	eor	r14, r14
    1332:	ad a4       	ldd	r10, Y+45	; 0x2d
    1334:	be a4       	ldd	r11, Y+46	; 0x2e
    1336:	cf a4       	ldd	r12, Y+47	; 0x2f
    1338:	d8 a8       	ldd	r13, Y+48	; 0x30
    133a:	c6 01       	movw	r24, r12
    133c:	aa 27       	eor	r26, r26
    133e:	bb 27       	eor	r27, r27
    1340:	5c 01       	movw	r10, r24
    1342:	6d 01       	movw	r12, r26
    1344:	ae 28       	or	r10, r14
    1346:	bf 28       	or	r11, r15
    1348:	c0 2a       	or	r12, r16
    134a:	d1 2a       	or	r13, r17
    134c:	a2 16       	cp	r10, r18
    134e:	b3 06       	cpc	r11, r19
    1350:	c4 06       	cpc	r12, r20
    1352:	d5 06       	cpc	r13, r21
    1354:	90 f4       	brcc	.+36     	; 0x137a <__umoddi3+0x4a8>
    1356:	a2 0c       	add	r10, r2
    1358:	b3 1c       	adc	r11, r3
    135a:	c4 1c       	adc	r12, r4
    135c:	d5 1c       	adc	r13, r5
    135e:	a2 14       	cp	r10, r2
    1360:	b3 04       	cpc	r11, r3
    1362:	c4 04       	cpc	r12, r4
    1364:	d5 04       	cpc	r13, r5
    1366:	48 f0       	brcs	.+18     	; 0x137a <__umoddi3+0x4a8>
    1368:	a2 16       	cp	r10, r18
    136a:	b3 06       	cpc	r11, r19
    136c:	c4 06       	cpc	r12, r20
    136e:	d5 06       	cpc	r13, r21
    1370:	20 f4       	brcc	.+8      	; 0x137a <__umoddi3+0x4a8>
    1372:	a2 0c       	add	r10, r2
    1374:	b3 1c       	adc	r11, r3
    1376:	c4 1c       	adc	r12, r4
    1378:	d5 1c       	adc	r13, r5
    137a:	a2 1a       	sub	r10, r18
    137c:	b3 0a       	sbc	r11, r19
    137e:	c4 0a       	sbc	r12, r20
    1380:	d5 0a       	sbc	r13, r21
    1382:	c6 01       	movw	r24, r12
    1384:	b5 01       	movw	r22, r10
    1386:	a4 01       	movw	r20, r8
    1388:	93 01       	movw	r18, r6
    138a:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    138e:	7b 01       	movw	r14, r22
    1390:	8c 01       	movw	r16, r24
    1392:	c6 01       	movw	r24, r12
    1394:	b5 01       	movw	r22, r10
    1396:	a4 01       	movw	r20, r8
    1398:	93 01       	movw	r18, r6
    139a:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    139e:	ca 01       	movw	r24, r20
    13a0:	b9 01       	movw	r22, r18
    13a2:	25 96       	adiw	r28, 0x05	; 5
    13a4:	2c ad       	ldd	r18, Y+60	; 0x3c
    13a6:	3d ad       	ldd	r19, Y+61	; 0x3d
    13a8:	4e ad       	ldd	r20, Y+62	; 0x3e
    13aa:	5f ad       	ldd	r21, Y+63	; 0x3f
    13ac:	25 97       	sbiw	r28, 0x05	; 5
    13ae:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    13b2:	9b 01       	movw	r18, r22
    13b4:	ac 01       	movw	r20, r24
    13b6:	87 01       	movw	r16, r14
    13b8:	ff 24       	eor	r15, r15
    13ba:	ee 24       	eor	r14, r14
    13bc:	8d a5       	ldd	r24, Y+45	; 0x2d
    13be:	9e a5       	ldd	r25, Y+46	; 0x2e
    13c0:	af a5       	ldd	r26, Y+47	; 0x2f
    13c2:	b8 a9       	ldd	r27, Y+48	; 0x30
    13c4:	a0 70       	andi	r26, 0x00	; 0
    13c6:	b0 70       	andi	r27, 0x00	; 0
    13c8:	57 01       	movw	r10, r14
    13ca:	68 01       	movw	r12, r16
    13cc:	a8 2a       	or	r10, r24
    13ce:	b9 2a       	or	r11, r25
    13d0:	ca 2a       	or	r12, r26
    13d2:	db 2a       	or	r13, r27
    13d4:	a2 16       	cp	r10, r18
    13d6:	b3 06       	cpc	r11, r19
    13d8:	c4 06       	cpc	r12, r20
    13da:	d5 06       	cpc	r13, r21
    13dc:	90 f4       	brcc	.+36     	; 0x1402 <__umoddi3+0x530>
    13de:	a2 0c       	add	r10, r2
    13e0:	b3 1c       	adc	r11, r3
    13e2:	c4 1c       	adc	r12, r4
    13e4:	d5 1c       	adc	r13, r5
    13e6:	a2 14       	cp	r10, r2
    13e8:	b3 04       	cpc	r11, r3
    13ea:	c4 04       	cpc	r12, r4
    13ec:	d5 04       	cpc	r13, r5
    13ee:	48 f0       	brcs	.+18     	; 0x1402 <__umoddi3+0x530>
    13f0:	a2 16       	cp	r10, r18
    13f2:	b3 06       	cpc	r11, r19
    13f4:	c4 06       	cpc	r12, r20
    13f6:	d5 06       	cpc	r13, r21
    13f8:	20 f4       	brcc	.+8      	; 0x1402 <__umoddi3+0x530>
    13fa:	a2 0c       	add	r10, r2
    13fc:	b3 1c       	adc	r11, r3
    13fe:	c4 1c       	adc	r12, r4
    1400:	d5 1c       	adc	r13, r5
    1402:	6c 96       	adiw	r28, 0x1c	; 28
    1404:	ec ac       	ldd	r14, Y+60	; 0x3c
    1406:	fd ac       	ldd	r15, Y+61	; 0x3d
    1408:	0e ad       	ldd	r16, Y+62	; 0x3e
    140a:	1f ad       	ldd	r17, Y+63	; 0x3f
    140c:	6c 97       	sbiw	r28, 0x1c	; 28
    140e:	68 96       	adiw	r28, 0x18	; 24
    1410:	0f ac       	ldd	r0, Y+63	; 0x3f
    1412:	68 97       	sbiw	r28, 0x18	; 24
    1414:	04 c0       	rjmp	.+8      	; 0x141e <__umoddi3+0x54c>
    1416:	ee 0c       	add	r14, r14
    1418:	ff 1c       	adc	r15, r15
    141a:	00 1f       	adc	r16, r16
    141c:	11 1f       	adc	r17, r17
    141e:	0a 94       	dec	r0
    1420:	d2 f7       	brpl	.-12     	; 0x1416 <__umoddi3+0x544>
    1422:	e9 aa       	std	Y+49, r14	; 0x31
    1424:	fa aa       	std	Y+50, r15	; 0x32
    1426:	0b ab       	std	Y+51, r16	; 0x33
    1428:	1c ab       	std	Y+52, r17	; 0x34
    142a:	a2 1a       	sub	r10, r18
    142c:	b3 0a       	sbc	r11, r19
    142e:	c4 0a       	sbc	r12, r20
    1430:	d5 0a       	sbc	r13, r21
    1432:	32 01       	movw	r6, r4
    1434:	88 24       	eor	r8, r8
    1436:	99 24       	eor	r9, r9
    1438:	b2 01       	movw	r22, r4
    143a:	a1 01       	movw	r20, r2
    143c:	60 70       	andi	r22, 0x00	; 0
    143e:	70 70       	andi	r23, 0x00	; 0
    1440:	29 96       	adiw	r28, 0x09	; 9
    1442:	4c af       	std	Y+60, r20	; 0x3c
    1444:	5d af       	std	Y+61, r21	; 0x3d
    1446:	6e af       	std	Y+62, r22	; 0x3e
    1448:	7f af       	std	Y+63, r23	; 0x3f
    144a:	29 97       	sbiw	r28, 0x09	; 9
    144c:	c6 01       	movw	r24, r12
    144e:	b5 01       	movw	r22, r10
    1450:	a4 01       	movw	r20, r8
    1452:	93 01       	movw	r18, r6
    1454:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    1458:	7b 01       	movw	r14, r22
    145a:	8c 01       	movw	r16, r24
    145c:	c6 01       	movw	r24, r12
    145e:	b5 01       	movw	r22, r10
    1460:	a4 01       	movw	r20, r8
    1462:	93 01       	movw	r18, r6
    1464:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    1468:	ca 01       	movw	r24, r20
    146a:	b9 01       	movw	r22, r18
    146c:	29 96       	adiw	r28, 0x09	; 9
    146e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1470:	3d ad       	ldd	r19, Y+61	; 0x3d
    1472:	4e ad       	ldd	r20, Y+62	; 0x3e
    1474:	5f ad       	ldd	r21, Y+63	; 0x3f
    1476:	29 97       	sbiw	r28, 0x09	; 9
    1478:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    147c:	9b 01       	movw	r18, r22
    147e:	ac 01       	movw	r20, r24
    1480:	87 01       	movw	r16, r14
    1482:	ff 24       	eor	r15, r15
    1484:	ee 24       	eor	r14, r14
    1486:	a9 a8       	ldd	r10, Y+49	; 0x31
    1488:	ba a8       	ldd	r11, Y+50	; 0x32
    148a:	cb a8       	ldd	r12, Y+51	; 0x33
    148c:	dc a8       	ldd	r13, Y+52	; 0x34
    148e:	c6 01       	movw	r24, r12
    1490:	aa 27       	eor	r26, r26
    1492:	bb 27       	eor	r27, r27
    1494:	57 01       	movw	r10, r14
    1496:	68 01       	movw	r12, r16
    1498:	a8 2a       	or	r10, r24
    149a:	b9 2a       	or	r11, r25
    149c:	ca 2a       	or	r12, r26
    149e:	db 2a       	or	r13, r27
    14a0:	a2 16       	cp	r10, r18
    14a2:	b3 06       	cpc	r11, r19
    14a4:	c4 06       	cpc	r12, r20
    14a6:	d5 06       	cpc	r13, r21
    14a8:	90 f4       	brcc	.+36     	; 0x14ce <__umoddi3+0x5fc>
    14aa:	a2 0c       	add	r10, r2
    14ac:	b3 1c       	adc	r11, r3
    14ae:	c4 1c       	adc	r12, r4
    14b0:	d5 1c       	adc	r13, r5
    14b2:	a2 14       	cp	r10, r2
    14b4:	b3 04       	cpc	r11, r3
    14b6:	c4 04       	cpc	r12, r4
    14b8:	d5 04       	cpc	r13, r5
    14ba:	48 f0       	brcs	.+18     	; 0x14ce <__umoddi3+0x5fc>
    14bc:	a2 16       	cp	r10, r18
    14be:	b3 06       	cpc	r11, r19
    14c0:	c4 06       	cpc	r12, r20
    14c2:	d5 06       	cpc	r13, r21
    14c4:	20 f4       	brcc	.+8      	; 0x14ce <__umoddi3+0x5fc>
    14c6:	a2 0c       	add	r10, r2
    14c8:	b3 1c       	adc	r11, r3
    14ca:	c4 1c       	adc	r12, r4
    14cc:	d5 1c       	adc	r13, r5
    14ce:	a2 1a       	sub	r10, r18
    14d0:	b3 0a       	sbc	r11, r19
    14d2:	c4 0a       	sbc	r12, r20
    14d4:	d5 0a       	sbc	r13, r21
    14d6:	c6 01       	movw	r24, r12
    14d8:	b5 01       	movw	r22, r10
    14da:	a4 01       	movw	r20, r8
    14dc:	93 01       	movw	r18, r6
    14de:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    14e2:	7b 01       	movw	r14, r22
    14e4:	8c 01       	movw	r16, r24
    14e6:	c6 01       	movw	r24, r12
    14e8:	b5 01       	movw	r22, r10
    14ea:	a4 01       	movw	r20, r8
    14ec:	93 01       	movw	r18, r6
    14ee:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    14f2:	ca 01       	movw	r24, r20
    14f4:	b9 01       	movw	r22, r18
    14f6:	29 96       	adiw	r28, 0x09	; 9
    14f8:	2c ad       	ldd	r18, Y+60	; 0x3c
    14fa:	3d ad       	ldd	r19, Y+61	; 0x3d
    14fc:	4e ad       	ldd	r20, Y+62	; 0x3e
    14fe:	5f ad       	ldd	r21, Y+63	; 0x3f
    1500:	29 97       	sbiw	r28, 0x09	; 9
    1502:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    1506:	9b 01       	movw	r18, r22
    1508:	ac 01       	movw	r20, r24
    150a:	87 01       	movw	r16, r14
    150c:	ff 24       	eor	r15, r15
    150e:	ee 24       	eor	r14, r14
    1510:	89 a9       	ldd	r24, Y+49	; 0x31
    1512:	9a a9       	ldd	r25, Y+50	; 0x32
    1514:	ab a9       	ldd	r26, Y+51	; 0x33
    1516:	bc a9       	ldd	r27, Y+52	; 0x34
    1518:	a0 70       	andi	r26, 0x00	; 0
    151a:	b0 70       	andi	r27, 0x00	; 0
    151c:	e8 2a       	or	r14, r24
    151e:	f9 2a       	or	r15, r25
    1520:	0a 2b       	or	r16, r26
    1522:	1b 2b       	or	r17, r27
    1524:	e2 16       	cp	r14, r18
    1526:	f3 06       	cpc	r15, r19
    1528:	04 07       	cpc	r16, r20
    152a:	15 07       	cpc	r17, r21
    152c:	90 f4       	brcc	.+36     	; 0x1552 <__umoddi3+0x680>
    152e:	e2 0c       	add	r14, r2
    1530:	f3 1c       	adc	r15, r3
    1532:	04 1d       	adc	r16, r4
    1534:	15 1d       	adc	r17, r5
    1536:	e2 14       	cp	r14, r2
    1538:	f3 04       	cpc	r15, r3
    153a:	04 05       	cpc	r16, r4
    153c:	15 05       	cpc	r17, r5
    153e:	48 f0       	brcs	.+18     	; 0x1552 <__umoddi3+0x680>
    1540:	e2 16       	cp	r14, r18
    1542:	f3 06       	cpc	r15, r19
    1544:	04 07       	cpc	r16, r20
    1546:	15 07       	cpc	r17, r21
    1548:	20 f4       	brcc	.+8      	; 0x1552 <__umoddi3+0x680>
    154a:	e2 0c       	add	r14, r2
    154c:	f3 1c       	adc	r15, r3
    154e:	04 1d       	adc	r16, r4
    1550:	15 1d       	adc	r17, r5
    1552:	e2 1a       	sub	r14, r18
    1554:	f3 0a       	sbc	r15, r19
    1556:	04 0b       	sbc	r16, r20
    1558:	15 0b       	sbc	r17, r21
    155a:	d8 01       	movw	r26, r16
    155c:	c7 01       	movw	r24, r14
    155e:	09 ac       	ldd	r0, Y+57	; 0x39
    1560:	04 c0       	rjmp	.+8      	; 0x156a <__umoddi3+0x698>
    1562:	b6 95       	lsr	r27
    1564:	a7 95       	ror	r26
    1566:	97 95       	ror	r25
    1568:	87 95       	ror	r24
    156a:	0a 94       	dec	r0
    156c:	d2 f7       	brpl	.-12     	; 0x1562 <__umoddi3+0x690>
    156e:	89 8b       	std	Y+17, r24	; 0x11
    1570:	9a 8b       	std	Y+18, r25	; 0x12
    1572:	ab 8b       	std	Y+19, r26	; 0x13
    1574:	bc 8b       	std	Y+20, r27	; 0x14
    1576:	1d 8a       	std	Y+21, r1	; 0x15
    1578:	1e 8a       	std	Y+22, r1	; 0x16
    157a:	1f 8a       	std	Y+23, r1	; 0x17
    157c:	18 8e       	std	Y+24, r1	; 0x18
    157e:	28 2f       	mov	r18, r24
    1580:	3a 89       	ldd	r19, Y+18	; 0x12
    1582:	4b 89       	ldd	r20, Y+19	; 0x13
    1584:	5c 89       	ldd	r21, Y+20	; 0x14
    1586:	6d 89       	ldd	r22, Y+21	; 0x15
    1588:	0c c3       	rjmp	.+1560   	; 0x1ba2 <__umoddi3+0xcd0>
    158a:	6a 14       	cp	r6, r10
    158c:	7b 04       	cpc	r7, r11
    158e:	8c 04       	cpc	r8, r12
    1590:	9d 04       	cpc	r9, r13
    1592:	08 f4       	brcc	.+2      	; 0x1596 <__umoddi3+0x6c4>
    1594:	09 c3       	rjmp	.+1554   	; 0x1ba8 <__umoddi3+0xcd6>
    1596:	00 e0       	ldi	r16, 0x00	; 0
    1598:	a0 16       	cp	r10, r16
    159a:	00 e0       	ldi	r16, 0x00	; 0
    159c:	b0 06       	cpc	r11, r16
    159e:	01 e0       	ldi	r16, 0x01	; 1
    15a0:	c0 06       	cpc	r12, r16
    15a2:	00 e0       	ldi	r16, 0x00	; 0
    15a4:	d0 06       	cpc	r13, r16
    15a6:	88 f4       	brcc	.+34     	; 0x15ca <__umoddi3+0x6f8>
    15a8:	1f ef       	ldi	r17, 0xFF	; 255
    15aa:	a1 16       	cp	r10, r17
    15ac:	b1 04       	cpc	r11, r1
    15ae:	c1 04       	cpc	r12, r1
    15b0:	d1 04       	cpc	r13, r1
    15b2:	39 f0       	breq	.+14     	; 0x15c2 <__umoddi3+0x6f0>
    15b4:	30 f0       	brcs	.+12     	; 0x15c2 <__umoddi3+0x6f0>
    15b6:	28 e0       	ldi	r18, 0x08	; 8
    15b8:	e2 2e       	mov	r14, r18
    15ba:	f1 2c       	mov	r15, r1
    15bc:	01 2d       	mov	r16, r1
    15be:	11 2d       	mov	r17, r1
    15c0:	18 c0       	rjmp	.+48     	; 0x15f2 <__umoddi3+0x720>
    15c2:	ee 24       	eor	r14, r14
    15c4:	ff 24       	eor	r15, r15
    15c6:	87 01       	movw	r16, r14
    15c8:	14 c0       	rjmp	.+40     	; 0x15f2 <__umoddi3+0x720>
    15ca:	40 e0       	ldi	r20, 0x00	; 0
    15cc:	a4 16       	cp	r10, r20
    15ce:	40 e0       	ldi	r20, 0x00	; 0
    15d0:	b4 06       	cpc	r11, r20
    15d2:	40 e0       	ldi	r20, 0x00	; 0
    15d4:	c4 06       	cpc	r12, r20
    15d6:	41 e0       	ldi	r20, 0x01	; 1
    15d8:	d4 06       	cpc	r13, r20
    15da:	30 f0       	brcs	.+12     	; 0x15e8 <__umoddi3+0x716>
    15dc:	98 e1       	ldi	r25, 0x18	; 24
    15de:	e9 2e       	mov	r14, r25
    15e0:	f1 2c       	mov	r15, r1
    15e2:	01 2d       	mov	r16, r1
    15e4:	11 2d       	mov	r17, r1
    15e6:	05 c0       	rjmp	.+10     	; 0x15f2 <__umoddi3+0x720>
    15e8:	80 e1       	ldi	r24, 0x10	; 16
    15ea:	e8 2e       	mov	r14, r24
    15ec:	f1 2c       	mov	r15, r1
    15ee:	01 2d       	mov	r16, r1
    15f0:	11 2d       	mov	r17, r1
    15f2:	d6 01       	movw	r26, r12
    15f4:	c5 01       	movw	r24, r10
    15f6:	0e 2c       	mov	r0, r14
    15f8:	04 c0       	rjmp	.+8      	; 0x1602 <__umoddi3+0x730>
    15fa:	b6 95       	lsr	r27
    15fc:	a7 95       	ror	r26
    15fe:	97 95       	ror	r25
    1600:	87 95       	ror	r24
    1602:	0a 94       	dec	r0
    1604:	d2 f7       	brpl	.-12     	; 0x15fa <__umoddi3+0x728>
    1606:	8a 58       	subi	r24, 0x8A	; 138
    1608:	9f 4f       	sbci	r25, 0xFF	; 255
    160a:	dc 01       	movw	r26, r24
    160c:	2c 91       	ld	r18, X
    160e:	80 e2       	ldi	r24, 0x20	; 32
    1610:	90 e0       	ldi	r25, 0x00	; 0
    1612:	a0 e0       	ldi	r26, 0x00	; 0
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	8e 19       	sub	r24, r14
    1618:	9f 09       	sbc	r25, r15
    161a:	a0 0b       	sbc	r26, r16
    161c:	b1 0b       	sbc	r27, r17
    161e:	82 1b       	sub	r24, r18
    1620:	91 09       	sbc	r25, r1
    1622:	a1 09       	sbc	r26, r1
    1624:	b1 09       	sbc	r27, r1
    1626:	00 97       	sbiw	r24, 0x00	; 0
    1628:	a1 05       	cpc	r26, r1
    162a:	b1 05       	cpc	r27, r1
    162c:	09 f0       	breq	.+2      	; 0x1630 <__umoddi3+0x75e>
    162e:	4f c0       	rjmp	.+158    	; 0x16ce <__umoddi3+0x7fc>
    1630:	a6 14       	cp	r10, r6
    1632:	b7 04       	cpc	r11, r7
    1634:	c8 04       	cpc	r12, r8
    1636:	d9 04       	cpc	r13, r9
    1638:	58 f0       	brcs	.+22     	; 0x1650 <__umoddi3+0x77e>
    163a:	6c 96       	adiw	r28, 0x1c	; 28
    163c:	ec ac       	ldd	r14, Y+60	; 0x3c
    163e:	fd ac       	ldd	r15, Y+61	; 0x3d
    1640:	0e ad       	ldd	r16, Y+62	; 0x3e
    1642:	1f ad       	ldd	r17, Y+63	; 0x3f
    1644:	6c 97       	sbiw	r28, 0x1c	; 28
    1646:	e2 14       	cp	r14, r2
    1648:	f3 04       	cpc	r15, r3
    164a:	04 05       	cpc	r16, r4
    164c:	15 05       	cpc	r17, r5
    164e:	68 f1       	brcs	.+90     	; 0x16aa <__umoddi3+0x7d8>
    1650:	6c 96       	adiw	r28, 0x1c	; 28
    1652:	ec ac       	ldd	r14, Y+60	; 0x3c
    1654:	fd ac       	ldd	r15, Y+61	; 0x3d
    1656:	0e ad       	ldd	r16, Y+62	; 0x3e
    1658:	1f ad       	ldd	r17, Y+63	; 0x3f
    165a:	6c 97       	sbiw	r28, 0x1c	; 28
    165c:	e2 18       	sub	r14, r2
    165e:	f3 08       	sbc	r15, r3
    1660:	04 09       	sbc	r16, r4
    1662:	15 09       	sbc	r17, r5
    1664:	a4 01       	movw	r20, r8
    1666:	93 01       	movw	r18, r6
    1668:	2a 19       	sub	r18, r10
    166a:	3b 09       	sbc	r19, r11
    166c:	4c 09       	sbc	r20, r12
    166e:	5d 09       	sbc	r21, r13
    1670:	aa 24       	eor	r10, r10
    1672:	bb 24       	eor	r11, r11
    1674:	65 01       	movw	r12, r10
    1676:	6c 96       	adiw	r28, 0x1c	; 28
    1678:	6c ad       	ldd	r22, Y+60	; 0x3c
    167a:	7d ad       	ldd	r23, Y+61	; 0x3d
    167c:	8e ad       	ldd	r24, Y+62	; 0x3e
    167e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1680:	6c 97       	sbiw	r28, 0x1c	; 28
    1682:	6e 15       	cp	r22, r14
    1684:	7f 05       	cpc	r23, r15
    1686:	80 07       	cpc	r24, r16
    1688:	91 07       	cpc	r25, r17
    168a:	28 f4       	brcc	.+10     	; 0x1696 <__umoddi3+0x7c4>
    168c:	b1 e0       	ldi	r27, 0x01	; 1
    168e:	ab 2e       	mov	r10, r27
    1690:	b1 2c       	mov	r11, r1
    1692:	c1 2c       	mov	r12, r1
    1694:	d1 2c       	mov	r13, r1
    1696:	da 01       	movw	r26, r20
    1698:	c9 01       	movw	r24, r18
    169a:	8a 19       	sub	r24, r10
    169c:	9b 09       	sbc	r25, r11
    169e:	ac 09       	sbc	r26, r12
    16a0:	bd 09       	sbc	r27, r13
    16a2:	8d ab       	std	Y+53, r24	; 0x35
    16a4:	9e ab       	std	Y+54, r25	; 0x36
    16a6:	af ab       	std	Y+55, r26	; 0x37
    16a8:	b8 af       	std	Y+56, r27	; 0x38
    16aa:	e9 8a       	std	Y+17, r14	; 0x11
    16ac:	fa 8a       	std	Y+18, r15	; 0x12
    16ae:	0b 8b       	std	Y+19, r16	; 0x13
    16b0:	1c 8b       	std	Y+20, r17	; 0x14
    16b2:	6d a8       	ldd	r6, Y+53	; 0x35
    16b4:	7e a8       	ldd	r7, Y+54	; 0x36
    16b6:	8f a8       	ldd	r8, Y+55	; 0x37
    16b8:	98 ac       	ldd	r9, Y+56	; 0x38
    16ba:	6d 8a       	std	Y+21, r6	; 0x15
    16bc:	7e 8a       	std	Y+22, r7	; 0x16
    16be:	8f 8a       	std	Y+23, r8	; 0x17
    16c0:	98 8e       	std	Y+24, r9	; 0x18
    16c2:	2e 2d       	mov	r18, r14
    16c4:	3a 89       	ldd	r19, Y+18	; 0x12
    16c6:	4b 89       	ldd	r20, Y+19	; 0x13
    16c8:	5c 89       	ldd	r21, Y+20	; 0x14
    16ca:	6d a9       	ldd	r22, Y+53	; 0x35
    16cc:	6a c2       	rjmp	.+1236   	; 0x1ba2 <__umoddi3+0xcd0>
    16ce:	67 96       	adiw	r28, 0x17	; 23
    16d0:	8f af       	std	Y+63, r24	; 0x3f
    16d2:	67 97       	sbiw	r28, 0x17	; 23
    16d4:	a6 01       	movw	r20, r12
    16d6:	95 01       	movw	r18, r10
    16d8:	08 2e       	mov	r0, r24
    16da:	04 c0       	rjmp	.+8      	; 0x16e4 <__umoddi3+0x812>
    16dc:	22 0f       	add	r18, r18
    16de:	33 1f       	adc	r19, r19
    16e0:	44 1f       	adc	r20, r20
    16e2:	55 1f       	adc	r21, r21
    16e4:	0a 94       	dec	r0
    16e6:	d2 f7       	brpl	.-12     	; 0x16dc <__umoddi3+0x80a>
    16e8:	a0 e2       	ldi	r26, 0x20	; 32
    16ea:	aa 2e       	mov	r10, r26
    16ec:	a8 1a       	sub	r10, r24
    16ee:	66 96       	adiw	r28, 0x16	; 22
    16f0:	af ae       	std	Y+63, r10	; 0x3f
    16f2:	66 97       	sbiw	r28, 0x16	; 22
    16f4:	d2 01       	movw	r26, r4
    16f6:	c1 01       	movw	r24, r2
    16f8:	04 c0       	rjmp	.+8      	; 0x1702 <__umoddi3+0x830>
    16fa:	b6 95       	lsr	r27
    16fc:	a7 95       	ror	r26
    16fe:	97 95       	ror	r25
    1700:	87 95       	ror	r24
    1702:	aa 94       	dec	r10
    1704:	d2 f7       	brpl	.-12     	; 0x16fa <__umoddi3+0x828>
    1706:	6c 01       	movw	r12, r24
    1708:	7d 01       	movw	r14, r26
    170a:	c2 2a       	or	r12, r18
    170c:	d3 2a       	or	r13, r19
    170e:	e4 2a       	or	r14, r20
    1710:	f5 2a       	or	r15, r21
    1712:	c9 a6       	std	Y+41, r12	; 0x29
    1714:	da a6       	std	Y+42, r13	; 0x2a
    1716:	eb a6       	std	Y+43, r14	; 0x2b
    1718:	fc a6       	std	Y+44, r15	; 0x2c
    171a:	82 01       	movw	r16, r4
    171c:	71 01       	movw	r14, r2
    171e:	67 96       	adiw	r28, 0x17	; 23
    1720:	0f ac       	ldd	r0, Y+63	; 0x3f
    1722:	67 97       	sbiw	r28, 0x17	; 23
    1724:	04 c0       	rjmp	.+8      	; 0x172e <__umoddi3+0x85c>
    1726:	ee 0c       	add	r14, r14
    1728:	ff 1c       	adc	r15, r15
    172a:	00 1f       	adc	r16, r16
    172c:	11 1f       	adc	r17, r17
    172e:	0a 94       	dec	r0
    1730:	d2 f7       	brpl	.-12     	; 0x1726 <__umoddi3+0x854>
    1732:	ed a2       	std	Y+37, r14	; 0x25
    1734:	fe a2       	std	Y+38, r15	; 0x26
    1736:	0f a3       	std	Y+39, r16	; 0x27
    1738:	18 a7       	std	Y+40, r17	; 0x28
    173a:	64 01       	movw	r12, r8
    173c:	53 01       	movw	r10, r6
    173e:	66 96       	adiw	r28, 0x16	; 22
    1740:	0f ac       	ldd	r0, Y+63	; 0x3f
    1742:	66 97       	sbiw	r28, 0x16	; 22
    1744:	04 c0       	rjmp	.+8      	; 0x174e <__umoddi3+0x87c>
    1746:	d6 94       	lsr	r13
    1748:	c7 94       	ror	r12
    174a:	b7 94       	ror	r11
    174c:	a7 94       	ror	r10
    174e:	0a 94       	dec	r0
    1750:	d2 f7       	brpl	.-12     	; 0x1746 <__umoddi3+0x874>
    1752:	a4 01       	movw	r20, r8
    1754:	93 01       	movw	r18, r6
    1756:	67 96       	adiw	r28, 0x17	; 23
    1758:	0f ac       	ldd	r0, Y+63	; 0x3f
    175a:	67 97       	sbiw	r28, 0x17	; 23
    175c:	04 c0       	rjmp	.+8      	; 0x1766 <__umoddi3+0x894>
    175e:	22 0f       	add	r18, r18
    1760:	33 1f       	adc	r19, r19
    1762:	44 1f       	adc	r20, r20
    1764:	55 1f       	adc	r21, r21
    1766:	0a 94       	dec	r0
    1768:	d2 f7       	brpl	.-12     	; 0x175e <__umoddi3+0x88c>
    176a:	6c 96       	adiw	r28, 0x1c	; 28
    176c:	8c ad       	ldd	r24, Y+60	; 0x3c
    176e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1770:	ae ad       	ldd	r26, Y+62	; 0x3e
    1772:	bf ad       	ldd	r27, Y+63	; 0x3f
    1774:	6c 97       	sbiw	r28, 0x1c	; 28
    1776:	66 96       	adiw	r28, 0x16	; 22
    1778:	0f ac       	ldd	r0, Y+63	; 0x3f
    177a:	66 97       	sbiw	r28, 0x16	; 22
    177c:	04 c0       	rjmp	.+8      	; 0x1786 <__umoddi3+0x8b4>
    177e:	b6 95       	lsr	r27
    1780:	a7 95       	ror	r26
    1782:	97 95       	ror	r25
    1784:	87 95       	ror	r24
    1786:	0a 94       	dec	r0
    1788:	d2 f7       	brpl	.-12     	; 0x177e <__umoddi3+0x8ac>
    178a:	3c 01       	movw	r6, r24
    178c:	4d 01       	movw	r8, r26
    178e:	62 2a       	or	r6, r18
    1790:	73 2a       	or	r7, r19
    1792:	84 2a       	or	r8, r20
    1794:	95 2a       	or	r9, r21
    1796:	69 a2       	std	Y+33, r6	; 0x21
    1798:	7a a2       	std	Y+34, r7	; 0x22
    179a:	8b a2       	std	Y+35, r8	; 0x23
    179c:	9c a2       	std	Y+36, r9	; 0x24
    179e:	6c 96       	adiw	r28, 0x1c	; 28
    17a0:	ec ac       	ldd	r14, Y+60	; 0x3c
    17a2:	fd ac       	ldd	r15, Y+61	; 0x3d
    17a4:	0e ad       	ldd	r16, Y+62	; 0x3e
    17a6:	1f ad       	ldd	r17, Y+63	; 0x3f
    17a8:	6c 97       	sbiw	r28, 0x1c	; 28
    17aa:	67 96       	adiw	r28, 0x17	; 23
    17ac:	0f ac       	ldd	r0, Y+63	; 0x3f
    17ae:	67 97       	sbiw	r28, 0x17	; 23
    17b0:	04 c0       	rjmp	.+8      	; 0x17ba <__umoddi3+0x8e8>
    17b2:	ee 0c       	add	r14, r14
    17b4:	ff 1c       	adc	r15, r15
    17b6:	00 1f       	adc	r16, r16
    17b8:	11 1f       	adc	r17, r17
    17ba:	0a 94       	dec	r0
    17bc:	d2 f7       	brpl	.-12     	; 0x17b2 <__umoddi3+0x8e0>
    17be:	ed 8e       	std	Y+29, r14	; 0x1d
    17c0:	fe 8e       	std	Y+30, r15	; 0x1e
    17c2:	0f 8f       	std	Y+31, r16	; 0x1f
    17c4:	18 a3       	std	Y+32, r17	; 0x20
    17c6:	49 a5       	ldd	r20, Y+41	; 0x29
    17c8:	5a a5       	ldd	r21, Y+42	; 0x2a
    17ca:	6b a5       	ldd	r22, Y+43	; 0x2b
    17cc:	7c a5       	ldd	r23, Y+44	; 0x2c
    17ce:	3b 01       	movw	r6, r22
    17d0:	88 24       	eor	r8, r8
    17d2:	99 24       	eor	r9, r9
    17d4:	60 70       	andi	r22, 0x00	; 0
    17d6:	70 70       	andi	r23, 0x00	; 0
    17d8:	2d 96       	adiw	r28, 0x0d	; 13
    17da:	4c af       	std	Y+60, r20	; 0x3c
    17dc:	5d af       	std	Y+61, r21	; 0x3d
    17de:	6e af       	std	Y+62, r22	; 0x3e
    17e0:	7f af       	std	Y+63, r23	; 0x3f
    17e2:	2d 97       	sbiw	r28, 0x0d	; 13
    17e4:	c6 01       	movw	r24, r12
    17e6:	b5 01       	movw	r22, r10
    17e8:	a4 01       	movw	r20, r8
    17ea:	93 01       	movw	r18, r6
    17ec:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    17f0:	7b 01       	movw	r14, r22
    17f2:	8c 01       	movw	r16, r24
    17f4:	c6 01       	movw	r24, r12
    17f6:	b5 01       	movw	r22, r10
    17f8:	a4 01       	movw	r20, r8
    17fa:	93 01       	movw	r18, r6
    17fc:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    1800:	c9 01       	movw	r24, r18
    1802:	da 01       	movw	r26, r20
    1804:	1c 01       	movw	r2, r24
    1806:	2d 01       	movw	r4, r26
    1808:	c2 01       	movw	r24, r4
    180a:	b1 01       	movw	r22, r2
    180c:	2d 96       	adiw	r28, 0x0d	; 13
    180e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1810:	3d ad       	ldd	r19, Y+61	; 0x3d
    1812:	4e ad       	ldd	r20, Y+62	; 0x3e
    1814:	5f ad       	ldd	r21, Y+63	; 0x3f
    1816:	2d 97       	sbiw	r28, 0x0d	; 13
    1818:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    181c:	9b 01       	movw	r18, r22
    181e:	ac 01       	movw	r20, r24
    1820:	87 01       	movw	r16, r14
    1822:	ff 24       	eor	r15, r15
    1824:	ee 24       	eor	r14, r14
    1826:	a9 a0       	ldd	r10, Y+33	; 0x21
    1828:	ba a0       	ldd	r11, Y+34	; 0x22
    182a:	cb a0       	ldd	r12, Y+35	; 0x23
    182c:	dc a0       	ldd	r13, Y+36	; 0x24
    182e:	c6 01       	movw	r24, r12
    1830:	aa 27       	eor	r26, r26
    1832:	bb 27       	eor	r27, r27
    1834:	57 01       	movw	r10, r14
    1836:	68 01       	movw	r12, r16
    1838:	a8 2a       	or	r10, r24
    183a:	b9 2a       	or	r11, r25
    183c:	ca 2a       	or	r12, r26
    183e:	db 2a       	or	r13, r27
    1840:	a2 16       	cp	r10, r18
    1842:	b3 06       	cpc	r11, r19
    1844:	c4 06       	cpc	r12, r20
    1846:	d5 06       	cpc	r13, r21
    1848:	00 f5       	brcc	.+64     	; 0x188a <__umoddi3+0x9b8>
    184a:	08 94       	sec
    184c:	21 08       	sbc	r2, r1
    184e:	31 08       	sbc	r3, r1
    1850:	41 08       	sbc	r4, r1
    1852:	51 08       	sbc	r5, r1
    1854:	e9 a4       	ldd	r14, Y+41	; 0x29
    1856:	fa a4       	ldd	r15, Y+42	; 0x2a
    1858:	0b a5       	ldd	r16, Y+43	; 0x2b
    185a:	1c a5       	ldd	r17, Y+44	; 0x2c
    185c:	ae 0c       	add	r10, r14
    185e:	bf 1c       	adc	r11, r15
    1860:	c0 1e       	adc	r12, r16
    1862:	d1 1e       	adc	r13, r17
    1864:	ae 14       	cp	r10, r14
    1866:	bf 04       	cpc	r11, r15
    1868:	c0 06       	cpc	r12, r16
    186a:	d1 06       	cpc	r13, r17
    186c:	70 f0       	brcs	.+28     	; 0x188a <__umoddi3+0x9b8>
    186e:	a2 16       	cp	r10, r18
    1870:	b3 06       	cpc	r11, r19
    1872:	c4 06       	cpc	r12, r20
    1874:	d5 06       	cpc	r13, r21
    1876:	48 f4       	brcc	.+18     	; 0x188a <__umoddi3+0x9b8>
    1878:	08 94       	sec
    187a:	21 08       	sbc	r2, r1
    187c:	31 08       	sbc	r3, r1
    187e:	41 08       	sbc	r4, r1
    1880:	51 08       	sbc	r5, r1
    1882:	ae 0c       	add	r10, r14
    1884:	bf 1c       	adc	r11, r15
    1886:	c0 1e       	adc	r12, r16
    1888:	d1 1e       	adc	r13, r17
    188a:	a2 1a       	sub	r10, r18
    188c:	b3 0a       	sbc	r11, r19
    188e:	c4 0a       	sbc	r12, r20
    1890:	d5 0a       	sbc	r13, r21
    1892:	c6 01       	movw	r24, r12
    1894:	b5 01       	movw	r22, r10
    1896:	a4 01       	movw	r20, r8
    1898:	93 01       	movw	r18, r6
    189a:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    189e:	7b 01       	movw	r14, r22
    18a0:	8c 01       	movw	r16, r24
    18a2:	c6 01       	movw	r24, r12
    18a4:	b5 01       	movw	r22, r10
    18a6:	a4 01       	movw	r20, r8
    18a8:	93 01       	movw	r18, r6
    18aa:	0e 94 77 32 	call	0x64ee	; 0x64ee <__udivmodsi4>
    18ae:	c9 01       	movw	r24, r18
    18b0:	da 01       	movw	r26, r20
    18b2:	3c 01       	movw	r6, r24
    18b4:	4d 01       	movw	r8, r26
    18b6:	c4 01       	movw	r24, r8
    18b8:	b3 01       	movw	r22, r6
    18ba:	2d 96       	adiw	r28, 0x0d	; 13
    18bc:	2c ad       	ldd	r18, Y+60	; 0x3c
    18be:	3d ad       	ldd	r19, Y+61	; 0x3d
    18c0:	4e ad       	ldd	r20, Y+62	; 0x3e
    18c2:	5f ad       	ldd	r21, Y+63	; 0x3f
    18c4:	2d 97       	sbiw	r28, 0x0d	; 13
    18c6:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    18ca:	9b 01       	movw	r18, r22
    18cc:	ac 01       	movw	r20, r24
    18ce:	87 01       	movw	r16, r14
    18d0:	ff 24       	eor	r15, r15
    18d2:	ee 24       	eor	r14, r14
    18d4:	89 a1       	ldd	r24, Y+33	; 0x21
    18d6:	9a a1       	ldd	r25, Y+34	; 0x22
    18d8:	ab a1       	ldd	r26, Y+35	; 0x23
    18da:	bc a1       	ldd	r27, Y+36	; 0x24
    18dc:	a0 70       	andi	r26, 0x00	; 0
    18de:	b0 70       	andi	r27, 0x00	; 0
    18e0:	57 01       	movw	r10, r14
    18e2:	68 01       	movw	r12, r16
    18e4:	a8 2a       	or	r10, r24
    18e6:	b9 2a       	or	r11, r25
    18e8:	ca 2a       	or	r12, r26
    18ea:	db 2a       	or	r13, r27
    18ec:	a2 16       	cp	r10, r18
    18ee:	b3 06       	cpc	r11, r19
    18f0:	c4 06       	cpc	r12, r20
    18f2:	d5 06       	cpc	r13, r21
    18f4:	00 f5       	brcc	.+64     	; 0x1936 <__umoddi3+0xa64>
    18f6:	08 94       	sec
    18f8:	61 08       	sbc	r6, r1
    18fa:	71 08       	sbc	r7, r1
    18fc:	81 08       	sbc	r8, r1
    18fe:	91 08       	sbc	r9, r1
    1900:	69 a5       	ldd	r22, Y+41	; 0x29
    1902:	7a a5       	ldd	r23, Y+42	; 0x2a
    1904:	8b a5       	ldd	r24, Y+43	; 0x2b
    1906:	9c a5       	ldd	r25, Y+44	; 0x2c
    1908:	a6 0e       	add	r10, r22
    190a:	b7 1e       	adc	r11, r23
    190c:	c8 1e       	adc	r12, r24
    190e:	d9 1e       	adc	r13, r25
    1910:	a6 16       	cp	r10, r22
    1912:	b7 06       	cpc	r11, r23
    1914:	c8 06       	cpc	r12, r24
    1916:	d9 06       	cpc	r13, r25
    1918:	70 f0       	brcs	.+28     	; 0x1936 <__umoddi3+0xa64>
    191a:	a2 16       	cp	r10, r18
    191c:	b3 06       	cpc	r11, r19
    191e:	c4 06       	cpc	r12, r20
    1920:	d5 06       	cpc	r13, r21
    1922:	48 f4       	brcc	.+18     	; 0x1936 <__umoddi3+0xa64>
    1924:	08 94       	sec
    1926:	61 08       	sbc	r6, r1
    1928:	71 08       	sbc	r7, r1
    192a:	81 08       	sbc	r8, r1
    192c:	91 08       	sbc	r9, r1
    192e:	a6 0e       	add	r10, r22
    1930:	b7 1e       	adc	r11, r23
    1932:	c8 1e       	adc	r12, r24
    1934:	d9 1e       	adc	r13, r25
    1936:	d6 01       	movw	r26, r12
    1938:	c5 01       	movw	r24, r10
    193a:	82 1b       	sub	r24, r18
    193c:	93 0b       	sbc	r25, r19
    193e:	a4 0b       	sbc	r26, r20
    1940:	b5 0b       	sbc	r27, r21
    1942:	89 8f       	std	Y+25, r24	; 0x19
    1944:	9a 8f       	std	Y+26, r25	; 0x1a
    1946:	ab 8f       	std	Y+27, r26	; 0x1b
    1948:	bc 8f       	std	Y+28, r27	; 0x1c
    194a:	d1 01       	movw	r26, r2
    194c:	99 27       	eor	r25, r25
    194e:	88 27       	eor	r24, r24
    1950:	84 01       	movw	r16, r8
    1952:	73 01       	movw	r14, r6
    1954:	e8 2a       	or	r14, r24
    1956:	f9 2a       	or	r15, r25
    1958:	0a 2b       	or	r16, r26
    195a:	1b 2b       	or	r17, r27
    195c:	4f ef       	ldi	r20, 0xFF	; 255
    195e:	a4 2e       	mov	r10, r20
    1960:	4f ef       	ldi	r20, 0xFF	; 255
    1962:	b4 2e       	mov	r11, r20
    1964:	c1 2c       	mov	r12, r1
    1966:	d1 2c       	mov	r13, r1
    1968:	ae 20       	and	r10, r14
    196a:	bf 20       	and	r11, r15
    196c:	c0 22       	and	r12, r16
    196e:	d1 22       	and	r13, r17
    1970:	78 01       	movw	r14, r16
    1972:	00 27       	eor	r16, r16
    1974:	11 27       	eor	r17, r17
    1976:	6d a0       	ldd	r6, Y+37	; 0x25
    1978:	7e a0       	ldd	r7, Y+38	; 0x26
    197a:	8f a0       	ldd	r8, Y+39	; 0x27
    197c:	98 a4       	ldd	r9, Y+40	; 0x28
    197e:	4f ef       	ldi	r20, 0xFF	; 255
    1980:	5f ef       	ldi	r21, 0xFF	; 255
    1982:	60 e0       	ldi	r22, 0x00	; 0
    1984:	70 e0       	ldi	r23, 0x00	; 0
    1986:	64 22       	and	r6, r20
    1988:	75 22       	and	r7, r21
    198a:	86 22       	and	r8, r22
    198c:	97 22       	and	r9, r23
    198e:	8d a1       	ldd	r24, Y+37	; 0x25
    1990:	9e a1       	ldd	r25, Y+38	; 0x26
    1992:	af a1       	ldd	r26, Y+39	; 0x27
    1994:	b8 a5       	ldd	r27, Y+40	; 0x28
    1996:	bd 01       	movw	r22, r26
    1998:	88 27       	eor	r24, r24
    199a:	99 27       	eor	r25, r25
    199c:	65 96       	adiw	r28, 0x15	; 21
    199e:	6c af       	std	Y+60, r22	; 0x3c
    19a0:	7d af       	std	Y+61, r23	; 0x3d
    19a2:	8e af       	std	Y+62, r24	; 0x3e
    19a4:	9f af       	std	Y+63, r25	; 0x3f
    19a6:	65 97       	sbiw	r28, 0x15	; 21
    19a8:	c6 01       	movw	r24, r12
    19aa:	b5 01       	movw	r22, r10
    19ac:	a4 01       	movw	r20, r8
    19ae:	93 01       	movw	r18, r6
    19b0:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    19b4:	61 96       	adiw	r28, 0x11	; 17
    19b6:	6c af       	std	Y+60, r22	; 0x3c
    19b8:	7d af       	std	Y+61, r23	; 0x3d
    19ba:	8e af       	std	Y+62, r24	; 0x3e
    19bc:	9f af       	std	Y+63, r25	; 0x3f
    19be:	61 97       	sbiw	r28, 0x11	; 17
    19c0:	c6 01       	movw	r24, r12
    19c2:	b5 01       	movw	r22, r10
    19c4:	65 96       	adiw	r28, 0x15	; 21
    19c6:	2c ad       	ldd	r18, Y+60	; 0x3c
    19c8:	3d ad       	ldd	r19, Y+61	; 0x3d
    19ca:	4e ad       	ldd	r20, Y+62	; 0x3e
    19cc:	5f ad       	ldd	r21, Y+63	; 0x3f
    19ce:	65 97       	sbiw	r28, 0x15	; 21
    19d0:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    19d4:	1b 01       	movw	r2, r22
    19d6:	2c 01       	movw	r4, r24
    19d8:	c8 01       	movw	r24, r16
    19da:	b7 01       	movw	r22, r14
    19dc:	a4 01       	movw	r20, r8
    19de:	93 01       	movw	r18, r6
    19e0:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    19e4:	5b 01       	movw	r10, r22
    19e6:	6c 01       	movw	r12, r24
    19e8:	c8 01       	movw	r24, r16
    19ea:	b7 01       	movw	r22, r14
    19ec:	65 96       	adiw	r28, 0x15	; 21
    19ee:	2c ad       	ldd	r18, Y+60	; 0x3c
    19f0:	3d ad       	ldd	r19, Y+61	; 0x3d
    19f2:	4e ad       	ldd	r20, Y+62	; 0x3e
    19f4:	5f ad       	ldd	r21, Y+63	; 0x3f
    19f6:	65 97       	sbiw	r28, 0x15	; 21
    19f8:	0e 94 58 32 	call	0x64b0	; 0x64b0 <__mulsi3>
    19fc:	7b 01       	movw	r14, r22
    19fe:	8c 01       	movw	r16, r24
    1a00:	a6 01       	movw	r20, r12
    1a02:	95 01       	movw	r18, r10
    1a04:	22 0d       	add	r18, r2
    1a06:	33 1d       	adc	r19, r3
    1a08:	44 1d       	adc	r20, r4
    1a0a:	55 1d       	adc	r21, r5
    1a0c:	61 96       	adiw	r28, 0x11	; 17
    1a0e:	6c ac       	ldd	r6, Y+60	; 0x3c
    1a10:	7d ac       	ldd	r7, Y+61	; 0x3d
    1a12:	8e ac       	ldd	r8, Y+62	; 0x3e
    1a14:	9f ac       	ldd	r9, Y+63	; 0x3f
    1a16:	61 97       	sbiw	r28, 0x11	; 17
    1a18:	c4 01       	movw	r24, r8
    1a1a:	aa 27       	eor	r26, r26
    1a1c:	bb 27       	eor	r27, r27
    1a1e:	28 0f       	add	r18, r24
    1a20:	39 1f       	adc	r19, r25
    1a22:	4a 1f       	adc	r20, r26
    1a24:	5b 1f       	adc	r21, r27
    1a26:	2a 15       	cp	r18, r10
    1a28:	3b 05       	cpc	r19, r11
    1a2a:	4c 05       	cpc	r20, r12
    1a2c:	5d 05       	cpc	r21, r13
    1a2e:	48 f4       	brcc	.+18     	; 0x1a42 <__umoddi3+0xb70>
    1a30:	81 2c       	mov	r8, r1
    1a32:	91 2c       	mov	r9, r1
    1a34:	e1 e0       	ldi	r30, 0x01	; 1
    1a36:	ae 2e       	mov	r10, r30
    1a38:	b1 2c       	mov	r11, r1
    1a3a:	e8 0c       	add	r14, r8
    1a3c:	f9 1c       	adc	r15, r9
    1a3e:	0a 1d       	adc	r16, r10
    1a40:	1b 1d       	adc	r17, r11
    1a42:	ca 01       	movw	r24, r20
    1a44:	aa 27       	eor	r26, r26
    1a46:	bb 27       	eor	r27, r27
    1a48:	57 01       	movw	r10, r14
    1a4a:	68 01       	movw	r12, r16
    1a4c:	a8 0e       	add	r10, r24
    1a4e:	b9 1e       	adc	r11, r25
    1a50:	ca 1e       	adc	r12, r26
    1a52:	db 1e       	adc	r13, r27
    1a54:	a9 01       	movw	r20, r18
    1a56:	33 27       	eor	r19, r19
    1a58:	22 27       	eor	r18, r18
    1a5a:	61 96       	adiw	r28, 0x11	; 17
    1a5c:	8c ad       	ldd	r24, Y+60	; 0x3c
    1a5e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1a60:	ae ad       	ldd	r26, Y+62	; 0x3e
    1a62:	bf ad       	ldd	r27, Y+63	; 0x3f
    1a64:	61 97       	sbiw	r28, 0x11	; 17
    1a66:	a0 70       	andi	r26, 0x00	; 0
    1a68:	b0 70       	andi	r27, 0x00	; 0
    1a6a:	28 0f       	add	r18, r24
    1a6c:	39 1f       	adc	r19, r25
    1a6e:	4a 1f       	adc	r20, r26
    1a70:	5b 1f       	adc	r21, r27
    1a72:	e9 8c       	ldd	r14, Y+25	; 0x19
    1a74:	fa 8c       	ldd	r15, Y+26	; 0x1a
    1a76:	0b 8d       	ldd	r16, Y+27	; 0x1b
    1a78:	1c 8d       	ldd	r17, Y+28	; 0x1c
    1a7a:	ea 14       	cp	r14, r10
    1a7c:	fb 04       	cpc	r15, r11
    1a7e:	0c 05       	cpc	r16, r12
    1a80:	1d 05       	cpc	r17, r13
    1a82:	70 f0       	brcs	.+28     	; 0x1aa0 <__umoddi3+0xbce>
    1a84:	ae 14       	cp	r10, r14
    1a86:	bf 04       	cpc	r11, r15
    1a88:	c0 06       	cpc	r12, r16
    1a8a:	d1 06       	cpc	r13, r17
    1a8c:	69 f5       	brne	.+90     	; 0x1ae8 <__umoddi3+0xc16>
    1a8e:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1a90:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1a92:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a94:	98 a1       	ldd	r25, Y+32	; 0x20
    1a96:	62 17       	cp	r22, r18
    1a98:	73 07       	cpc	r23, r19
    1a9a:	84 07       	cpc	r24, r20
    1a9c:	95 07       	cpc	r25, r21
    1a9e:	20 f5       	brcc	.+72     	; 0x1ae8 <__umoddi3+0xc16>
    1aa0:	da 01       	movw	r26, r20
    1aa2:	c9 01       	movw	r24, r18
    1aa4:	6d a0       	ldd	r6, Y+37	; 0x25
    1aa6:	7e a0       	ldd	r7, Y+38	; 0x26
    1aa8:	8f a0       	ldd	r8, Y+39	; 0x27
    1aaa:	98 a4       	ldd	r9, Y+40	; 0x28
    1aac:	86 19       	sub	r24, r6
    1aae:	97 09       	sbc	r25, r7
    1ab0:	a8 09       	sbc	r26, r8
    1ab2:	b9 09       	sbc	r27, r9
    1ab4:	e9 a4       	ldd	r14, Y+41	; 0x29
    1ab6:	fa a4       	ldd	r15, Y+42	; 0x2a
    1ab8:	0b a5       	ldd	r16, Y+43	; 0x2b
    1aba:	1c a5       	ldd	r17, Y+44	; 0x2c
    1abc:	ae 18       	sub	r10, r14
    1abe:	bf 08       	sbc	r11, r15
    1ac0:	c0 0a       	sbc	r12, r16
    1ac2:	d1 0a       	sbc	r13, r17
    1ac4:	ee 24       	eor	r14, r14
    1ac6:	ff 24       	eor	r15, r15
    1ac8:	87 01       	movw	r16, r14
    1aca:	28 17       	cp	r18, r24
    1acc:	39 07       	cpc	r19, r25
    1ace:	4a 07       	cpc	r20, r26
    1ad0:	5b 07       	cpc	r21, r27
    1ad2:	28 f4       	brcc	.+10     	; 0x1ade <__umoddi3+0xc0c>
    1ad4:	21 e0       	ldi	r18, 0x01	; 1
    1ad6:	e2 2e       	mov	r14, r18
    1ad8:	f1 2c       	mov	r15, r1
    1ada:	01 2d       	mov	r16, r1
    1adc:	11 2d       	mov	r17, r1
    1ade:	ae 18       	sub	r10, r14
    1ae0:	bf 08       	sbc	r11, r15
    1ae2:	c0 0a       	sbc	r12, r16
    1ae4:	d1 0a       	sbc	r13, r17
    1ae6:	02 c0       	rjmp	.+4      	; 0x1aec <__umoddi3+0xc1a>
    1ae8:	da 01       	movw	r26, r20
    1aea:	c9 01       	movw	r24, r18
    1aec:	6d 8c       	ldd	r6, Y+29	; 0x1d
    1aee:	7e 8c       	ldd	r7, Y+30	; 0x1e
    1af0:	8f 8c       	ldd	r8, Y+31	; 0x1f
    1af2:	98 a0       	ldd	r9, Y+32	; 0x20
    1af4:	68 1a       	sub	r6, r24
    1af6:	79 0a       	sbc	r7, r25
    1af8:	8a 0a       	sbc	r8, r26
    1afa:	9b 0a       	sbc	r9, r27
    1afc:	49 8d       	ldd	r20, Y+25	; 0x19
    1afe:	5a 8d       	ldd	r21, Y+26	; 0x1a
    1b00:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1b02:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1b04:	4a 19       	sub	r20, r10
    1b06:	5b 09       	sbc	r21, r11
    1b08:	6c 09       	sbc	r22, r12
    1b0a:	7d 09       	sbc	r23, r13
    1b0c:	5a 01       	movw	r10, r20
    1b0e:	6b 01       	movw	r12, r22
    1b10:	22 24       	eor	r2, r2
    1b12:	33 24       	eor	r3, r3
    1b14:	21 01       	movw	r4, r2
    1b16:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1b18:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1b1a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1b1c:	98 a1       	ldd	r25, Y+32	; 0x20
    1b1e:	66 15       	cp	r22, r6
    1b20:	77 05       	cpc	r23, r7
    1b22:	88 05       	cpc	r24, r8
    1b24:	99 05       	cpc	r25, r9
    1b26:	28 f4       	brcc	.+10     	; 0x1b32 <__umoddi3+0xc60>
    1b28:	81 e0       	ldi	r24, 0x01	; 1
    1b2a:	28 2e       	mov	r2, r24
    1b2c:	31 2c       	mov	r3, r1
    1b2e:	41 2c       	mov	r4, r1
    1b30:	51 2c       	mov	r5, r1
    1b32:	86 01       	movw	r16, r12
    1b34:	75 01       	movw	r14, r10
    1b36:	e2 18       	sub	r14, r2
    1b38:	f3 08       	sbc	r15, r3
    1b3a:	04 09       	sbc	r16, r4
    1b3c:	15 09       	sbc	r17, r5
    1b3e:	a8 01       	movw	r20, r16
    1b40:	97 01       	movw	r18, r14
    1b42:	66 96       	adiw	r28, 0x16	; 22
    1b44:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b46:	66 97       	sbiw	r28, 0x16	; 22
    1b48:	04 c0       	rjmp	.+8      	; 0x1b52 <__umoddi3+0xc80>
    1b4a:	22 0f       	add	r18, r18
    1b4c:	33 1f       	adc	r19, r19
    1b4e:	44 1f       	adc	r20, r20
    1b50:	55 1f       	adc	r21, r21
    1b52:	0a 94       	dec	r0
    1b54:	d2 f7       	brpl	.-12     	; 0x1b4a <__umoddi3+0xc78>
    1b56:	d4 01       	movw	r26, r8
    1b58:	c3 01       	movw	r24, r6
    1b5a:	67 96       	adiw	r28, 0x17	; 23
    1b5c:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b5e:	67 97       	sbiw	r28, 0x17	; 23
    1b60:	04 c0       	rjmp	.+8      	; 0x1b6a <__umoddi3+0xc98>
    1b62:	b6 95       	lsr	r27
    1b64:	a7 95       	ror	r26
    1b66:	97 95       	ror	r25
    1b68:	87 95       	ror	r24
    1b6a:	0a 94       	dec	r0
    1b6c:	d2 f7       	brpl	.-12     	; 0x1b62 <__umoddi3+0xc90>
    1b6e:	28 2b       	or	r18, r24
    1b70:	39 2b       	or	r19, r25
    1b72:	4a 2b       	or	r20, r26
    1b74:	5b 2b       	or	r21, r27
    1b76:	29 8b       	std	Y+17, r18	; 0x11
    1b78:	3a 8b       	std	Y+18, r19	; 0x12
    1b7a:	4b 8b       	std	Y+19, r20	; 0x13
    1b7c:	5c 8b       	std	Y+20, r21	; 0x14
    1b7e:	67 96       	adiw	r28, 0x17	; 23
    1b80:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b82:	67 97       	sbiw	r28, 0x17	; 23
    1b84:	04 c0       	rjmp	.+8      	; 0x1b8e <__umoddi3+0xcbc>
    1b86:	16 95       	lsr	r17
    1b88:	07 95       	ror	r16
    1b8a:	f7 94       	ror	r15
    1b8c:	e7 94       	ror	r14
    1b8e:	0a 94       	dec	r0
    1b90:	d2 f7       	brpl	.-12     	; 0x1b86 <__umoddi3+0xcb4>
    1b92:	ed 8a       	std	Y+21, r14	; 0x15
    1b94:	fe 8a       	std	Y+22, r15	; 0x16
    1b96:	0f 8b       	std	Y+23, r16	; 0x17
    1b98:	18 8f       	std	Y+24, r17	; 0x18
    1b9a:	3a 89       	ldd	r19, Y+18	; 0x12
    1b9c:	4b 89       	ldd	r20, Y+19	; 0x13
    1b9e:	5c 89       	ldd	r21, Y+20	; 0x14
    1ba0:	6e 2d       	mov	r22, r14
    1ba2:	7e 89       	ldd	r23, Y+22	; 0x16
    1ba4:	8f 89       	ldd	r24, Y+23	; 0x17
    1ba6:	98 8d       	ldd	r25, Y+24	; 0x18
    1ba8:	c5 5a       	subi	r28, 0xA5	; 165
    1baa:	df 4f       	sbci	r29, 0xFF	; 255
    1bac:	e2 e1       	ldi	r30, 0x12	; 18
    1bae:	0c 94 b5 32 	jmp	0x656a	; 0x656a <__epilogue_restores__>

00001bb2 <_fpadd_parts>:
    1bb2:	a0 e0       	ldi	r26, 0x00	; 0
    1bb4:	b0 e0       	ldi	r27, 0x00	; 0
    1bb6:	ef ed       	ldi	r30, 0xDF	; 223
    1bb8:	fd e0       	ldi	r31, 0x0D	; 13
    1bba:	0c 94 99 32 	jmp	0x6532	; 0x6532 <__prologue_saves__>
    1bbe:	dc 01       	movw	r26, r24
    1bc0:	2b 01       	movw	r4, r22
    1bc2:	fa 01       	movw	r30, r20
    1bc4:	9c 91       	ld	r25, X
    1bc6:	92 30       	cpi	r25, 0x02	; 2
    1bc8:	08 f4       	brcc	.+2      	; 0x1bcc <_fpadd_parts+0x1a>
    1bca:	39 c1       	rjmp	.+626    	; 0x1e3e <_fpadd_parts+0x28c>
    1bcc:	eb 01       	movw	r28, r22
    1bce:	88 81       	ld	r24, Y
    1bd0:	82 30       	cpi	r24, 0x02	; 2
    1bd2:	08 f4       	brcc	.+2      	; 0x1bd6 <_fpadd_parts+0x24>
    1bd4:	33 c1       	rjmp	.+614    	; 0x1e3c <_fpadd_parts+0x28a>
    1bd6:	94 30       	cpi	r25, 0x04	; 4
    1bd8:	69 f4       	brne	.+26     	; 0x1bf4 <_fpadd_parts+0x42>
    1bda:	84 30       	cpi	r24, 0x04	; 4
    1bdc:	09 f0       	breq	.+2      	; 0x1be0 <_fpadd_parts+0x2e>
    1bde:	2f c1       	rjmp	.+606    	; 0x1e3e <_fpadd_parts+0x28c>
    1be0:	11 96       	adiw	r26, 0x01	; 1
    1be2:	9c 91       	ld	r25, X
    1be4:	11 97       	sbiw	r26, 0x01	; 1
    1be6:	89 81       	ldd	r24, Y+1	; 0x01
    1be8:	98 17       	cp	r25, r24
    1bea:	09 f4       	brne	.+2      	; 0x1bee <_fpadd_parts+0x3c>
    1bec:	28 c1       	rjmp	.+592    	; 0x1e3e <_fpadd_parts+0x28c>
    1bee:	ae e6       	ldi	r26, 0x6E	; 110
    1bf0:	b0 e0       	ldi	r27, 0x00	; 0
    1bf2:	25 c1       	rjmp	.+586    	; 0x1e3e <_fpadd_parts+0x28c>
    1bf4:	84 30       	cpi	r24, 0x04	; 4
    1bf6:	09 f4       	brne	.+2      	; 0x1bfa <_fpadd_parts+0x48>
    1bf8:	21 c1       	rjmp	.+578    	; 0x1e3c <_fpadd_parts+0x28a>
    1bfa:	82 30       	cpi	r24, 0x02	; 2
    1bfc:	a9 f4       	brne	.+42     	; 0x1c28 <_fpadd_parts+0x76>
    1bfe:	92 30       	cpi	r25, 0x02	; 2
    1c00:	09 f0       	breq	.+2      	; 0x1c04 <_fpadd_parts+0x52>
    1c02:	1d c1       	rjmp	.+570    	; 0x1e3e <_fpadd_parts+0x28c>
    1c04:	9a 01       	movw	r18, r20
    1c06:	ad 01       	movw	r20, r26
    1c08:	88 e0       	ldi	r24, 0x08	; 8
    1c0a:	ea 01       	movw	r28, r20
    1c0c:	09 90       	ld	r0, Y+
    1c0e:	ae 01       	movw	r20, r28
    1c10:	e9 01       	movw	r28, r18
    1c12:	09 92       	st	Y+, r0
    1c14:	9e 01       	movw	r18, r28
    1c16:	81 50       	subi	r24, 0x01	; 1
    1c18:	c1 f7       	brne	.-16     	; 0x1c0a <_fpadd_parts+0x58>
    1c1a:	e2 01       	movw	r28, r4
    1c1c:	89 81       	ldd	r24, Y+1	; 0x01
    1c1e:	11 96       	adiw	r26, 0x01	; 1
    1c20:	9c 91       	ld	r25, X
    1c22:	89 23       	and	r24, r25
    1c24:	81 83       	std	Z+1, r24	; 0x01
    1c26:	08 c1       	rjmp	.+528    	; 0x1e38 <_fpadd_parts+0x286>
    1c28:	92 30       	cpi	r25, 0x02	; 2
    1c2a:	09 f4       	brne	.+2      	; 0x1c2e <_fpadd_parts+0x7c>
    1c2c:	07 c1       	rjmp	.+526    	; 0x1e3c <_fpadd_parts+0x28a>
    1c2e:	12 96       	adiw	r26, 0x02	; 2
    1c30:	2d 90       	ld	r2, X+
    1c32:	3c 90       	ld	r3, X
    1c34:	13 97       	sbiw	r26, 0x03	; 3
    1c36:	eb 01       	movw	r28, r22
    1c38:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3a:	9b 81       	ldd	r25, Y+3	; 0x03
    1c3c:	14 96       	adiw	r26, 0x04	; 4
    1c3e:	ad 90       	ld	r10, X+
    1c40:	bd 90       	ld	r11, X+
    1c42:	cd 90       	ld	r12, X+
    1c44:	dc 90       	ld	r13, X
    1c46:	17 97       	sbiw	r26, 0x07	; 7
    1c48:	ec 80       	ldd	r14, Y+4	; 0x04
    1c4a:	fd 80       	ldd	r15, Y+5	; 0x05
    1c4c:	0e 81       	ldd	r16, Y+6	; 0x06
    1c4e:	1f 81       	ldd	r17, Y+7	; 0x07
    1c50:	91 01       	movw	r18, r2
    1c52:	28 1b       	sub	r18, r24
    1c54:	39 0b       	sbc	r19, r25
    1c56:	b9 01       	movw	r22, r18
    1c58:	37 ff       	sbrs	r19, 7
    1c5a:	04 c0       	rjmp	.+8      	; 0x1c64 <_fpadd_parts+0xb2>
    1c5c:	66 27       	eor	r22, r22
    1c5e:	77 27       	eor	r23, r23
    1c60:	62 1b       	sub	r22, r18
    1c62:	73 0b       	sbc	r23, r19
    1c64:	60 32       	cpi	r22, 0x20	; 32
    1c66:	71 05       	cpc	r23, r1
    1c68:	0c f0       	brlt	.+2      	; 0x1c6c <_fpadd_parts+0xba>
    1c6a:	61 c0       	rjmp	.+194    	; 0x1d2e <_fpadd_parts+0x17c>
    1c6c:	12 16       	cp	r1, r18
    1c6e:	13 06       	cpc	r1, r19
    1c70:	6c f5       	brge	.+90     	; 0x1ccc <_fpadd_parts+0x11a>
    1c72:	37 01       	movw	r6, r14
    1c74:	48 01       	movw	r8, r16
    1c76:	06 2e       	mov	r0, r22
    1c78:	04 c0       	rjmp	.+8      	; 0x1c82 <_fpadd_parts+0xd0>
    1c7a:	96 94       	lsr	r9
    1c7c:	87 94       	ror	r8
    1c7e:	77 94       	ror	r7
    1c80:	67 94       	ror	r6
    1c82:	0a 94       	dec	r0
    1c84:	d2 f7       	brpl	.-12     	; 0x1c7a <_fpadd_parts+0xc8>
    1c86:	21 e0       	ldi	r18, 0x01	; 1
    1c88:	30 e0       	ldi	r19, 0x00	; 0
    1c8a:	40 e0       	ldi	r20, 0x00	; 0
    1c8c:	50 e0       	ldi	r21, 0x00	; 0
    1c8e:	04 c0       	rjmp	.+8      	; 0x1c98 <_fpadd_parts+0xe6>
    1c90:	22 0f       	add	r18, r18
    1c92:	33 1f       	adc	r19, r19
    1c94:	44 1f       	adc	r20, r20
    1c96:	55 1f       	adc	r21, r21
    1c98:	6a 95       	dec	r22
    1c9a:	d2 f7       	brpl	.-12     	; 0x1c90 <_fpadd_parts+0xde>
    1c9c:	21 50       	subi	r18, 0x01	; 1
    1c9e:	30 40       	sbci	r19, 0x00	; 0
    1ca0:	40 40       	sbci	r20, 0x00	; 0
    1ca2:	50 40       	sbci	r21, 0x00	; 0
    1ca4:	2e 21       	and	r18, r14
    1ca6:	3f 21       	and	r19, r15
    1ca8:	40 23       	and	r20, r16
    1caa:	51 23       	and	r21, r17
    1cac:	21 15       	cp	r18, r1
    1cae:	31 05       	cpc	r19, r1
    1cb0:	41 05       	cpc	r20, r1
    1cb2:	51 05       	cpc	r21, r1
    1cb4:	21 f0       	breq	.+8      	; 0x1cbe <_fpadd_parts+0x10c>
    1cb6:	21 e0       	ldi	r18, 0x01	; 1
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	40 e0       	ldi	r20, 0x00	; 0
    1cbc:	50 e0       	ldi	r21, 0x00	; 0
    1cbe:	79 01       	movw	r14, r18
    1cc0:	8a 01       	movw	r16, r20
    1cc2:	e6 28       	or	r14, r6
    1cc4:	f7 28       	or	r15, r7
    1cc6:	08 29       	or	r16, r8
    1cc8:	19 29       	or	r17, r9
    1cca:	3c c0       	rjmp	.+120    	; 0x1d44 <_fpadd_parts+0x192>
    1ccc:	23 2b       	or	r18, r19
    1cce:	d1 f1       	breq	.+116    	; 0x1d44 <_fpadd_parts+0x192>
    1cd0:	26 0e       	add	r2, r22
    1cd2:	37 1e       	adc	r3, r23
    1cd4:	35 01       	movw	r6, r10
    1cd6:	46 01       	movw	r8, r12
    1cd8:	06 2e       	mov	r0, r22
    1cda:	04 c0       	rjmp	.+8      	; 0x1ce4 <_fpadd_parts+0x132>
    1cdc:	96 94       	lsr	r9
    1cde:	87 94       	ror	r8
    1ce0:	77 94       	ror	r7
    1ce2:	67 94       	ror	r6
    1ce4:	0a 94       	dec	r0
    1ce6:	d2 f7       	brpl	.-12     	; 0x1cdc <_fpadd_parts+0x12a>
    1ce8:	21 e0       	ldi	r18, 0x01	; 1
    1cea:	30 e0       	ldi	r19, 0x00	; 0
    1cec:	40 e0       	ldi	r20, 0x00	; 0
    1cee:	50 e0       	ldi	r21, 0x00	; 0
    1cf0:	04 c0       	rjmp	.+8      	; 0x1cfa <_fpadd_parts+0x148>
    1cf2:	22 0f       	add	r18, r18
    1cf4:	33 1f       	adc	r19, r19
    1cf6:	44 1f       	adc	r20, r20
    1cf8:	55 1f       	adc	r21, r21
    1cfa:	6a 95       	dec	r22
    1cfc:	d2 f7       	brpl	.-12     	; 0x1cf2 <_fpadd_parts+0x140>
    1cfe:	21 50       	subi	r18, 0x01	; 1
    1d00:	30 40       	sbci	r19, 0x00	; 0
    1d02:	40 40       	sbci	r20, 0x00	; 0
    1d04:	50 40       	sbci	r21, 0x00	; 0
    1d06:	2a 21       	and	r18, r10
    1d08:	3b 21       	and	r19, r11
    1d0a:	4c 21       	and	r20, r12
    1d0c:	5d 21       	and	r21, r13
    1d0e:	21 15       	cp	r18, r1
    1d10:	31 05       	cpc	r19, r1
    1d12:	41 05       	cpc	r20, r1
    1d14:	51 05       	cpc	r21, r1
    1d16:	21 f0       	breq	.+8      	; 0x1d20 <_fpadd_parts+0x16e>
    1d18:	21 e0       	ldi	r18, 0x01	; 1
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	40 e0       	ldi	r20, 0x00	; 0
    1d1e:	50 e0       	ldi	r21, 0x00	; 0
    1d20:	59 01       	movw	r10, r18
    1d22:	6a 01       	movw	r12, r20
    1d24:	a6 28       	or	r10, r6
    1d26:	b7 28       	or	r11, r7
    1d28:	c8 28       	or	r12, r8
    1d2a:	d9 28       	or	r13, r9
    1d2c:	0b c0       	rjmp	.+22     	; 0x1d44 <_fpadd_parts+0x192>
    1d2e:	82 15       	cp	r24, r2
    1d30:	93 05       	cpc	r25, r3
    1d32:	2c f0       	brlt	.+10     	; 0x1d3e <_fpadd_parts+0x18c>
    1d34:	1c 01       	movw	r2, r24
    1d36:	aa 24       	eor	r10, r10
    1d38:	bb 24       	eor	r11, r11
    1d3a:	65 01       	movw	r12, r10
    1d3c:	03 c0       	rjmp	.+6      	; 0x1d44 <_fpadd_parts+0x192>
    1d3e:	ee 24       	eor	r14, r14
    1d40:	ff 24       	eor	r15, r15
    1d42:	87 01       	movw	r16, r14
    1d44:	11 96       	adiw	r26, 0x01	; 1
    1d46:	9c 91       	ld	r25, X
    1d48:	d2 01       	movw	r26, r4
    1d4a:	11 96       	adiw	r26, 0x01	; 1
    1d4c:	8c 91       	ld	r24, X
    1d4e:	98 17       	cp	r25, r24
    1d50:	09 f4       	brne	.+2      	; 0x1d54 <_fpadd_parts+0x1a2>
    1d52:	45 c0       	rjmp	.+138    	; 0x1dde <_fpadd_parts+0x22c>
    1d54:	99 23       	and	r25, r25
    1d56:	39 f0       	breq	.+14     	; 0x1d66 <_fpadd_parts+0x1b4>
    1d58:	a8 01       	movw	r20, r16
    1d5a:	97 01       	movw	r18, r14
    1d5c:	2a 19       	sub	r18, r10
    1d5e:	3b 09       	sbc	r19, r11
    1d60:	4c 09       	sbc	r20, r12
    1d62:	5d 09       	sbc	r21, r13
    1d64:	06 c0       	rjmp	.+12     	; 0x1d72 <_fpadd_parts+0x1c0>
    1d66:	a6 01       	movw	r20, r12
    1d68:	95 01       	movw	r18, r10
    1d6a:	2e 19       	sub	r18, r14
    1d6c:	3f 09       	sbc	r19, r15
    1d6e:	40 0b       	sbc	r20, r16
    1d70:	51 0b       	sbc	r21, r17
    1d72:	57 fd       	sbrc	r21, 7
    1d74:	08 c0       	rjmp	.+16     	; 0x1d86 <_fpadd_parts+0x1d4>
    1d76:	11 82       	std	Z+1, r1	; 0x01
    1d78:	33 82       	std	Z+3, r3	; 0x03
    1d7a:	22 82       	std	Z+2, r2	; 0x02
    1d7c:	24 83       	std	Z+4, r18	; 0x04
    1d7e:	35 83       	std	Z+5, r19	; 0x05
    1d80:	46 83       	std	Z+6, r20	; 0x06
    1d82:	57 83       	std	Z+7, r21	; 0x07
    1d84:	1d c0       	rjmp	.+58     	; 0x1dc0 <_fpadd_parts+0x20e>
    1d86:	81 e0       	ldi	r24, 0x01	; 1
    1d88:	81 83       	std	Z+1, r24	; 0x01
    1d8a:	33 82       	std	Z+3, r3	; 0x03
    1d8c:	22 82       	std	Z+2, r2	; 0x02
    1d8e:	88 27       	eor	r24, r24
    1d90:	99 27       	eor	r25, r25
    1d92:	dc 01       	movw	r26, r24
    1d94:	82 1b       	sub	r24, r18
    1d96:	93 0b       	sbc	r25, r19
    1d98:	a4 0b       	sbc	r26, r20
    1d9a:	b5 0b       	sbc	r27, r21
    1d9c:	84 83       	std	Z+4, r24	; 0x04
    1d9e:	95 83       	std	Z+5, r25	; 0x05
    1da0:	a6 83       	std	Z+6, r26	; 0x06
    1da2:	b7 83       	std	Z+7, r27	; 0x07
    1da4:	0d c0       	rjmp	.+26     	; 0x1dc0 <_fpadd_parts+0x20e>
    1da6:	22 0f       	add	r18, r18
    1da8:	33 1f       	adc	r19, r19
    1daa:	44 1f       	adc	r20, r20
    1dac:	55 1f       	adc	r21, r21
    1dae:	24 83       	std	Z+4, r18	; 0x04
    1db0:	35 83       	std	Z+5, r19	; 0x05
    1db2:	46 83       	std	Z+6, r20	; 0x06
    1db4:	57 83       	std	Z+7, r21	; 0x07
    1db6:	82 81       	ldd	r24, Z+2	; 0x02
    1db8:	93 81       	ldd	r25, Z+3	; 0x03
    1dba:	01 97       	sbiw	r24, 0x01	; 1
    1dbc:	93 83       	std	Z+3, r25	; 0x03
    1dbe:	82 83       	std	Z+2, r24	; 0x02
    1dc0:	24 81       	ldd	r18, Z+4	; 0x04
    1dc2:	35 81       	ldd	r19, Z+5	; 0x05
    1dc4:	46 81       	ldd	r20, Z+6	; 0x06
    1dc6:	57 81       	ldd	r21, Z+7	; 0x07
    1dc8:	da 01       	movw	r26, r20
    1dca:	c9 01       	movw	r24, r18
    1dcc:	01 97       	sbiw	r24, 0x01	; 1
    1dce:	a1 09       	sbc	r26, r1
    1dd0:	b1 09       	sbc	r27, r1
    1dd2:	8f 5f       	subi	r24, 0xFF	; 255
    1dd4:	9f 4f       	sbci	r25, 0xFF	; 255
    1dd6:	af 4f       	sbci	r26, 0xFF	; 255
    1dd8:	bf 43       	sbci	r27, 0x3F	; 63
    1dda:	28 f3       	brcs	.-54     	; 0x1da6 <_fpadd_parts+0x1f4>
    1ddc:	0b c0       	rjmp	.+22     	; 0x1df4 <_fpadd_parts+0x242>
    1dde:	91 83       	std	Z+1, r25	; 0x01
    1de0:	33 82       	std	Z+3, r3	; 0x03
    1de2:	22 82       	std	Z+2, r2	; 0x02
    1de4:	ea 0c       	add	r14, r10
    1de6:	fb 1c       	adc	r15, r11
    1de8:	0c 1d       	adc	r16, r12
    1dea:	1d 1d       	adc	r17, r13
    1dec:	e4 82       	std	Z+4, r14	; 0x04
    1dee:	f5 82       	std	Z+5, r15	; 0x05
    1df0:	06 83       	std	Z+6, r16	; 0x06
    1df2:	17 83       	std	Z+7, r17	; 0x07
    1df4:	83 e0       	ldi	r24, 0x03	; 3
    1df6:	80 83       	st	Z, r24
    1df8:	24 81       	ldd	r18, Z+4	; 0x04
    1dfa:	35 81       	ldd	r19, Z+5	; 0x05
    1dfc:	46 81       	ldd	r20, Z+6	; 0x06
    1dfe:	57 81       	ldd	r21, Z+7	; 0x07
    1e00:	57 ff       	sbrs	r21, 7
    1e02:	1a c0       	rjmp	.+52     	; 0x1e38 <_fpadd_parts+0x286>
    1e04:	c9 01       	movw	r24, r18
    1e06:	aa 27       	eor	r26, r26
    1e08:	97 fd       	sbrc	r25, 7
    1e0a:	a0 95       	com	r26
    1e0c:	ba 2f       	mov	r27, r26
    1e0e:	81 70       	andi	r24, 0x01	; 1
    1e10:	90 70       	andi	r25, 0x00	; 0
    1e12:	a0 70       	andi	r26, 0x00	; 0
    1e14:	b0 70       	andi	r27, 0x00	; 0
    1e16:	56 95       	lsr	r21
    1e18:	47 95       	ror	r20
    1e1a:	37 95       	ror	r19
    1e1c:	27 95       	ror	r18
    1e1e:	82 2b       	or	r24, r18
    1e20:	93 2b       	or	r25, r19
    1e22:	a4 2b       	or	r26, r20
    1e24:	b5 2b       	or	r27, r21
    1e26:	84 83       	std	Z+4, r24	; 0x04
    1e28:	95 83       	std	Z+5, r25	; 0x05
    1e2a:	a6 83       	std	Z+6, r26	; 0x06
    1e2c:	b7 83       	std	Z+7, r27	; 0x07
    1e2e:	82 81       	ldd	r24, Z+2	; 0x02
    1e30:	93 81       	ldd	r25, Z+3	; 0x03
    1e32:	01 96       	adiw	r24, 0x01	; 1
    1e34:	93 83       	std	Z+3, r25	; 0x03
    1e36:	82 83       	std	Z+2, r24	; 0x02
    1e38:	df 01       	movw	r26, r30
    1e3a:	01 c0       	rjmp	.+2      	; 0x1e3e <_fpadd_parts+0x28c>
    1e3c:	d2 01       	movw	r26, r4
    1e3e:	cd 01       	movw	r24, r26
    1e40:	cd b7       	in	r28, 0x3d	; 61
    1e42:	de b7       	in	r29, 0x3e	; 62
    1e44:	e2 e1       	ldi	r30, 0x12	; 18
    1e46:	0c 94 b5 32 	jmp	0x656a	; 0x656a <__epilogue_restores__>

00001e4a <__subsf3>:
    1e4a:	a0 e2       	ldi	r26, 0x20	; 32
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	eb e2       	ldi	r30, 0x2B	; 43
    1e50:	ff e0       	ldi	r31, 0x0F	; 15
    1e52:	0c 94 a5 32 	jmp	0x654a	; 0x654a <__prologue_saves__+0x18>
    1e56:	69 83       	std	Y+1, r22	; 0x01
    1e58:	7a 83       	std	Y+2, r23	; 0x02
    1e5a:	8b 83       	std	Y+3, r24	; 0x03
    1e5c:	9c 83       	std	Y+4, r25	; 0x04
    1e5e:	2d 83       	std	Y+5, r18	; 0x05
    1e60:	3e 83       	std	Y+6, r19	; 0x06
    1e62:	4f 83       	std	Y+7, r20	; 0x07
    1e64:	58 87       	std	Y+8, r21	; 0x08
    1e66:	e9 e0       	ldi	r30, 0x09	; 9
    1e68:	ee 2e       	mov	r14, r30
    1e6a:	f1 2c       	mov	r15, r1
    1e6c:	ec 0e       	add	r14, r28
    1e6e:	fd 1e       	adc	r15, r29
    1e70:	ce 01       	movw	r24, r28
    1e72:	01 96       	adiw	r24, 0x01	; 1
    1e74:	b7 01       	movw	r22, r14
    1e76:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1e7a:	8e 01       	movw	r16, r28
    1e7c:	0f 5e       	subi	r16, 0xEF	; 239
    1e7e:	1f 4f       	sbci	r17, 0xFF	; 255
    1e80:	ce 01       	movw	r24, r28
    1e82:	05 96       	adiw	r24, 0x05	; 5
    1e84:	b8 01       	movw	r22, r16
    1e86:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1e8a:	8a 89       	ldd	r24, Y+18	; 0x12
    1e8c:	91 e0       	ldi	r25, 0x01	; 1
    1e8e:	89 27       	eor	r24, r25
    1e90:	8a 8b       	std	Y+18, r24	; 0x12
    1e92:	c7 01       	movw	r24, r14
    1e94:	b8 01       	movw	r22, r16
    1e96:	ae 01       	movw	r20, r28
    1e98:	47 5e       	subi	r20, 0xE7	; 231
    1e9a:	5f 4f       	sbci	r21, 0xFF	; 255
    1e9c:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <_fpadd_parts>
    1ea0:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__pack_f>
    1ea4:	a0 96       	adiw	r28, 0x20	; 32
    1ea6:	e6 e0       	ldi	r30, 0x06	; 6
    1ea8:	0c 94 c1 32 	jmp	0x6582	; 0x6582 <__epilogue_restores__+0x18>

00001eac <__addsf3>:
    1eac:	a0 e2       	ldi	r26, 0x20	; 32
    1eae:	b0 e0       	ldi	r27, 0x00	; 0
    1eb0:	ec e5       	ldi	r30, 0x5C	; 92
    1eb2:	ff e0       	ldi	r31, 0x0F	; 15
    1eb4:	0c 94 a5 32 	jmp	0x654a	; 0x654a <__prologue_saves__+0x18>
    1eb8:	69 83       	std	Y+1, r22	; 0x01
    1eba:	7a 83       	std	Y+2, r23	; 0x02
    1ebc:	8b 83       	std	Y+3, r24	; 0x03
    1ebe:	9c 83       	std	Y+4, r25	; 0x04
    1ec0:	2d 83       	std	Y+5, r18	; 0x05
    1ec2:	3e 83       	std	Y+6, r19	; 0x06
    1ec4:	4f 83       	std	Y+7, r20	; 0x07
    1ec6:	58 87       	std	Y+8, r21	; 0x08
    1ec8:	f9 e0       	ldi	r31, 0x09	; 9
    1eca:	ef 2e       	mov	r14, r31
    1ecc:	f1 2c       	mov	r15, r1
    1ece:	ec 0e       	add	r14, r28
    1ed0:	fd 1e       	adc	r15, r29
    1ed2:	ce 01       	movw	r24, r28
    1ed4:	01 96       	adiw	r24, 0x01	; 1
    1ed6:	b7 01       	movw	r22, r14
    1ed8:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1edc:	8e 01       	movw	r16, r28
    1ede:	0f 5e       	subi	r16, 0xEF	; 239
    1ee0:	1f 4f       	sbci	r17, 0xFF	; 255
    1ee2:	ce 01       	movw	r24, r28
    1ee4:	05 96       	adiw	r24, 0x05	; 5
    1ee6:	b8 01       	movw	r22, r16
    1ee8:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1eec:	c7 01       	movw	r24, r14
    1eee:	b8 01       	movw	r22, r16
    1ef0:	ae 01       	movw	r20, r28
    1ef2:	47 5e       	subi	r20, 0xE7	; 231
    1ef4:	5f 4f       	sbci	r21, 0xFF	; 255
    1ef6:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <_fpadd_parts>
    1efa:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__pack_f>
    1efe:	a0 96       	adiw	r28, 0x20	; 32
    1f00:	e6 e0       	ldi	r30, 0x06	; 6
    1f02:	0c 94 c1 32 	jmp	0x6582	; 0x6582 <__epilogue_restores__+0x18>

00001f06 <__mulsf3>:
    1f06:	a0 e2       	ldi	r26, 0x20	; 32
    1f08:	b0 e0       	ldi	r27, 0x00	; 0
    1f0a:	e9 e8       	ldi	r30, 0x89	; 137
    1f0c:	ff e0       	ldi	r31, 0x0F	; 15
    1f0e:	0c 94 99 32 	jmp	0x6532	; 0x6532 <__prologue_saves__>
    1f12:	69 83       	std	Y+1, r22	; 0x01
    1f14:	7a 83       	std	Y+2, r23	; 0x02
    1f16:	8b 83       	std	Y+3, r24	; 0x03
    1f18:	9c 83       	std	Y+4, r25	; 0x04
    1f1a:	2d 83       	std	Y+5, r18	; 0x05
    1f1c:	3e 83       	std	Y+6, r19	; 0x06
    1f1e:	4f 83       	std	Y+7, r20	; 0x07
    1f20:	58 87       	std	Y+8, r21	; 0x08
    1f22:	ce 01       	movw	r24, r28
    1f24:	01 96       	adiw	r24, 0x01	; 1
    1f26:	be 01       	movw	r22, r28
    1f28:	67 5f       	subi	r22, 0xF7	; 247
    1f2a:	7f 4f       	sbci	r23, 0xFF	; 255
    1f2c:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1f30:	ce 01       	movw	r24, r28
    1f32:	05 96       	adiw	r24, 0x05	; 5
    1f34:	be 01       	movw	r22, r28
    1f36:	6f 5e       	subi	r22, 0xEF	; 239
    1f38:	7f 4f       	sbci	r23, 0xFF	; 255
    1f3a:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1f3e:	99 85       	ldd	r25, Y+9	; 0x09
    1f40:	92 30       	cpi	r25, 0x02	; 2
    1f42:	88 f0       	brcs	.+34     	; 0x1f66 <__mulsf3+0x60>
    1f44:	89 89       	ldd	r24, Y+17	; 0x11
    1f46:	82 30       	cpi	r24, 0x02	; 2
    1f48:	c8 f0       	brcs	.+50     	; 0x1f7c <__mulsf3+0x76>
    1f4a:	94 30       	cpi	r25, 0x04	; 4
    1f4c:	19 f4       	brne	.+6      	; 0x1f54 <__mulsf3+0x4e>
    1f4e:	82 30       	cpi	r24, 0x02	; 2
    1f50:	51 f4       	brne	.+20     	; 0x1f66 <__mulsf3+0x60>
    1f52:	04 c0       	rjmp	.+8      	; 0x1f5c <__mulsf3+0x56>
    1f54:	84 30       	cpi	r24, 0x04	; 4
    1f56:	29 f4       	brne	.+10     	; 0x1f62 <__mulsf3+0x5c>
    1f58:	92 30       	cpi	r25, 0x02	; 2
    1f5a:	81 f4       	brne	.+32     	; 0x1f7c <__mulsf3+0x76>
    1f5c:	8e e6       	ldi	r24, 0x6E	; 110
    1f5e:	90 e0       	ldi	r25, 0x00	; 0
    1f60:	c6 c0       	rjmp	.+396    	; 0x20ee <__mulsf3+0x1e8>
    1f62:	92 30       	cpi	r25, 0x02	; 2
    1f64:	49 f4       	brne	.+18     	; 0x1f78 <__mulsf3+0x72>
    1f66:	20 e0       	ldi	r18, 0x00	; 0
    1f68:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f6a:	8a 89       	ldd	r24, Y+18	; 0x12
    1f6c:	98 13       	cpse	r25, r24
    1f6e:	21 e0       	ldi	r18, 0x01	; 1
    1f70:	2a 87       	std	Y+10, r18	; 0x0a
    1f72:	ce 01       	movw	r24, r28
    1f74:	09 96       	adiw	r24, 0x09	; 9
    1f76:	bb c0       	rjmp	.+374    	; 0x20ee <__mulsf3+0x1e8>
    1f78:	82 30       	cpi	r24, 0x02	; 2
    1f7a:	49 f4       	brne	.+18     	; 0x1f8e <__mulsf3+0x88>
    1f7c:	20 e0       	ldi	r18, 0x00	; 0
    1f7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f80:	8a 89       	ldd	r24, Y+18	; 0x12
    1f82:	98 13       	cpse	r25, r24
    1f84:	21 e0       	ldi	r18, 0x01	; 1
    1f86:	2a 8b       	std	Y+18, r18	; 0x12
    1f88:	ce 01       	movw	r24, r28
    1f8a:	41 96       	adiw	r24, 0x11	; 17
    1f8c:	b0 c0       	rjmp	.+352    	; 0x20ee <__mulsf3+0x1e8>
    1f8e:	2d 84       	ldd	r2, Y+13	; 0x0d
    1f90:	3e 84       	ldd	r3, Y+14	; 0x0e
    1f92:	4f 84       	ldd	r4, Y+15	; 0x0f
    1f94:	58 88       	ldd	r5, Y+16	; 0x10
    1f96:	6d 88       	ldd	r6, Y+21	; 0x15
    1f98:	7e 88       	ldd	r7, Y+22	; 0x16
    1f9a:	8f 88       	ldd	r8, Y+23	; 0x17
    1f9c:	98 8c       	ldd	r9, Y+24	; 0x18
    1f9e:	ee 24       	eor	r14, r14
    1fa0:	ff 24       	eor	r15, r15
    1fa2:	87 01       	movw	r16, r14
    1fa4:	aa 24       	eor	r10, r10
    1fa6:	bb 24       	eor	r11, r11
    1fa8:	65 01       	movw	r12, r10
    1faa:	40 e0       	ldi	r20, 0x00	; 0
    1fac:	50 e0       	ldi	r21, 0x00	; 0
    1fae:	60 e0       	ldi	r22, 0x00	; 0
    1fb0:	70 e0       	ldi	r23, 0x00	; 0
    1fb2:	e0 e0       	ldi	r30, 0x00	; 0
    1fb4:	f0 e0       	ldi	r31, 0x00	; 0
    1fb6:	c1 01       	movw	r24, r2
    1fb8:	81 70       	andi	r24, 0x01	; 1
    1fba:	90 70       	andi	r25, 0x00	; 0
    1fbc:	89 2b       	or	r24, r25
    1fbe:	e9 f0       	breq	.+58     	; 0x1ffa <__mulsf3+0xf4>
    1fc0:	e6 0c       	add	r14, r6
    1fc2:	f7 1c       	adc	r15, r7
    1fc4:	08 1d       	adc	r16, r8
    1fc6:	19 1d       	adc	r17, r9
    1fc8:	9a 01       	movw	r18, r20
    1fca:	ab 01       	movw	r20, r22
    1fcc:	2a 0d       	add	r18, r10
    1fce:	3b 1d       	adc	r19, r11
    1fd0:	4c 1d       	adc	r20, r12
    1fd2:	5d 1d       	adc	r21, r13
    1fd4:	80 e0       	ldi	r24, 0x00	; 0
    1fd6:	90 e0       	ldi	r25, 0x00	; 0
    1fd8:	a0 e0       	ldi	r26, 0x00	; 0
    1fda:	b0 e0       	ldi	r27, 0x00	; 0
    1fdc:	e6 14       	cp	r14, r6
    1fde:	f7 04       	cpc	r15, r7
    1fe0:	08 05       	cpc	r16, r8
    1fe2:	19 05       	cpc	r17, r9
    1fe4:	20 f4       	brcc	.+8      	; 0x1fee <__mulsf3+0xe8>
    1fe6:	81 e0       	ldi	r24, 0x01	; 1
    1fe8:	90 e0       	ldi	r25, 0x00	; 0
    1fea:	a0 e0       	ldi	r26, 0x00	; 0
    1fec:	b0 e0       	ldi	r27, 0x00	; 0
    1fee:	ba 01       	movw	r22, r20
    1ff0:	a9 01       	movw	r20, r18
    1ff2:	48 0f       	add	r20, r24
    1ff4:	59 1f       	adc	r21, r25
    1ff6:	6a 1f       	adc	r22, r26
    1ff8:	7b 1f       	adc	r23, r27
    1ffa:	aa 0c       	add	r10, r10
    1ffc:	bb 1c       	adc	r11, r11
    1ffe:	cc 1c       	adc	r12, r12
    2000:	dd 1c       	adc	r13, r13
    2002:	97 fe       	sbrs	r9, 7
    2004:	08 c0       	rjmp	.+16     	; 0x2016 <__mulsf3+0x110>
    2006:	81 e0       	ldi	r24, 0x01	; 1
    2008:	90 e0       	ldi	r25, 0x00	; 0
    200a:	a0 e0       	ldi	r26, 0x00	; 0
    200c:	b0 e0       	ldi	r27, 0x00	; 0
    200e:	a8 2a       	or	r10, r24
    2010:	b9 2a       	or	r11, r25
    2012:	ca 2a       	or	r12, r26
    2014:	db 2a       	or	r13, r27
    2016:	31 96       	adiw	r30, 0x01	; 1
    2018:	e0 32       	cpi	r30, 0x20	; 32
    201a:	f1 05       	cpc	r31, r1
    201c:	49 f0       	breq	.+18     	; 0x2030 <__mulsf3+0x12a>
    201e:	66 0c       	add	r6, r6
    2020:	77 1c       	adc	r7, r7
    2022:	88 1c       	adc	r8, r8
    2024:	99 1c       	adc	r9, r9
    2026:	56 94       	lsr	r5
    2028:	47 94       	ror	r4
    202a:	37 94       	ror	r3
    202c:	27 94       	ror	r2
    202e:	c3 cf       	rjmp	.-122    	; 0x1fb6 <__mulsf3+0xb0>
    2030:	fa 85       	ldd	r31, Y+10	; 0x0a
    2032:	ea 89       	ldd	r30, Y+18	; 0x12
    2034:	2b 89       	ldd	r18, Y+19	; 0x13
    2036:	3c 89       	ldd	r19, Y+20	; 0x14
    2038:	8b 85       	ldd	r24, Y+11	; 0x0b
    203a:	9c 85       	ldd	r25, Y+12	; 0x0c
    203c:	28 0f       	add	r18, r24
    203e:	39 1f       	adc	r19, r25
    2040:	2e 5f       	subi	r18, 0xFE	; 254
    2042:	3f 4f       	sbci	r19, 0xFF	; 255
    2044:	17 c0       	rjmp	.+46     	; 0x2074 <__mulsf3+0x16e>
    2046:	ca 01       	movw	r24, r20
    2048:	81 70       	andi	r24, 0x01	; 1
    204a:	90 70       	andi	r25, 0x00	; 0
    204c:	89 2b       	or	r24, r25
    204e:	61 f0       	breq	.+24     	; 0x2068 <__mulsf3+0x162>
    2050:	16 95       	lsr	r17
    2052:	07 95       	ror	r16
    2054:	f7 94       	ror	r15
    2056:	e7 94       	ror	r14
    2058:	80 e0       	ldi	r24, 0x00	; 0
    205a:	90 e0       	ldi	r25, 0x00	; 0
    205c:	a0 e0       	ldi	r26, 0x00	; 0
    205e:	b0 e8       	ldi	r27, 0x80	; 128
    2060:	e8 2a       	or	r14, r24
    2062:	f9 2a       	or	r15, r25
    2064:	0a 2b       	or	r16, r26
    2066:	1b 2b       	or	r17, r27
    2068:	76 95       	lsr	r23
    206a:	67 95       	ror	r22
    206c:	57 95       	ror	r21
    206e:	47 95       	ror	r20
    2070:	2f 5f       	subi	r18, 0xFF	; 255
    2072:	3f 4f       	sbci	r19, 0xFF	; 255
    2074:	77 fd       	sbrc	r23, 7
    2076:	e7 cf       	rjmp	.-50     	; 0x2046 <__mulsf3+0x140>
    2078:	0c c0       	rjmp	.+24     	; 0x2092 <__mulsf3+0x18c>
    207a:	44 0f       	add	r20, r20
    207c:	55 1f       	adc	r21, r21
    207e:	66 1f       	adc	r22, r22
    2080:	77 1f       	adc	r23, r23
    2082:	17 fd       	sbrc	r17, 7
    2084:	41 60       	ori	r20, 0x01	; 1
    2086:	ee 0c       	add	r14, r14
    2088:	ff 1c       	adc	r15, r15
    208a:	00 1f       	adc	r16, r16
    208c:	11 1f       	adc	r17, r17
    208e:	21 50       	subi	r18, 0x01	; 1
    2090:	30 40       	sbci	r19, 0x00	; 0
    2092:	40 30       	cpi	r20, 0x00	; 0
    2094:	90 e0       	ldi	r25, 0x00	; 0
    2096:	59 07       	cpc	r21, r25
    2098:	90 e0       	ldi	r25, 0x00	; 0
    209a:	69 07       	cpc	r22, r25
    209c:	90 e4       	ldi	r25, 0x40	; 64
    209e:	79 07       	cpc	r23, r25
    20a0:	60 f3       	brcs	.-40     	; 0x207a <__mulsf3+0x174>
    20a2:	2b 8f       	std	Y+27, r18	; 0x1b
    20a4:	3c 8f       	std	Y+28, r19	; 0x1c
    20a6:	db 01       	movw	r26, r22
    20a8:	ca 01       	movw	r24, r20
    20aa:	8f 77       	andi	r24, 0x7F	; 127
    20ac:	90 70       	andi	r25, 0x00	; 0
    20ae:	a0 70       	andi	r26, 0x00	; 0
    20b0:	b0 70       	andi	r27, 0x00	; 0
    20b2:	80 34       	cpi	r24, 0x40	; 64
    20b4:	91 05       	cpc	r25, r1
    20b6:	a1 05       	cpc	r26, r1
    20b8:	b1 05       	cpc	r27, r1
    20ba:	61 f4       	brne	.+24     	; 0x20d4 <__mulsf3+0x1ce>
    20bc:	47 fd       	sbrc	r20, 7
    20be:	0a c0       	rjmp	.+20     	; 0x20d4 <__mulsf3+0x1ce>
    20c0:	e1 14       	cp	r14, r1
    20c2:	f1 04       	cpc	r15, r1
    20c4:	01 05       	cpc	r16, r1
    20c6:	11 05       	cpc	r17, r1
    20c8:	29 f0       	breq	.+10     	; 0x20d4 <__mulsf3+0x1ce>
    20ca:	40 5c       	subi	r20, 0xC0	; 192
    20cc:	5f 4f       	sbci	r21, 0xFF	; 255
    20ce:	6f 4f       	sbci	r22, 0xFF	; 255
    20d0:	7f 4f       	sbci	r23, 0xFF	; 255
    20d2:	40 78       	andi	r20, 0x80	; 128
    20d4:	1a 8e       	std	Y+26, r1	; 0x1a
    20d6:	fe 17       	cp	r31, r30
    20d8:	11 f0       	breq	.+4      	; 0x20de <__mulsf3+0x1d8>
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	8a 8f       	std	Y+26, r24	; 0x1a
    20de:	4d 8f       	std	Y+29, r20	; 0x1d
    20e0:	5e 8f       	std	Y+30, r21	; 0x1e
    20e2:	6f 8f       	std	Y+31, r22	; 0x1f
    20e4:	78 a3       	std	Y+32, r23	; 0x20
    20e6:	83 e0       	ldi	r24, 0x03	; 3
    20e8:	89 8f       	std	Y+25, r24	; 0x19
    20ea:	ce 01       	movw	r24, r28
    20ec:	49 96       	adiw	r24, 0x19	; 25
    20ee:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__pack_f>
    20f2:	a0 96       	adiw	r28, 0x20	; 32
    20f4:	e2 e1       	ldi	r30, 0x12	; 18
    20f6:	0c 94 b5 32 	jmp	0x656a	; 0x656a <__epilogue_restores__>

000020fa <__gtsf2>:
    20fa:	a8 e1       	ldi	r26, 0x18	; 24
    20fc:	b0 e0       	ldi	r27, 0x00	; 0
    20fe:	e3 e8       	ldi	r30, 0x83	; 131
    2100:	f0 e1       	ldi	r31, 0x10	; 16
    2102:	0c 94 a5 32 	jmp	0x654a	; 0x654a <__prologue_saves__+0x18>
    2106:	69 83       	std	Y+1, r22	; 0x01
    2108:	7a 83       	std	Y+2, r23	; 0x02
    210a:	8b 83       	std	Y+3, r24	; 0x03
    210c:	9c 83       	std	Y+4, r25	; 0x04
    210e:	2d 83       	std	Y+5, r18	; 0x05
    2110:	3e 83       	std	Y+6, r19	; 0x06
    2112:	4f 83       	std	Y+7, r20	; 0x07
    2114:	58 87       	std	Y+8, r21	; 0x08
    2116:	89 e0       	ldi	r24, 0x09	; 9
    2118:	e8 2e       	mov	r14, r24
    211a:	f1 2c       	mov	r15, r1
    211c:	ec 0e       	add	r14, r28
    211e:	fd 1e       	adc	r15, r29
    2120:	ce 01       	movw	r24, r28
    2122:	01 96       	adiw	r24, 0x01	; 1
    2124:	b7 01       	movw	r22, r14
    2126:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    212a:	8e 01       	movw	r16, r28
    212c:	0f 5e       	subi	r16, 0xEF	; 239
    212e:	1f 4f       	sbci	r17, 0xFF	; 255
    2130:	ce 01       	movw	r24, r28
    2132:	05 96       	adiw	r24, 0x05	; 5
    2134:	b8 01       	movw	r22, r16
    2136:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    213a:	89 85       	ldd	r24, Y+9	; 0x09
    213c:	82 30       	cpi	r24, 0x02	; 2
    213e:	40 f0       	brcs	.+16     	; 0x2150 <__gtsf2+0x56>
    2140:	89 89       	ldd	r24, Y+17	; 0x11
    2142:	82 30       	cpi	r24, 0x02	; 2
    2144:	28 f0       	brcs	.+10     	; 0x2150 <__gtsf2+0x56>
    2146:	c7 01       	movw	r24, r14
    2148:	b8 01       	movw	r22, r16
    214a:	0e 94 ae 12 	call	0x255c	; 0x255c <__fpcmp_parts_f>
    214e:	01 c0       	rjmp	.+2      	; 0x2152 <__gtsf2+0x58>
    2150:	8f ef       	ldi	r24, 0xFF	; 255
    2152:	68 96       	adiw	r28, 0x18	; 24
    2154:	e6 e0       	ldi	r30, 0x06	; 6
    2156:	0c 94 c1 32 	jmp	0x6582	; 0x6582 <__epilogue_restores__+0x18>

0000215a <__gesf2>:
    215a:	a8 e1       	ldi	r26, 0x18	; 24
    215c:	b0 e0       	ldi	r27, 0x00	; 0
    215e:	e3 eb       	ldi	r30, 0xB3	; 179
    2160:	f0 e1       	ldi	r31, 0x10	; 16
    2162:	0c 94 a5 32 	jmp	0x654a	; 0x654a <__prologue_saves__+0x18>
    2166:	69 83       	std	Y+1, r22	; 0x01
    2168:	7a 83       	std	Y+2, r23	; 0x02
    216a:	8b 83       	std	Y+3, r24	; 0x03
    216c:	9c 83       	std	Y+4, r25	; 0x04
    216e:	2d 83       	std	Y+5, r18	; 0x05
    2170:	3e 83       	std	Y+6, r19	; 0x06
    2172:	4f 83       	std	Y+7, r20	; 0x07
    2174:	58 87       	std	Y+8, r21	; 0x08
    2176:	89 e0       	ldi	r24, 0x09	; 9
    2178:	e8 2e       	mov	r14, r24
    217a:	f1 2c       	mov	r15, r1
    217c:	ec 0e       	add	r14, r28
    217e:	fd 1e       	adc	r15, r29
    2180:	ce 01       	movw	r24, r28
    2182:	01 96       	adiw	r24, 0x01	; 1
    2184:	b7 01       	movw	r22, r14
    2186:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    218a:	8e 01       	movw	r16, r28
    218c:	0f 5e       	subi	r16, 0xEF	; 239
    218e:	1f 4f       	sbci	r17, 0xFF	; 255
    2190:	ce 01       	movw	r24, r28
    2192:	05 96       	adiw	r24, 0x05	; 5
    2194:	b8 01       	movw	r22, r16
    2196:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    219a:	89 85       	ldd	r24, Y+9	; 0x09
    219c:	82 30       	cpi	r24, 0x02	; 2
    219e:	40 f0       	brcs	.+16     	; 0x21b0 <__gesf2+0x56>
    21a0:	89 89       	ldd	r24, Y+17	; 0x11
    21a2:	82 30       	cpi	r24, 0x02	; 2
    21a4:	28 f0       	brcs	.+10     	; 0x21b0 <__gesf2+0x56>
    21a6:	c7 01       	movw	r24, r14
    21a8:	b8 01       	movw	r22, r16
    21aa:	0e 94 ae 12 	call	0x255c	; 0x255c <__fpcmp_parts_f>
    21ae:	01 c0       	rjmp	.+2      	; 0x21b2 <__gesf2+0x58>
    21b0:	8f ef       	ldi	r24, 0xFF	; 255
    21b2:	68 96       	adiw	r28, 0x18	; 24
    21b4:	e6 e0       	ldi	r30, 0x06	; 6
    21b6:	0c 94 c1 32 	jmp	0x6582	; 0x6582 <__epilogue_restores__+0x18>

000021ba <__ltsf2>:
    21ba:	a8 e1       	ldi	r26, 0x18	; 24
    21bc:	b0 e0       	ldi	r27, 0x00	; 0
    21be:	e3 ee       	ldi	r30, 0xE3	; 227
    21c0:	f0 e1       	ldi	r31, 0x10	; 16
    21c2:	0c 94 a5 32 	jmp	0x654a	; 0x654a <__prologue_saves__+0x18>
    21c6:	69 83       	std	Y+1, r22	; 0x01
    21c8:	7a 83       	std	Y+2, r23	; 0x02
    21ca:	8b 83       	std	Y+3, r24	; 0x03
    21cc:	9c 83       	std	Y+4, r25	; 0x04
    21ce:	2d 83       	std	Y+5, r18	; 0x05
    21d0:	3e 83       	std	Y+6, r19	; 0x06
    21d2:	4f 83       	std	Y+7, r20	; 0x07
    21d4:	58 87       	std	Y+8, r21	; 0x08
    21d6:	89 e0       	ldi	r24, 0x09	; 9
    21d8:	e8 2e       	mov	r14, r24
    21da:	f1 2c       	mov	r15, r1
    21dc:	ec 0e       	add	r14, r28
    21de:	fd 1e       	adc	r15, r29
    21e0:	ce 01       	movw	r24, r28
    21e2:	01 96       	adiw	r24, 0x01	; 1
    21e4:	b7 01       	movw	r22, r14
    21e6:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    21ea:	8e 01       	movw	r16, r28
    21ec:	0f 5e       	subi	r16, 0xEF	; 239
    21ee:	1f 4f       	sbci	r17, 0xFF	; 255
    21f0:	ce 01       	movw	r24, r28
    21f2:	05 96       	adiw	r24, 0x05	; 5
    21f4:	b8 01       	movw	r22, r16
    21f6:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    21fa:	89 85       	ldd	r24, Y+9	; 0x09
    21fc:	82 30       	cpi	r24, 0x02	; 2
    21fe:	40 f0       	brcs	.+16     	; 0x2210 <__ltsf2+0x56>
    2200:	89 89       	ldd	r24, Y+17	; 0x11
    2202:	82 30       	cpi	r24, 0x02	; 2
    2204:	28 f0       	brcs	.+10     	; 0x2210 <__ltsf2+0x56>
    2206:	c7 01       	movw	r24, r14
    2208:	b8 01       	movw	r22, r16
    220a:	0e 94 ae 12 	call	0x255c	; 0x255c <__fpcmp_parts_f>
    220e:	01 c0       	rjmp	.+2      	; 0x2212 <__ltsf2+0x58>
    2210:	81 e0       	ldi	r24, 0x01	; 1
    2212:	68 96       	adiw	r28, 0x18	; 24
    2214:	e6 e0       	ldi	r30, 0x06	; 6
    2216:	0c 94 c1 32 	jmp	0x6582	; 0x6582 <__epilogue_restores__+0x18>

0000221a <__fixsfsi>:
    221a:	ac e0       	ldi	r26, 0x0C	; 12
    221c:	b0 e0       	ldi	r27, 0x00	; 0
    221e:	e3 e1       	ldi	r30, 0x13	; 19
    2220:	f1 e1       	ldi	r31, 0x11	; 17
    2222:	0c 94 a9 32 	jmp	0x6552	; 0x6552 <__prologue_saves__+0x20>
    2226:	69 83       	std	Y+1, r22	; 0x01
    2228:	7a 83       	std	Y+2, r23	; 0x02
    222a:	8b 83       	std	Y+3, r24	; 0x03
    222c:	9c 83       	std	Y+4, r25	; 0x04
    222e:	ce 01       	movw	r24, r28
    2230:	01 96       	adiw	r24, 0x01	; 1
    2232:	be 01       	movw	r22, r28
    2234:	6b 5f       	subi	r22, 0xFB	; 251
    2236:	7f 4f       	sbci	r23, 0xFF	; 255
    2238:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    223c:	8d 81       	ldd	r24, Y+5	; 0x05
    223e:	82 30       	cpi	r24, 0x02	; 2
    2240:	61 f1       	breq	.+88     	; 0x229a <__fixsfsi+0x80>
    2242:	82 30       	cpi	r24, 0x02	; 2
    2244:	50 f1       	brcs	.+84     	; 0x229a <__fixsfsi+0x80>
    2246:	84 30       	cpi	r24, 0x04	; 4
    2248:	21 f4       	brne	.+8      	; 0x2252 <__fixsfsi+0x38>
    224a:	8e 81       	ldd	r24, Y+6	; 0x06
    224c:	88 23       	and	r24, r24
    224e:	51 f1       	breq	.+84     	; 0x22a4 <__fixsfsi+0x8a>
    2250:	2e c0       	rjmp	.+92     	; 0x22ae <__fixsfsi+0x94>
    2252:	2f 81       	ldd	r18, Y+7	; 0x07
    2254:	38 85       	ldd	r19, Y+8	; 0x08
    2256:	37 fd       	sbrc	r19, 7
    2258:	20 c0       	rjmp	.+64     	; 0x229a <__fixsfsi+0x80>
    225a:	6e 81       	ldd	r22, Y+6	; 0x06
    225c:	2f 31       	cpi	r18, 0x1F	; 31
    225e:	31 05       	cpc	r19, r1
    2260:	1c f0       	brlt	.+6      	; 0x2268 <__fixsfsi+0x4e>
    2262:	66 23       	and	r22, r22
    2264:	f9 f0       	breq	.+62     	; 0x22a4 <__fixsfsi+0x8a>
    2266:	23 c0       	rjmp	.+70     	; 0x22ae <__fixsfsi+0x94>
    2268:	8e e1       	ldi	r24, 0x1E	; 30
    226a:	90 e0       	ldi	r25, 0x00	; 0
    226c:	82 1b       	sub	r24, r18
    226e:	93 0b       	sbc	r25, r19
    2270:	29 85       	ldd	r18, Y+9	; 0x09
    2272:	3a 85       	ldd	r19, Y+10	; 0x0a
    2274:	4b 85       	ldd	r20, Y+11	; 0x0b
    2276:	5c 85       	ldd	r21, Y+12	; 0x0c
    2278:	04 c0       	rjmp	.+8      	; 0x2282 <__fixsfsi+0x68>
    227a:	56 95       	lsr	r21
    227c:	47 95       	ror	r20
    227e:	37 95       	ror	r19
    2280:	27 95       	ror	r18
    2282:	8a 95       	dec	r24
    2284:	d2 f7       	brpl	.-12     	; 0x227a <__fixsfsi+0x60>
    2286:	66 23       	and	r22, r22
    2288:	b1 f0       	breq	.+44     	; 0x22b6 <__fixsfsi+0x9c>
    228a:	50 95       	com	r21
    228c:	40 95       	com	r20
    228e:	30 95       	com	r19
    2290:	21 95       	neg	r18
    2292:	3f 4f       	sbci	r19, 0xFF	; 255
    2294:	4f 4f       	sbci	r20, 0xFF	; 255
    2296:	5f 4f       	sbci	r21, 0xFF	; 255
    2298:	0e c0       	rjmp	.+28     	; 0x22b6 <__fixsfsi+0x9c>
    229a:	20 e0       	ldi	r18, 0x00	; 0
    229c:	30 e0       	ldi	r19, 0x00	; 0
    229e:	40 e0       	ldi	r20, 0x00	; 0
    22a0:	50 e0       	ldi	r21, 0x00	; 0
    22a2:	09 c0       	rjmp	.+18     	; 0x22b6 <__fixsfsi+0x9c>
    22a4:	2f ef       	ldi	r18, 0xFF	; 255
    22a6:	3f ef       	ldi	r19, 0xFF	; 255
    22a8:	4f ef       	ldi	r20, 0xFF	; 255
    22aa:	5f e7       	ldi	r21, 0x7F	; 127
    22ac:	04 c0       	rjmp	.+8      	; 0x22b6 <__fixsfsi+0x9c>
    22ae:	20 e0       	ldi	r18, 0x00	; 0
    22b0:	30 e0       	ldi	r19, 0x00	; 0
    22b2:	40 e0       	ldi	r20, 0x00	; 0
    22b4:	50 e8       	ldi	r21, 0x80	; 128
    22b6:	b9 01       	movw	r22, r18
    22b8:	ca 01       	movw	r24, r20
    22ba:	2c 96       	adiw	r28, 0x0c	; 12
    22bc:	e2 e0       	ldi	r30, 0x02	; 2
    22be:	0c 94 c5 32 	jmp	0x658a	; 0x658a <__epilogue_restores__+0x20>

000022c2 <__pack_f>:
    22c2:	df 92       	push	r13
    22c4:	ef 92       	push	r14
    22c6:	ff 92       	push	r15
    22c8:	0f 93       	push	r16
    22ca:	1f 93       	push	r17
    22cc:	fc 01       	movw	r30, r24
    22ce:	e4 80       	ldd	r14, Z+4	; 0x04
    22d0:	f5 80       	ldd	r15, Z+5	; 0x05
    22d2:	06 81       	ldd	r16, Z+6	; 0x06
    22d4:	17 81       	ldd	r17, Z+7	; 0x07
    22d6:	d1 80       	ldd	r13, Z+1	; 0x01
    22d8:	80 81       	ld	r24, Z
    22da:	82 30       	cpi	r24, 0x02	; 2
    22dc:	48 f4       	brcc	.+18     	; 0x22f0 <__pack_f+0x2e>
    22de:	80 e0       	ldi	r24, 0x00	; 0
    22e0:	90 e0       	ldi	r25, 0x00	; 0
    22e2:	a0 e1       	ldi	r26, 0x10	; 16
    22e4:	b0 e0       	ldi	r27, 0x00	; 0
    22e6:	e8 2a       	or	r14, r24
    22e8:	f9 2a       	or	r15, r25
    22ea:	0a 2b       	or	r16, r26
    22ec:	1b 2b       	or	r17, r27
    22ee:	a5 c0       	rjmp	.+330    	; 0x243a <__pack_f+0x178>
    22f0:	84 30       	cpi	r24, 0x04	; 4
    22f2:	09 f4       	brne	.+2      	; 0x22f6 <__pack_f+0x34>
    22f4:	9f c0       	rjmp	.+318    	; 0x2434 <__pack_f+0x172>
    22f6:	82 30       	cpi	r24, 0x02	; 2
    22f8:	21 f4       	brne	.+8      	; 0x2302 <__pack_f+0x40>
    22fa:	ee 24       	eor	r14, r14
    22fc:	ff 24       	eor	r15, r15
    22fe:	87 01       	movw	r16, r14
    2300:	05 c0       	rjmp	.+10     	; 0x230c <__pack_f+0x4a>
    2302:	e1 14       	cp	r14, r1
    2304:	f1 04       	cpc	r15, r1
    2306:	01 05       	cpc	r16, r1
    2308:	11 05       	cpc	r17, r1
    230a:	19 f4       	brne	.+6      	; 0x2312 <__pack_f+0x50>
    230c:	e0 e0       	ldi	r30, 0x00	; 0
    230e:	f0 e0       	ldi	r31, 0x00	; 0
    2310:	96 c0       	rjmp	.+300    	; 0x243e <__pack_f+0x17c>
    2312:	62 81       	ldd	r22, Z+2	; 0x02
    2314:	73 81       	ldd	r23, Z+3	; 0x03
    2316:	9f ef       	ldi	r25, 0xFF	; 255
    2318:	62 38       	cpi	r22, 0x82	; 130
    231a:	79 07       	cpc	r23, r25
    231c:	0c f0       	brlt	.+2      	; 0x2320 <__pack_f+0x5e>
    231e:	5b c0       	rjmp	.+182    	; 0x23d6 <__pack_f+0x114>
    2320:	22 e8       	ldi	r18, 0x82	; 130
    2322:	3f ef       	ldi	r19, 0xFF	; 255
    2324:	26 1b       	sub	r18, r22
    2326:	37 0b       	sbc	r19, r23
    2328:	2a 31       	cpi	r18, 0x1A	; 26
    232a:	31 05       	cpc	r19, r1
    232c:	2c f0       	brlt	.+10     	; 0x2338 <__pack_f+0x76>
    232e:	20 e0       	ldi	r18, 0x00	; 0
    2330:	30 e0       	ldi	r19, 0x00	; 0
    2332:	40 e0       	ldi	r20, 0x00	; 0
    2334:	50 e0       	ldi	r21, 0x00	; 0
    2336:	2a c0       	rjmp	.+84     	; 0x238c <__pack_f+0xca>
    2338:	b8 01       	movw	r22, r16
    233a:	a7 01       	movw	r20, r14
    233c:	02 2e       	mov	r0, r18
    233e:	04 c0       	rjmp	.+8      	; 0x2348 <__pack_f+0x86>
    2340:	76 95       	lsr	r23
    2342:	67 95       	ror	r22
    2344:	57 95       	ror	r21
    2346:	47 95       	ror	r20
    2348:	0a 94       	dec	r0
    234a:	d2 f7       	brpl	.-12     	; 0x2340 <__pack_f+0x7e>
    234c:	81 e0       	ldi	r24, 0x01	; 1
    234e:	90 e0       	ldi	r25, 0x00	; 0
    2350:	a0 e0       	ldi	r26, 0x00	; 0
    2352:	b0 e0       	ldi	r27, 0x00	; 0
    2354:	04 c0       	rjmp	.+8      	; 0x235e <__pack_f+0x9c>
    2356:	88 0f       	add	r24, r24
    2358:	99 1f       	adc	r25, r25
    235a:	aa 1f       	adc	r26, r26
    235c:	bb 1f       	adc	r27, r27
    235e:	2a 95       	dec	r18
    2360:	d2 f7       	brpl	.-12     	; 0x2356 <__pack_f+0x94>
    2362:	01 97       	sbiw	r24, 0x01	; 1
    2364:	a1 09       	sbc	r26, r1
    2366:	b1 09       	sbc	r27, r1
    2368:	8e 21       	and	r24, r14
    236a:	9f 21       	and	r25, r15
    236c:	a0 23       	and	r26, r16
    236e:	b1 23       	and	r27, r17
    2370:	00 97       	sbiw	r24, 0x00	; 0
    2372:	a1 05       	cpc	r26, r1
    2374:	b1 05       	cpc	r27, r1
    2376:	21 f0       	breq	.+8      	; 0x2380 <__pack_f+0xbe>
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	90 e0       	ldi	r25, 0x00	; 0
    237c:	a0 e0       	ldi	r26, 0x00	; 0
    237e:	b0 e0       	ldi	r27, 0x00	; 0
    2380:	9a 01       	movw	r18, r20
    2382:	ab 01       	movw	r20, r22
    2384:	28 2b       	or	r18, r24
    2386:	39 2b       	or	r19, r25
    2388:	4a 2b       	or	r20, r26
    238a:	5b 2b       	or	r21, r27
    238c:	da 01       	movw	r26, r20
    238e:	c9 01       	movw	r24, r18
    2390:	8f 77       	andi	r24, 0x7F	; 127
    2392:	90 70       	andi	r25, 0x00	; 0
    2394:	a0 70       	andi	r26, 0x00	; 0
    2396:	b0 70       	andi	r27, 0x00	; 0
    2398:	80 34       	cpi	r24, 0x40	; 64
    239a:	91 05       	cpc	r25, r1
    239c:	a1 05       	cpc	r26, r1
    239e:	b1 05       	cpc	r27, r1
    23a0:	39 f4       	brne	.+14     	; 0x23b0 <__pack_f+0xee>
    23a2:	27 ff       	sbrs	r18, 7
    23a4:	09 c0       	rjmp	.+18     	; 0x23b8 <__pack_f+0xf6>
    23a6:	20 5c       	subi	r18, 0xC0	; 192
    23a8:	3f 4f       	sbci	r19, 0xFF	; 255
    23aa:	4f 4f       	sbci	r20, 0xFF	; 255
    23ac:	5f 4f       	sbci	r21, 0xFF	; 255
    23ae:	04 c0       	rjmp	.+8      	; 0x23b8 <__pack_f+0xf6>
    23b0:	21 5c       	subi	r18, 0xC1	; 193
    23b2:	3f 4f       	sbci	r19, 0xFF	; 255
    23b4:	4f 4f       	sbci	r20, 0xFF	; 255
    23b6:	5f 4f       	sbci	r21, 0xFF	; 255
    23b8:	e0 e0       	ldi	r30, 0x00	; 0
    23ba:	f0 e0       	ldi	r31, 0x00	; 0
    23bc:	20 30       	cpi	r18, 0x00	; 0
    23be:	a0 e0       	ldi	r26, 0x00	; 0
    23c0:	3a 07       	cpc	r19, r26
    23c2:	a0 e0       	ldi	r26, 0x00	; 0
    23c4:	4a 07       	cpc	r20, r26
    23c6:	a0 e4       	ldi	r26, 0x40	; 64
    23c8:	5a 07       	cpc	r21, r26
    23ca:	10 f0       	brcs	.+4      	; 0x23d0 <__pack_f+0x10e>
    23cc:	e1 e0       	ldi	r30, 0x01	; 1
    23ce:	f0 e0       	ldi	r31, 0x00	; 0
    23d0:	79 01       	movw	r14, r18
    23d2:	8a 01       	movw	r16, r20
    23d4:	27 c0       	rjmp	.+78     	; 0x2424 <__pack_f+0x162>
    23d6:	60 38       	cpi	r22, 0x80	; 128
    23d8:	71 05       	cpc	r23, r1
    23da:	64 f5       	brge	.+88     	; 0x2434 <__pack_f+0x172>
    23dc:	fb 01       	movw	r30, r22
    23de:	e1 58       	subi	r30, 0x81	; 129
    23e0:	ff 4f       	sbci	r31, 0xFF	; 255
    23e2:	d8 01       	movw	r26, r16
    23e4:	c7 01       	movw	r24, r14
    23e6:	8f 77       	andi	r24, 0x7F	; 127
    23e8:	90 70       	andi	r25, 0x00	; 0
    23ea:	a0 70       	andi	r26, 0x00	; 0
    23ec:	b0 70       	andi	r27, 0x00	; 0
    23ee:	80 34       	cpi	r24, 0x40	; 64
    23f0:	91 05       	cpc	r25, r1
    23f2:	a1 05       	cpc	r26, r1
    23f4:	b1 05       	cpc	r27, r1
    23f6:	39 f4       	brne	.+14     	; 0x2406 <__pack_f+0x144>
    23f8:	e7 fe       	sbrs	r14, 7
    23fa:	0d c0       	rjmp	.+26     	; 0x2416 <__pack_f+0x154>
    23fc:	80 e4       	ldi	r24, 0x40	; 64
    23fe:	90 e0       	ldi	r25, 0x00	; 0
    2400:	a0 e0       	ldi	r26, 0x00	; 0
    2402:	b0 e0       	ldi	r27, 0x00	; 0
    2404:	04 c0       	rjmp	.+8      	; 0x240e <__pack_f+0x14c>
    2406:	8f e3       	ldi	r24, 0x3F	; 63
    2408:	90 e0       	ldi	r25, 0x00	; 0
    240a:	a0 e0       	ldi	r26, 0x00	; 0
    240c:	b0 e0       	ldi	r27, 0x00	; 0
    240e:	e8 0e       	add	r14, r24
    2410:	f9 1e       	adc	r15, r25
    2412:	0a 1f       	adc	r16, r26
    2414:	1b 1f       	adc	r17, r27
    2416:	17 ff       	sbrs	r17, 7
    2418:	05 c0       	rjmp	.+10     	; 0x2424 <__pack_f+0x162>
    241a:	16 95       	lsr	r17
    241c:	07 95       	ror	r16
    241e:	f7 94       	ror	r15
    2420:	e7 94       	ror	r14
    2422:	31 96       	adiw	r30, 0x01	; 1
    2424:	87 e0       	ldi	r24, 0x07	; 7
    2426:	16 95       	lsr	r17
    2428:	07 95       	ror	r16
    242a:	f7 94       	ror	r15
    242c:	e7 94       	ror	r14
    242e:	8a 95       	dec	r24
    2430:	d1 f7       	brne	.-12     	; 0x2426 <__pack_f+0x164>
    2432:	05 c0       	rjmp	.+10     	; 0x243e <__pack_f+0x17c>
    2434:	ee 24       	eor	r14, r14
    2436:	ff 24       	eor	r15, r15
    2438:	87 01       	movw	r16, r14
    243a:	ef ef       	ldi	r30, 0xFF	; 255
    243c:	f0 e0       	ldi	r31, 0x00	; 0
    243e:	6e 2f       	mov	r22, r30
    2440:	67 95       	ror	r22
    2442:	66 27       	eor	r22, r22
    2444:	67 95       	ror	r22
    2446:	90 2f       	mov	r25, r16
    2448:	9f 77       	andi	r25, 0x7F	; 127
    244a:	d7 94       	ror	r13
    244c:	dd 24       	eor	r13, r13
    244e:	d7 94       	ror	r13
    2450:	8e 2f       	mov	r24, r30
    2452:	86 95       	lsr	r24
    2454:	49 2f       	mov	r20, r25
    2456:	46 2b       	or	r20, r22
    2458:	58 2f       	mov	r21, r24
    245a:	5d 29       	or	r21, r13
    245c:	b7 01       	movw	r22, r14
    245e:	ca 01       	movw	r24, r20
    2460:	1f 91       	pop	r17
    2462:	0f 91       	pop	r16
    2464:	ff 90       	pop	r15
    2466:	ef 90       	pop	r14
    2468:	df 90       	pop	r13
    246a:	08 95       	ret

0000246c <__unpack_f>:
    246c:	fc 01       	movw	r30, r24
    246e:	db 01       	movw	r26, r22
    2470:	40 81       	ld	r20, Z
    2472:	51 81       	ldd	r21, Z+1	; 0x01
    2474:	22 81       	ldd	r18, Z+2	; 0x02
    2476:	62 2f       	mov	r22, r18
    2478:	6f 77       	andi	r22, 0x7F	; 127
    247a:	70 e0       	ldi	r23, 0x00	; 0
    247c:	22 1f       	adc	r18, r18
    247e:	22 27       	eor	r18, r18
    2480:	22 1f       	adc	r18, r18
    2482:	93 81       	ldd	r25, Z+3	; 0x03
    2484:	89 2f       	mov	r24, r25
    2486:	88 0f       	add	r24, r24
    2488:	82 2b       	or	r24, r18
    248a:	28 2f       	mov	r18, r24
    248c:	30 e0       	ldi	r19, 0x00	; 0
    248e:	99 1f       	adc	r25, r25
    2490:	99 27       	eor	r25, r25
    2492:	99 1f       	adc	r25, r25
    2494:	11 96       	adiw	r26, 0x01	; 1
    2496:	9c 93       	st	X, r25
    2498:	11 97       	sbiw	r26, 0x01	; 1
    249a:	21 15       	cp	r18, r1
    249c:	31 05       	cpc	r19, r1
    249e:	a9 f5       	brne	.+106    	; 0x250a <__unpack_f+0x9e>
    24a0:	41 15       	cp	r20, r1
    24a2:	51 05       	cpc	r21, r1
    24a4:	61 05       	cpc	r22, r1
    24a6:	71 05       	cpc	r23, r1
    24a8:	11 f4       	brne	.+4      	; 0x24ae <__unpack_f+0x42>
    24aa:	82 e0       	ldi	r24, 0x02	; 2
    24ac:	37 c0       	rjmp	.+110    	; 0x251c <__unpack_f+0xb0>
    24ae:	82 e8       	ldi	r24, 0x82	; 130
    24b0:	9f ef       	ldi	r25, 0xFF	; 255
    24b2:	13 96       	adiw	r26, 0x03	; 3
    24b4:	9c 93       	st	X, r25
    24b6:	8e 93       	st	-X, r24
    24b8:	12 97       	sbiw	r26, 0x02	; 2
    24ba:	9a 01       	movw	r18, r20
    24bc:	ab 01       	movw	r20, r22
    24be:	67 e0       	ldi	r22, 0x07	; 7
    24c0:	22 0f       	add	r18, r18
    24c2:	33 1f       	adc	r19, r19
    24c4:	44 1f       	adc	r20, r20
    24c6:	55 1f       	adc	r21, r21
    24c8:	6a 95       	dec	r22
    24ca:	d1 f7       	brne	.-12     	; 0x24c0 <__unpack_f+0x54>
    24cc:	83 e0       	ldi	r24, 0x03	; 3
    24ce:	8c 93       	st	X, r24
    24d0:	0d c0       	rjmp	.+26     	; 0x24ec <__unpack_f+0x80>
    24d2:	22 0f       	add	r18, r18
    24d4:	33 1f       	adc	r19, r19
    24d6:	44 1f       	adc	r20, r20
    24d8:	55 1f       	adc	r21, r21
    24da:	12 96       	adiw	r26, 0x02	; 2
    24dc:	8d 91       	ld	r24, X+
    24de:	9c 91       	ld	r25, X
    24e0:	13 97       	sbiw	r26, 0x03	; 3
    24e2:	01 97       	sbiw	r24, 0x01	; 1
    24e4:	13 96       	adiw	r26, 0x03	; 3
    24e6:	9c 93       	st	X, r25
    24e8:	8e 93       	st	-X, r24
    24ea:	12 97       	sbiw	r26, 0x02	; 2
    24ec:	20 30       	cpi	r18, 0x00	; 0
    24ee:	80 e0       	ldi	r24, 0x00	; 0
    24f0:	38 07       	cpc	r19, r24
    24f2:	80 e0       	ldi	r24, 0x00	; 0
    24f4:	48 07       	cpc	r20, r24
    24f6:	80 e4       	ldi	r24, 0x40	; 64
    24f8:	58 07       	cpc	r21, r24
    24fa:	58 f3       	brcs	.-42     	; 0x24d2 <__unpack_f+0x66>
    24fc:	14 96       	adiw	r26, 0x04	; 4
    24fe:	2d 93       	st	X+, r18
    2500:	3d 93       	st	X+, r19
    2502:	4d 93       	st	X+, r20
    2504:	5c 93       	st	X, r21
    2506:	17 97       	sbiw	r26, 0x07	; 7
    2508:	08 95       	ret
    250a:	2f 3f       	cpi	r18, 0xFF	; 255
    250c:	31 05       	cpc	r19, r1
    250e:	79 f4       	brne	.+30     	; 0x252e <__unpack_f+0xc2>
    2510:	41 15       	cp	r20, r1
    2512:	51 05       	cpc	r21, r1
    2514:	61 05       	cpc	r22, r1
    2516:	71 05       	cpc	r23, r1
    2518:	19 f4       	brne	.+6      	; 0x2520 <__unpack_f+0xb4>
    251a:	84 e0       	ldi	r24, 0x04	; 4
    251c:	8c 93       	st	X, r24
    251e:	08 95       	ret
    2520:	64 ff       	sbrs	r22, 4
    2522:	03 c0       	rjmp	.+6      	; 0x252a <__unpack_f+0xbe>
    2524:	81 e0       	ldi	r24, 0x01	; 1
    2526:	8c 93       	st	X, r24
    2528:	12 c0       	rjmp	.+36     	; 0x254e <__unpack_f+0xe2>
    252a:	1c 92       	st	X, r1
    252c:	10 c0       	rjmp	.+32     	; 0x254e <__unpack_f+0xe2>
    252e:	2f 57       	subi	r18, 0x7F	; 127
    2530:	30 40       	sbci	r19, 0x00	; 0
    2532:	13 96       	adiw	r26, 0x03	; 3
    2534:	3c 93       	st	X, r19
    2536:	2e 93       	st	-X, r18
    2538:	12 97       	sbiw	r26, 0x02	; 2
    253a:	83 e0       	ldi	r24, 0x03	; 3
    253c:	8c 93       	st	X, r24
    253e:	87 e0       	ldi	r24, 0x07	; 7
    2540:	44 0f       	add	r20, r20
    2542:	55 1f       	adc	r21, r21
    2544:	66 1f       	adc	r22, r22
    2546:	77 1f       	adc	r23, r23
    2548:	8a 95       	dec	r24
    254a:	d1 f7       	brne	.-12     	; 0x2540 <__unpack_f+0xd4>
    254c:	70 64       	ori	r23, 0x40	; 64
    254e:	14 96       	adiw	r26, 0x04	; 4
    2550:	4d 93       	st	X+, r20
    2552:	5d 93       	st	X+, r21
    2554:	6d 93       	st	X+, r22
    2556:	7c 93       	st	X, r23
    2558:	17 97       	sbiw	r26, 0x07	; 7
    255a:	08 95       	ret

0000255c <__fpcmp_parts_f>:
    255c:	1f 93       	push	r17
    255e:	dc 01       	movw	r26, r24
    2560:	fb 01       	movw	r30, r22
    2562:	9c 91       	ld	r25, X
    2564:	92 30       	cpi	r25, 0x02	; 2
    2566:	08 f4       	brcc	.+2      	; 0x256a <__fpcmp_parts_f+0xe>
    2568:	47 c0       	rjmp	.+142    	; 0x25f8 <__fpcmp_parts_f+0x9c>
    256a:	80 81       	ld	r24, Z
    256c:	82 30       	cpi	r24, 0x02	; 2
    256e:	08 f4       	brcc	.+2      	; 0x2572 <__fpcmp_parts_f+0x16>
    2570:	43 c0       	rjmp	.+134    	; 0x25f8 <__fpcmp_parts_f+0x9c>
    2572:	94 30       	cpi	r25, 0x04	; 4
    2574:	51 f4       	brne	.+20     	; 0x258a <__fpcmp_parts_f+0x2e>
    2576:	11 96       	adiw	r26, 0x01	; 1
    2578:	1c 91       	ld	r17, X
    257a:	84 30       	cpi	r24, 0x04	; 4
    257c:	99 f5       	brne	.+102    	; 0x25e4 <__fpcmp_parts_f+0x88>
    257e:	81 81       	ldd	r24, Z+1	; 0x01
    2580:	68 2f       	mov	r22, r24
    2582:	70 e0       	ldi	r23, 0x00	; 0
    2584:	61 1b       	sub	r22, r17
    2586:	71 09       	sbc	r23, r1
    2588:	3f c0       	rjmp	.+126    	; 0x2608 <__fpcmp_parts_f+0xac>
    258a:	84 30       	cpi	r24, 0x04	; 4
    258c:	21 f0       	breq	.+8      	; 0x2596 <__fpcmp_parts_f+0x3a>
    258e:	92 30       	cpi	r25, 0x02	; 2
    2590:	31 f4       	brne	.+12     	; 0x259e <__fpcmp_parts_f+0x42>
    2592:	82 30       	cpi	r24, 0x02	; 2
    2594:	b9 f1       	breq	.+110    	; 0x2604 <__fpcmp_parts_f+0xa8>
    2596:	81 81       	ldd	r24, Z+1	; 0x01
    2598:	88 23       	and	r24, r24
    259a:	89 f1       	breq	.+98     	; 0x25fe <__fpcmp_parts_f+0xa2>
    259c:	2d c0       	rjmp	.+90     	; 0x25f8 <__fpcmp_parts_f+0x9c>
    259e:	11 96       	adiw	r26, 0x01	; 1
    25a0:	1c 91       	ld	r17, X
    25a2:	11 97       	sbiw	r26, 0x01	; 1
    25a4:	82 30       	cpi	r24, 0x02	; 2
    25a6:	f1 f0       	breq	.+60     	; 0x25e4 <__fpcmp_parts_f+0x88>
    25a8:	81 81       	ldd	r24, Z+1	; 0x01
    25aa:	18 17       	cp	r17, r24
    25ac:	d9 f4       	brne	.+54     	; 0x25e4 <__fpcmp_parts_f+0x88>
    25ae:	12 96       	adiw	r26, 0x02	; 2
    25b0:	2d 91       	ld	r18, X+
    25b2:	3c 91       	ld	r19, X
    25b4:	13 97       	sbiw	r26, 0x03	; 3
    25b6:	82 81       	ldd	r24, Z+2	; 0x02
    25b8:	93 81       	ldd	r25, Z+3	; 0x03
    25ba:	82 17       	cp	r24, r18
    25bc:	93 07       	cpc	r25, r19
    25be:	94 f0       	brlt	.+36     	; 0x25e4 <__fpcmp_parts_f+0x88>
    25c0:	28 17       	cp	r18, r24
    25c2:	39 07       	cpc	r19, r25
    25c4:	bc f0       	brlt	.+46     	; 0x25f4 <__fpcmp_parts_f+0x98>
    25c6:	14 96       	adiw	r26, 0x04	; 4
    25c8:	8d 91       	ld	r24, X+
    25ca:	9d 91       	ld	r25, X+
    25cc:	0d 90       	ld	r0, X+
    25ce:	bc 91       	ld	r27, X
    25d0:	a0 2d       	mov	r26, r0
    25d2:	24 81       	ldd	r18, Z+4	; 0x04
    25d4:	35 81       	ldd	r19, Z+5	; 0x05
    25d6:	46 81       	ldd	r20, Z+6	; 0x06
    25d8:	57 81       	ldd	r21, Z+7	; 0x07
    25da:	28 17       	cp	r18, r24
    25dc:	39 07       	cpc	r19, r25
    25de:	4a 07       	cpc	r20, r26
    25e0:	5b 07       	cpc	r21, r27
    25e2:	18 f4       	brcc	.+6      	; 0x25ea <__fpcmp_parts_f+0x8e>
    25e4:	11 23       	and	r17, r17
    25e6:	41 f0       	breq	.+16     	; 0x25f8 <__fpcmp_parts_f+0x9c>
    25e8:	0a c0       	rjmp	.+20     	; 0x25fe <__fpcmp_parts_f+0xa2>
    25ea:	82 17       	cp	r24, r18
    25ec:	93 07       	cpc	r25, r19
    25ee:	a4 07       	cpc	r26, r20
    25f0:	b5 07       	cpc	r27, r21
    25f2:	40 f4       	brcc	.+16     	; 0x2604 <__fpcmp_parts_f+0xa8>
    25f4:	11 23       	and	r17, r17
    25f6:	19 f0       	breq	.+6      	; 0x25fe <__fpcmp_parts_f+0xa2>
    25f8:	61 e0       	ldi	r22, 0x01	; 1
    25fa:	70 e0       	ldi	r23, 0x00	; 0
    25fc:	05 c0       	rjmp	.+10     	; 0x2608 <__fpcmp_parts_f+0xac>
    25fe:	6f ef       	ldi	r22, 0xFF	; 255
    2600:	7f ef       	ldi	r23, 0xFF	; 255
    2602:	02 c0       	rjmp	.+4      	; 0x2608 <__fpcmp_parts_f+0xac>
    2604:	60 e0       	ldi	r22, 0x00	; 0
    2606:	70 e0       	ldi	r23, 0x00	; 0
    2608:	cb 01       	movw	r24, r22
    260a:	1f 91       	pop	r17
    260c:	08 95       	ret

0000260e <GIE_Enable>:
/*
The I-bit is cleared by hardware after an interrupt
has occurred, and is set by the RETI instruction to enable subsequent interrupts.
The I-bit can also be set and cleared by the application with ---the SEI and CLI---  instruction
  */
void GIE_Enable(){
    260e:	df 93       	push	r29
    2610:	cf 93       	push	r28
    2612:	cd b7       	in	r28, 0x3d	; 61
    2614:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG, 7);
    2616:	af e5       	ldi	r26, 0x5F	; 95
    2618:	b0 e0       	ldi	r27, 0x00	; 0
    261a:	ef e5       	ldi	r30, 0x5F	; 95
    261c:	f0 e0       	ldi	r31, 0x00	; 0
    261e:	80 81       	ld	r24, Z
    2620:	80 68       	ori	r24, 0x80	; 128
    2622:	8c 93       	st	X, r24
}
    2624:	cf 91       	pop	r28
    2626:	df 91       	pop	r29
    2628:	08 95       	ret

0000262a <GIE_Disable>:

void GIE_Disable(){
    262a:	df 93       	push	r29
    262c:	cf 93       	push	r28
    262e:	cd b7       	in	r28, 0x3d	; 61
    2630:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG, 7);
    2632:	af e5       	ldi	r26, 0x5F	; 95
    2634:	b0 e0       	ldi	r27, 0x00	; 0
    2636:	ef e5       	ldi	r30, 0x5F	; 95
    2638:	f0 e0       	ldi	r31, 0x00	; 0
    263a:	80 81       	ld	r24, Z
    263c:	8f 77       	andi	r24, 0x7F	; 127
    263e:	8c 93       	st	X, r24
}
    2640:	cf 91       	pop	r28
    2642:	df 91       	pop	r29
    2644:	08 95       	ret

00002646 <EXTI_Enable>:

static pf PF1_CallBack ;
static pf PF2_CallBack;
static pf PF3_CallBack;

void EXTI_Enable(u8 INT){
    2646:	df 93       	push	r29
    2648:	cf 93       	push	r28
    264a:	0f 92       	push	r0
    264c:	cd b7       	in	r28, 0x3d	; 61
    264e:	de b7       	in	r29, 0x3e	; 62
    2650:	89 83       	std	Y+1, r24	; 0x01
	//Enable Interrupt
	SET_BIT(GICR, INT);
    2652:	ab e5       	ldi	r26, 0x5B	; 91
    2654:	b0 e0       	ldi	r27, 0x00	; 0
    2656:	eb e5       	ldi	r30, 0x5B	; 91
    2658:	f0 e0       	ldi	r31, 0x00	; 0
    265a:	80 81       	ld	r24, Z
    265c:	48 2f       	mov	r20, r24
    265e:	89 81       	ldd	r24, Y+1	; 0x01
    2660:	28 2f       	mov	r18, r24
    2662:	30 e0       	ldi	r19, 0x00	; 0
    2664:	81 e0       	ldi	r24, 0x01	; 1
    2666:	90 e0       	ldi	r25, 0x00	; 0
    2668:	02 2e       	mov	r0, r18
    266a:	02 c0       	rjmp	.+4      	; 0x2670 <EXTI_Enable+0x2a>
    266c:	88 0f       	add	r24, r24
    266e:	99 1f       	adc	r25, r25
    2670:	0a 94       	dec	r0
    2672:	e2 f7       	brpl	.-8      	; 0x266c <EXTI_Enable+0x26>
    2674:	84 2b       	or	r24, r20
    2676:	8c 93       	st	X, r24
}
    2678:	0f 90       	pop	r0
    267a:	cf 91       	pop	r28
    267c:	df 91       	pop	r29
    267e:	08 95       	ret

00002680 <EXTI_Disable>:


void EXTI_Disable(u8 INT){
    2680:	df 93       	push	r29
    2682:	cf 93       	push	r28
    2684:	0f 92       	push	r0
    2686:	cd b7       	in	r28, 0x3d	; 61
    2688:	de b7       	in	r29, 0x3e	; 62
    268a:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(GICR, INT); //Disable bit INT in GICR REG (INT0 , INT1 ,INT2)
    268c:	ab e5       	ldi	r26, 0x5B	; 91
    268e:	b0 e0       	ldi	r27, 0x00	; 0
    2690:	eb e5       	ldi	r30, 0x5B	; 91
    2692:	f0 e0       	ldi	r31, 0x00	; 0
    2694:	80 81       	ld	r24, Z
    2696:	48 2f       	mov	r20, r24
    2698:	89 81       	ldd	r24, Y+1	; 0x01
    269a:	28 2f       	mov	r18, r24
    269c:	30 e0       	ldi	r19, 0x00	; 0
    269e:	81 e0       	ldi	r24, 0x01	; 1
    26a0:	90 e0       	ldi	r25, 0x00	; 0
    26a2:	02 2e       	mov	r0, r18
    26a4:	02 c0       	rjmp	.+4      	; 0x26aa <EXTI_Disable+0x2a>
    26a6:	88 0f       	add	r24, r24
    26a8:	99 1f       	adc	r25, r25
    26aa:	0a 94       	dec	r0
    26ac:	e2 f7       	brpl	.-8      	; 0x26a6 <EXTI_Disable+0x26>
    26ae:	80 95       	com	r24
    26b0:	84 23       	and	r24, r20
    26b2:	8c 93       	st	X, r24
}
    26b4:	0f 90       	pop	r0
    26b6:	cf 91       	pop	r28
    26b8:	df 91       	pop	r29
    26ba:	08 95       	ret

000026bc <EXTI_InitMode>:

tenuErrorStatus EXTI_InitMode(u8 INT, u8 mode){
    26bc:	df 93       	push	r29
    26be:	cf 93       	push	r28
    26c0:	00 d0       	rcall	.+0      	; 0x26c2 <EXTI_InitMode+0x6>
    26c2:	0f 92       	push	r0
    26c4:	cd b7       	in	r28, 0x3d	; 61
    26c6:	de b7       	in	r29, 0x3e	; 62
    26c8:	8a 83       	std	Y+2, r24	; 0x02
    26ca:	6b 83       	std	Y+3, r22	; 0x03
	tenuErrorStatus enuReturnStateLoc = EOK;
    26cc:	19 82       	std	Y+1, r1	; 0x01
	if(INT == EXTI_INT0){
    26ce:	8a 81       	ldd	r24, Y+2	; 0x02
    26d0:	86 30       	cpi	r24, 0x06	; 6
    26d2:	09 f0       	breq	.+2      	; 0x26d6 <EXTI_InitMode+0x1a>
    26d4:	4b c0       	rjmp	.+150    	; 0x276c <EXTI_InitMode+0xb0>
		if (mode == EXTI_LOW_SGNL){
    26d6:	8b 81       	ldd	r24, Y+3	; 0x03
    26d8:	81 30       	cpi	r24, 0x01	; 1
    26da:	79 f4       	brne	.+30     	; 0x26fa <EXTI_InitMode+0x3e>
			CLR_BIT(MCUCR, EXTI_ISC00);
    26dc:	a5 e5       	ldi	r26, 0x55	; 85
    26de:	b0 e0       	ldi	r27, 0x00	; 0
    26e0:	e5 e5       	ldi	r30, 0x55	; 85
    26e2:	f0 e0       	ldi	r31, 0x00	; 0
    26e4:	80 81       	ld	r24, Z
    26e6:	8e 7f       	andi	r24, 0xFE	; 254
    26e8:	8c 93       	st	X, r24
			CLR_BIT(MCUCR, EXTI_ISC01);
    26ea:	a5 e5       	ldi	r26, 0x55	; 85
    26ec:	b0 e0       	ldi	r27, 0x00	; 0
    26ee:	e5 e5       	ldi	r30, 0x55	; 85
    26f0:	f0 e0       	ldi	r31, 0x00	; 0
    26f2:	80 81       	ld	r24, Z
    26f4:	8d 7f       	andi	r24, 0xFD	; 253
    26f6:	8c 93       	st	X, r24
    26f8:	a6 c0       	rjmp	.+332    	; 0x2846 <EXTI_InitMode+0x18a>
		}else if (mode == EXTI_LOG_CHNG){
    26fa:	8b 81       	ldd	r24, Y+3	; 0x03
    26fc:	82 30       	cpi	r24, 0x02	; 2
    26fe:	79 f4       	brne	.+30     	; 0x271e <EXTI_InitMode+0x62>
			SET_BIT(MCUCR, EXTI_ISC00);
    2700:	a5 e5       	ldi	r26, 0x55	; 85
    2702:	b0 e0       	ldi	r27, 0x00	; 0
    2704:	e5 e5       	ldi	r30, 0x55	; 85
    2706:	f0 e0       	ldi	r31, 0x00	; 0
    2708:	80 81       	ld	r24, Z
    270a:	81 60       	ori	r24, 0x01	; 1
    270c:	8c 93       	st	X, r24
			CLR_BIT(MCUCR, EXTI_ISC01);
    270e:	a5 e5       	ldi	r26, 0x55	; 85
    2710:	b0 e0       	ldi	r27, 0x00	; 0
    2712:	e5 e5       	ldi	r30, 0x55	; 85
    2714:	f0 e0       	ldi	r31, 0x00	; 0
    2716:	80 81       	ld	r24, Z
    2718:	8d 7f       	andi	r24, 0xFD	; 253
    271a:	8c 93       	st	X, r24
    271c:	94 c0       	rjmp	.+296    	; 0x2846 <EXTI_InitMode+0x18a>
		}else if (mode == EXTI_FAL_EDGE){
    271e:	8b 81       	ldd	r24, Y+3	; 0x03
    2720:	83 30       	cpi	r24, 0x03	; 3
    2722:	79 f4       	brne	.+30     	; 0x2742 <EXTI_InitMode+0x86>
			CLR_BIT(MCUCR, EXTI_ISC00);
    2724:	a5 e5       	ldi	r26, 0x55	; 85
    2726:	b0 e0       	ldi	r27, 0x00	; 0
    2728:	e5 e5       	ldi	r30, 0x55	; 85
    272a:	f0 e0       	ldi	r31, 0x00	; 0
    272c:	80 81       	ld	r24, Z
    272e:	8e 7f       	andi	r24, 0xFE	; 254
    2730:	8c 93       	st	X, r24
			SET_BIT(MCUCR, EXTI_ISC01);
    2732:	a5 e5       	ldi	r26, 0x55	; 85
    2734:	b0 e0       	ldi	r27, 0x00	; 0
    2736:	e5 e5       	ldi	r30, 0x55	; 85
    2738:	f0 e0       	ldi	r31, 0x00	; 0
    273a:	80 81       	ld	r24, Z
    273c:	82 60       	ori	r24, 0x02	; 2
    273e:	8c 93       	st	X, r24
    2740:	82 c0       	rjmp	.+260    	; 0x2846 <EXTI_InitMode+0x18a>
		}else if(mode == EXTI_RAIS_EDGE){
    2742:	8b 81       	ldd	r24, Y+3	; 0x03
    2744:	84 30       	cpi	r24, 0x04	; 4
    2746:	79 f4       	brne	.+30     	; 0x2766 <EXTI_InitMode+0xaa>
			SET_BIT(MCUCR, EXTI_ISC00);
    2748:	a5 e5       	ldi	r26, 0x55	; 85
    274a:	b0 e0       	ldi	r27, 0x00	; 0
    274c:	e5 e5       	ldi	r30, 0x55	; 85
    274e:	f0 e0       	ldi	r31, 0x00	; 0
    2750:	80 81       	ld	r24, Z
    2752:	81 60       	ori	r24, 0x01	; 1
    2754:	8c 93       	st	X, r24
			SET_BIT(MCUCR, EXTI_ISC01);
    2756:	a5 e5       	ldi	r26, 0x55	; 85
    2758:	b0 e0       	ldi	r27, 0x00	; 0
    275a:	e5 e5       	ldi	r30, 0x55	; 85
    275c:	f0 e0       	ldi	r31, 0x00	; 0
    275e:	80 81       	ld	r24, Z
    2760:	82 60       	ori	r24, 0x02	; 2
    2762:	8c 93       	st	X, r24
    2764:	70 c0       	rjmp	.+224    	; 0x2846 <EXTI_InitMode+0x18a>
		}else{
			enuReturnStateLoc = PARAM_OUT_RANGE;
    2766:	81 e0       	ldi	r24, 0x01	; 1
    2768:	89 83       	std	Y+1, r24	; 0x01
    276a:	6d c0       	rjmp	.+218    	; 0x2846 <EXTI_InitMode+0x18a>
		}

	}else if(INT == EXTI_INT1){
    276c:	8a 81       	ldd	r24, Y+2	; 0x02
    276e:	87 30       	cpi	r24, 0x07	; 7
    2770:	09 f0       	breq	.+2      	; 0x2774 <EXTI_InitMode+0xb8>
    2772:	4b c0       	rjmp	.+150    	; 0x280a <EXTI_InitMode+0x14e>
		if (mode == EXTI_LOW_SGNL){
    2774:	8b 81       	ldd	r24, Y+3	; 0x03
    2776:	81 30       	cpi	r24, 0x01	; 1
    2778:	79 f4       	brne	.+30     	; 0x2798 <EXTI_InitMode+0xdc>
			CLR_BIT(MCUCR, EXTI_ISC10);
    277a:	a5 e5       	ldi	r26, 0x55	; 85
    277c:	b0 e0       	ldi	r27, 0x00	; 0
    277e:	e5 e5       	ldi	r30, 0x55	; 85
    2780:	f0 e0       	ldi	r31, 0x00	; 0
    2782:	80 81       	ld	r24, Z
    2784:	8b 7f       	andi	r24, 0xFB	; 251
    2786:	8c 93       	st	X, r24
			CLR_BIT(MCUCR, EXTI_ISC11);
    2788:	a5 e5       	ldi	r26, 0x55	; 85
    278a:	b0 e0       	ldi	r27, 0x00	; 0
    278c:	e5 e5       	ldi	r30, 0x55	; 85
    278e:	f0 e0       	ldi	r31, 0x00	; 0
    2790:	80 81       	ld	r24, Z
    2792:	87 7f       	andi	r24, 0xF7	; 247
    2794:	8c 93       	st	X, r24
    2796:	57 c0       	rjmp	.+174    	; 0x2846 <EXTI_InitMode+0x18a>
		}else if (mode == EXTI_LOG_CHNG){
    2798:	8b 81       	ldd	r24, Y+3	; 0x03
    279a:	82 30       	cpi	r24, 0x02	; 2
    279c:	79 f4       	brne	.+30     	; 0x27bc <EXTI_InitMode+0x100>
			SET_BIT(MCUCR, EXTI_ISC10);
    279e:	a5 e5       	ldi	r26, 0x55	; 85
    27a0:	b0 e0       	ldi	r27, 0x00	; 0
    27a2:	e5 e5       	ldi	r30, 0x55	; 85
    27a4:	f0 e0       	ldi	r31, 0x00	; 0
    27a6:	80 81       	ld	r24, Z
    27a8:	84 60       	ori	r24, 0x04	; 4
    27aa:	8c 93       	st	X, r24
			CLR_BIT(MCUCR, EXTI_ISC11);
    27ac:	a5 e5       	ldi	r26, 0x55	; 85
    27ae:	b0 e0       	ldi	r27, 0x00	; 0
    27b0:	e5 e5       	ldi	r30, 0x55	; 85
    27b2:	f0 e0       	ldi	r31, 0x00	; 0
    27b4:	80 81       	ld	r24, Z
    27b6:	87 7f       	andi	r24, 0xF7	; 247
    27b8:	8c 93       	st	X, r24
    27ba:	45 c0       	rjmp	.+138    	; 0x2846 <EXTI_InitMode+0x18a>
		}else if (mode == EXTI_FAL_EDGE){
    27bc:	8b 81       	ldd	r24, Y+3	; 0x03
    27be:	83 30       	cpi	r24, 0x03	; 3
    27c0:	79 f4       	brne	.+30     	; 0x27e0 <EXTI_InitMode+0x124>
			CLR_BIT(MCUCR, EXTI_ISC10);
    27c2:	a5 e5       	ldi	r26, 0x55	; 85
    27c4:	b0 e0       	ldi	r27, 0x00	; 0
    27c6:	e5 e5       	ldi	r30, 0x55	; 85
    27c8:	f0 e0       	ldi	r31, 0x00	; 0
    27ca:	80 81       	ld	r24, Z
    27cc:	8b 7f       	andi	r24, 0xFB	; 251
    27ce:	8c 93       	st	X, r24
			SET_BIT(MCUCR, EXTI_ISC11);
    27d0:	a5 e5       	ldi	r26, 0x55	; 85
    27d2:	b0 e0       	ldi	r27, 0x00	; 0
    27d4:	e5 e5       	ldi	r30, 0x55	; 85
    27d6:	f0 e0       	ldi	r31, 0x00	; 0
    27d8:	80 81       	ld	r24, Z
    27da:	88 60       	ori	r24, 0x08	; 8
    27dc:	8c 93       	st	X, r24
    27de:	33 c0       	rjmp	.+102    	; 0x2846 <EXTI_InitMode+0x18a>
		}else if(mode == EXTI_RAIS_EDGE){
    27e0:	8b 81       	ldd	r24, Y+3	; 0x03
    27e2:	84 30       	cpi	r24, 0x04	; 4
    27e4:	79 f4       	brne	.+30     	; 0x2804 <EXTI_InitMode+0x148>
			SET_BIT(MCUCR, EXTI_ISC10);
    27e6:	a5 e5       	ldi	r26, 0x55	; 85
    27e8:	b0 e0       	ldi	r27, 0x00	; 0
    27ea:	e5 e5       	ldi	r30, 0x55	; 85
    27ec:	f0 e0       	ldi	r31, 0x00	; 0
    27ee:	80 81       	ld	r24, Z
    27f0:	84 60       	ori	r24, 0x04	; 4
    27f2:	8c 93       	st	X, r24
			SET_BIT(MCUCR, EXTI_ISC11);
    27f4:	a5 e5       	ldi	r26, 0x55	; 85
    27f6:	b0 e0       	ldi	r27, 0x00	; 0
    27f8:	e5 e5       	ldi	r30, 0x55	; 85
    27fa:	f0 e0       	ldi	r31, 0x00	; 0
    27fc:	80 81       	ld	r24, Z
    27fe:	88 60       	ori	r24, 0x08	; 8
    2800:	8c 93       	st	X, r24
    2802:	21 c0       	rjmp	.+66     	; 0x2846 <EXTI_InitMode+0x18a>
		}else{
			enuReturnStateLoc = PARAM_OUT_RANGE;
    2804:	81 e0       	ldi	r24, 0x01	; 1
    2806:	89 83       	std	Y+1, r24	; 0x01
    2808:	1e c0       	rjmp	.+60     	; 0x2846 <EXTI_InitMode+0x18a>
		}

	}else if(INT == EXTI_INT2){
    280a:	8a 81       	ldd	r24, Y+2	; 0x02
    280c:	85 30       	cpi	r24, 0x05	; 5
    280e:	c9 f4       	brne	.+50     	; 0x2842 <EXTI_InitMode+0x186>
		if(mode == EXTI_FAL_EDGE){
    2810:	8b 81       	ldd	r24, Y+3	; 0x03
    2812:	83 30       	cpi	r24, 0x03	; 3
    2814:	41 f4       	brne	.+16     	; 0x2826 <EXTI_InitMode+0x16a>
			CLR_BIT(MCUCSR, EXTI_ISC2);
    2816:	a4 e5       	ldi	r26, 0x54	; 84
    2818:	b0 e0       	ldi	r27, 0x00	; 0
    281a:	e4 e5       	ldi	r30, 0x54	; 84
    281c:	f0 e0       	ldi	r31, 0x00	; 0
    281e:	80 81       	ld	r24, Z
    2820:	8f 7b       	andi	r24, 0xBF	; 191
    2822:	8c 93       	st	X, r24
    2824:	10 c0       	rjmp	.+32     	; 0x2846 <EXTI_InitMode+0x18a>
		}else if(mode == EXTI_RAIS_EDGE){
    2826:	8b 81       	ldd	r24, Y+3	; 0x03
    2828:	84 30       	cpi	r24, 0x04	; 4
    282a:	41 f4       	brne	.+16     	; 0x283c <EXTI_InitMode+0x180>
			SET_BIT(MCUCSR, EXTI_ISC2);
    282c:	a4 e5       	ldi	r26, 0x54	; 84
    282e:	b0 e0       	ldi	r27, 0x00	; 0
    2830:	e4 e5       	ldi	r30, 0x54	; 84
    2832:	f0 e0       	ldi	r31, 0x00	; 0
    2834:	80 81       	ld	r24, Z
    2836:	80 64       	ori	r24, 0x40	; 64
    2838:	8c 93       	st	X, r24
    283a:	05 c0       	rjmp	.+10     	; 0x2846 <EXTI_InitMode+0x18a>
		}else{
			enuReturnStateLoc = PARAM_OUT_RANGE;
    283c:	81 e0       	ldi	r24, 0x01	; 1
    283e:	89 83       	std	Y+1, r24	; 0x01
    2840:	02 c0       	rjmp	.+4      	; 0x2846 <EXTI_InitMode+0x18a>
		}
	}
	else{
		enuReturnStateLoc = PARAM_OUT_RANGE;
    2842:	81 e0       	ldi	r24, 0x01	; 1
    2844:	89 83       	std	Y+1, r24	; 0x01
	}

	return enuReturnStateLoc;
    2846:	89 81       	ldd	r24, Y+1	; 0x01

}
    2848:	0f 90       	pop	r0
    284a:	0f 90       	pop	r0
    284c:	0f 90       	pop	r0
    284e:	cf 91       	pop	r28
    2850:	df 91       	pop	r29
    2852:	08 95       	ret

00002854 <EXTI_CheckIntFlag>:

u8 EXTI_CheckIntFlag(u8 INT)    //check if  specific interrupt flag is up
{
    2854:	df 93       	push	r29
    2856:	cf 93       	push	r28
    2858:	00 d0       	rcall	.+0      	; 0x285a <EXTI_CheckIntFlag+0x6>
    285a:	cd b7       	in	r28, 0x3d	; 61
    285c:	de b7       	in	r29, 0x3e	; 62
    285e:	89 83       	std	Y+1, r24	; 0x01
	if(INT == EXTI_INT0)
    2860:	89 81       	ldd	r24, Y+1	; 0x01
    2862:	86 30       	cpi	r24, 0x06	; 6
    2864:	91 f4       	brne	.+36     	; 0x288a <EXTI_CheckIntFlag+0x36>
	{
		if (GET_BIT(GIFR, EXTI_INTF0) == HIGH)
    2866:	ea e5       	ldi	r30, 0x5A	; 90
    2868:	f0 e0       	ldi	r31, 0x00	; 0
    286a:	80 81       	ld	r24, Z
    286c:	82 95       	swap	r24
    286e:	86 95       	lsr	r24
    2870:	86 95       	lsr	r24
    2872:	83 70       	andi	r24, 0x03	; 3
    2874:	88 2f       	mov	r24, r24
    2876:	90 e0       	ldi	r25, 0x00	; 0
    2878:	81 70       	andi	r24, 0x01	; 1
    287a:	90 70       	andi	r25, 0x00	; 0
    287c:	88 23       	and	r24, r24
    287e:	19 f0       	breq	.+6      	; 0x2886 <EXTI_CheckIntFlag+0x32>
		{
			return 1;
    2880:	81 e0       	ldi	r24, 0x01	; 1
    2882:	8a 83       	std	Y+2, r24	; 0x02
    2884:	28 c0       	rjmp	.+80     	; 0x28d6 <EXTI_CheckIntFlag+0x82>
		}
		else
		{
			return 0;
    2886:	1a 82       	std	Y+2, r1	; 0x02
    2888:	26 c0       	rjmp	.+76     	; 0x28d6 <EXTI_CheckIntFlag+0x82>
		}
	}
	else if(INT == EXTI_INT1)
    288a:	89 81       	ldd	r24, Y+1	; 0x01
    288c:	87 30       	cpi	r24, 0x07	; 7
    288e:	69 f4       	brne	.+26     	; 0x28aa <EXTI_CheckIntFlag+0x56>
	{
		if (GET_BIT(GIFR, EXTI_INTF1) == HIGH)
    2890:	ea e5       	ldi	r30, 0x5A	; 90
    2892:	f0 e0       	ldi	r31, 0x00	; 0
    2894:	80 81       	ld	r24, Z
    2896:	88 1f       	adc	r24, r24
    2898:	88 27       	eor	r24, r24
    289a:	88 1f       	adc	r24, r24
    289c:	81 30       	cpi	r24, 0x01	; 1
    289e:	19 f4       	brne	.+6      	; 0x28a6 <EXTI_CheckIntFlag+0x52>
		{
			return 1 ;
    28a0:	81 e0       	ldi	r24, 0x01	; 1
    28a2:	8a 83       	std	Y+2, r24	; 0x02
    28a4:	18 c0       	rjmp	.+48     	; 0x28d6 <EXTI_CheckIntFlag+0x82>
		}
		else
		{
			return 0;
    28a6:	1a 82       	std	Y+2, r1	; 0x02
    28a8:	16 c0       	rjmp	.+44     	; 0x28d6 <EXTI_CheckIntFlag+0x82>
		}
	}
	else if(INT == EXTI_INT2)
    28aa:	89 81       	ldd	r24, Y+1	; 0x01
    28ac:	85 30       	cpi	r24, 0x05	; 5
    28ae:	89 f4       	brne	.+34     	; 0x28d2 <EXTI_CheckIntFlag+0x7e>
	{
		if (GET_BIT(GIFR, EXTI_INTF2) == HIGH)
    28b0:	ea e5       	ldi	r30, 0x5A	; 90
    28b2:	f0 e0       	ldi	r31, 0x00	; 0
    28b4:	80 81       	ld	r24, Z
    28b6:	82 95       	swap	r24
    28b8:	86 95       	lsr	r24
    28ba:	87 70       	andi	r24, 0x07	; 7
    28bc:	88 2f       	mov	r24, r24
    28be:	90 e0       	ldi	r25, 0x00	; 0
    28c0:	81 70       	andi	r24, 0x01	; 1
    28c2:	90 70       	andi	r25, 0x00	; 0
    28c4:	88 23       	and	r24, r24
    28c6:	19 f0       	breq	.+6      	; 0x28ce <EXTI_CheckIntFlag+0x7a>
		{
			return 1 ;
    28c8:	81 e0       	ldi	r24, 0x01	; 1
    28ca:	8a 83       	std	Y+2, r24	; 0x02
    28cc:	04 c0       	rjmp	.+8      	; 0x28d6 <EXTI_CheckIntFlag+0x82>
		}
		else
		{
			return 0;
    28ce:	1a 82       	std	Y+2, r1	; 0x02
    28d0:	02 c0       	rjmp	.+4      	; 0x28d6 <EXTI_CheckIntFlag+0x82>
		}
	}

	return -1;
    28d2:	8f ef       	ldi	r24, 0xFF	; 255
    28d4:	8a 83       	std	Y+2, r24	; 0x02
    28d6:	8a 81       	ldd	r24, Y+2	; 0x02
}
    28d8:	0f 90       	pop	r0
    28da:	0f 90       	pop	r0
    28dc:	cf 91       	pop	r28
    28de:	df 91       	pop	r29
    28e0:	08 95       	ret

000028e2 <EXTI_FnCallBack_INT0>:

void EXTI_FnCallBack_INT0(pf callback){
    28e2:	df 93       	push	r29
    28e4:	cf 93       	push	r28
    28e6:	00 d0       	rcall	.+0      	; 0x28e8 <EXTI_FnCallBack_INT0+0x6>
    28e8:	cd b7       	in	r28, 0x3d	; 61
    28ea:	de b7       	in	r29, 0x3e	; 62
    28ec:	9a 83       	std	Y+2, r25	; 0x02
    28ee:	89 83       	std	Y+1, r24	; 0x01
	PF1_CallBack = callback;
    28f0:	89 81       	ldd	r24, Y+1	; 0x01
    28f2:	9a 81       	ldd	r25, Y+2	; 0x02
    28f4:	90 93 03 02 	sts	0x0203, r25
    28f8:	80 93 02 02 	sts	0x0202, r24
}
    28fc:	0f 90       	pop	r0
    28fe:	0f 90       	pop	r0
    2900:	cf 91       	pop	r28
    2902:	df 91       	pop	r29
    2904:	08 95       	ret

00002906 <EXTI_FnCallBack_INT1>:
void EXTI_FnCallBack_INT1(pf callback){
    2906:	df 93       	push	r29
    2908:	cf 93       	push	r28
    290a:	00 d0       	rcall	.+0      	; 0x290c <EXTI_FnCallBack_INT1+0x6>
    290c:	cd b7       	in	r28, 0x3d	; 61
    290e:	de b7       	in	r29, 0x3e	; 62
    2910:	9a 83       	std	Y+2, r25	; 0x02
    2912:	89 83       	std	Y+1, r24	; 0x01
	PF2_CallBack = callback;
    2914:	89 81       	ldd	r24, Y+1	; 0x01
    2916:	9a 81       	ldd	r25, Y+2	; 0x02
    2918:	90 93 05 02 	sts	0x0205, r25
    291c:	80 93 04 02 	sts	0x0204, r24
}
    2920:	0f 90       	pop	r0
    2922:	0f 90       	pop	r0
    2924:	cf 91       	pop	r28
    2926:	df 91       	pop	r29
    2928:	08 95       	ret

0000292a <EXTI_FnCallBack_INT2>:
void EXTI_FnCallBack_INT2(pf callback){
    292a:	df 93       	push	r29
    292c:	cf 93       	push	r28
    292e:	00 d0       	rcall	.+0      	; 0x2930 <EXTI_FnCallBack_INT2+0x6>
    2930:	cd b7       	in	r28, 0x3d	; 61
    2932:	de b7       	in	r29, 0x3e	; 62
    2934:	9a 83       	std	Y+2, r25	; 0x02
    2936:	89 83       	std	Y+1, r24	; 0x01
	PF3_CallBack = callback;
    2938:	89 81       	ldd	r24, Y+1	; 0x01
    293a:	9a 81       	ldd	r25, Y+2	; 0x02
    293c:	90 93 07 02 	sts	0x0207, r25
    2940:	80 93 06 02 	sts	0x0206, r24
}
    2944:	0f 90       	pop	r0
    2946:	0f 90       	pop	r0
    2948:	cf 91       	pop	r28
    294a:	df 91       	pop	r29
    294c:	08 95       	ret

0000294e <__vector_1>:

void __vector_1() {
    294e:	1f 92       	push	r1
    2950:	0f 92       	push	r0
    2952:	0f b6       	in	r0, 0x3f	; 63
    2954:	0f 92       	push	r0
    2956:	11 24       	eor	r1, r1
    2958:	2f 93       	push	r18
    295a:	3f 93       	push	r19
    295c:	4f 93       	push	r20
    295e:	5f 93       	push	r21
    2960:	6f 93       	push	r22
    2962:	7f 93       	push	r23
    2964:	8f 93       	push	r24
    2966:	9f 93       	push	r25
    2968:	af 93       	push	r26
    296a:	bf 93       	push	r27
    296c:	ef 93       	push	r30
    296e:	ff 93       	push	r31
    2970:	df 93       	push	r29
    2972:	cf 93       	push	r28
    2974:	cd b7       	in	r28, 0x3d	; 61
    2976:	de b7       	in	r29, 0x3e	; 62
	PF1_CallBack();
    2978:	e0 91 02 02 	lds	r30, 0x0202
    297c:	f0 91 03 02 	lds	r31, 0x0203
    2980:	09 95       	icall
}
    2982:	cf 91       	pop	r28
    2984:	df 91       	pop	r29
    2986:	ff 91       	pop	r31
    2988:	ef 91       	pop	r30
    298a:	bf 91       	pop	r27
    298c:	af 91       	pop	r26
    298e:	9f 91       	pop	r25
    2990:	8f 91       	pop	r24
    2992:	7f 91       	pop	r23
    2994:	6f 91       	pop	r22
    2996:	5f 91       	pop	r21
    2998:	4f 91       	pop	r20
    299a:	3f 91       	pop	r19
    299c:	2f 91       	pop	r18
    299e:	0f 90       	pop	r0
    29a0:	0f be       	out	0x3f, r0	; 63
    29a2:	0f 90       	pop	r0
    29a4:	1f 90       	pop	r1
    29a6:	18 95       	reti

000029a8 <__vector_2>:


void __vector_2() {
    29a8:	1f 92       	push	r1
    29aa:	0f 92       	push	r0
    29ac:	0f b6       	in	r0, 0x3f	; 63
    29ae:	0f 92       	push	r0
    29b0:	11 24       	eor	r1, r1
    29b2:	2f 93       	push	r18
    29b4:	3f 93       	push	r19
    29b6:	4f 93       	push	r20
    29b8:	5f 93       	push	r21
    29ba:	6f 93       	push	r22
    29bc:	7f 93       	push	r23
    29be:	8f 93       	push	r24
    29c0:	9f 93       	push	r25
    29c2:	af 93       	push	r26
    29c4:	bf 93       	push	r27
    29c6:	ef 93       	push	r30
    29c8:	ff 93       	push	r31
    29ca:	df 93       	push	r29
    29cc:	cf 93       	push	r28
    29ce:	cd b7       	in	r28, 0x3d	; 61
    29d0:	de b7       	in	r29, 0x3e	; 62
	PF2_CallBack();
    29d2:	e0 91 04 02 	lds	r30, 0x0204
    29d6:	f0 91 05 02 	lds	r31, 0x0205
    29da:	09 95       	icall
}
    29dc:	cf 91       	pop	r28
    29de:	df 91       	pop	r29
    29e0:	ff 91       	pop	r31
    29e2:	ef 91       	pop	r30
    29e4:	bf 91       	pop	r27
    29e6:	af 91       	pop	r26
    29e8:	9f 91       	pop	r25
    29ea:	8f 91       	pop	r24
    29ec:	7f 91       	pop	r23
    29ee:	6f 91       	pop	r22
    29f0:	5f 91       	pop	r21
    29f2:	4f 91       	pop	r20
    29f4:	3f 91       	pop	r19
    29f6:	2f 91       	pop	r18
    29f8:	0f 90       	pop	r0
    29fa:	0f be       	out	0x3f, r0	; 63
    29fc:	0f 90       	pop	r0
    29fe:	1f 90       	pop	r1
    2a00:	18 95       	reti

00002a02 <__vector_3>:


void __vector_3() {
    2a02:	1f 92       	push	r1
    2a04:	0f 92       	push	r0
    2a06:	0f b6       	in	r0, 0x3f	; 63
    2a08:	0f 92       	push	r0
    2a0a:	11 24       	eor	r1, r1
    2a0c:	2f 93       	push	r18
    2a0e:	3f 93       	push	r19
    2a10:	4f 93       	push	r20
    2a12:	5f 93       	push	r21
    2a14:	6f 93       	push	r22
    2a16:	7f 93       	push	r23
    2a18:	8f 93       	push	r24
    2a1a:	9f 93       	push	r25
    2a1c:	af 93       	push	r26
    2a1e:	bf 93       	push	r27
    2a20:	ef 93       	push	r30
    2a22:	ff 93       	push	r31
    2a24:	df 93       	push	r29
    2a26:	cf 93       	push	r28
    2a28:	cd b7       	in	r28, 0x3d	; 61
    2a2a:	de b7       	in	r29, 0x3e	; 62
	PF3_CallBack();
    2a2c:	e0 91 06 02 	lds	r30, 0x0206
    2a30:	f0 91 07 02 	lds	r31, 0x0207
    2a34:	09 95       	icall
}
    2a36:	cf 91       	pop	r28
    2a38:	df 91       	pop	r29
    2a3a:	ff 91       	pop	r31
    2a3c:	ef 91       	pop	r30
    2a3e:	bf 91       	pop	r27
    2a40:	af 91       	pop	r26
    2a42:	9f 91       	pop	r25
    2a44:	8f 91       	pop	r24
    2a46:	7f 91       	pop	r23
    2a48:	6f 91       	pop	r22
    2a4a:	5f 91       	pop	r21
    2a4c:	4f 91       	pop	r20
    2a4e:	3f 91       	pop	r19
    2a50:	2f 91       	pop	r18
    2a52:	0f 90       	pop	r0
    2a54:	0f be       	out	0x3f, r0	; 63
    2a56:	0f 90       	pop	r0
    2a58:	1f 90       	pop	r1
    2a5a:	18 95       	reti

00002a5c <DIO_voidInit>:
#include "DIO_priv.h"



void DIO_voidInit(void)
{
    2a5c:	df 93       	push	r29
    2a5e:	cf 93       	push	r28
    2a60:	cd b7       	in	r28, 0x3d	; 61
    2a62:	de b7       	in	r29, 0x3e	; 62
   DDRA = CONC(DIO_PIN_DIR_7 ,DIO_PIN_DIR_6 ,DIO_PIN_DIR_5 ,DIO_PIN_DIR_4 ,DIO_PIN_DIR_3 ,DIO_PIN_DIR_2 ,DIO_PIN_DIR_1 ,DIO_PIN_DIR_0 );
    2a64:	ea e3       	ldi	r30, 0x3A	; 58
    2a66:	f0 e0       	ldi	r31, 0x00	; 0
    2a68:	8e e0       	ldi	r24, 0x0E	; 14
    2a6a:	80 83       	st	Z, r24
   DDRB = CONC(DIO_PIN_DIR_15,DIO_PIN_DIR_14,DIO_PIN_DIR_13,DIO_PIN_DIR_12,DIO_PIN_DIR_11,DIO_PIN_DIR_10,DIO_PIN_DIR_9 ,DIO_PIN_DIR_8 );
    2a6c:	e7 e3       	ldi	r30, 0x37	; 55
    2a6e:	f0 e0       	ldi	r31, 0x00	; 0
    2a70:	80 ef       	ldi	r24, 0xF0	; 240
    2a72:	80 83       	st	Z, r24
   DDRC = CONC(DIO_PIN_DIR_23,DIO_PIN_DIR_22,DIO_PIN_DIR_21,DIO_PIN_DIR_20,DIO_PIN_DIR_19,DIO_PIN_DIR_18,DIO_PIN_DIR_17,DIO_PIN_DIR_16);
    2a74:	e4 e3       	ldi	r30, 0x34	; 52
    2a76:	f0 e0       	ldi	r31, 0x00	; 0
    2a78:	8f ef       	ldi	r24, 0xFF	; 255
    2a7a:	80 83       	st	Z, r24
   DDRD = CONC(DIO_PIN_DIR_31,DIO_PIN_DIR_30,DIO_PIN_DIR_29,DIO_PIN_DIR_28,DIO_PIN_DIR_27,DIO_PIN_DIR_26,DIO_PIN_DIR_25,DIO_PIN_DIR_24);
    2a7c:	e1 e3       	ldi	r30, 0x31	; 49
    2a7e:	f0 e0       	ldi	r31, 0x00	; 0
    2a80:	8f ef       	ldi	r24, 0xFF	; 255
    2a82:	80 83       	st	Z, r24

}
    2a84:	cf 91       	pop	r28
    2a86:	df 91       	pop	r29
    2a88:	08 95       	ret

00002a8a <DIO_InitCertainPort>:

void DIO_InitCertainPort(u8 PORT)
{
    2a8a:	df 93       	push	r29
    2a8c:	cf 93       	push	r28
    2a8e:	0f 92       	push	r0
    2a90:	cd b7       	in	r28, 0x3d	; 61
    2a92:	de b7       	in	r29, 0x3e	; 62
    2a94:	89 83       	std	Y+1, r24	; 0x01
	if(PORT == ODRA){
    2a96:	eb e3       	ldi	r30, 0x3B	; 59
    2a98:	f0 e0       	ldi	r31, 0x00	; 0
    2a9a:	90 81       	ld	r25, Z
    2a9c:	89 81       	ldd	r24, Y+1	; 0x01
    2a9e:	98 17       	cp	r25, r24
    2aa0:	29 f4       	brne	.+10     	; 0x2aac <DIO_InitCertainPort+0x22>
		DDRA = CONC(DIO_PIN_DIR_7 ,DIO_PIN_DIR_6 ,DIO_PIN_DIR_5 ,DIO_PIN_DIR_4 ,DIO_PIN_DIR_3 ,DIO_PIN_DIR_2 ,DIO_PIN_DIR_1 ,DIO_PIN_DIR_0 );
    2aa2:	ea e3       	ldi	r30, 0x3A	; 58
    2aa4:	f0 e0       	ldi	r31, 0x00	; 0
    2aa6:	8e e0       	ldi	r24, 0x0E	; 14
    2aa8:	80 83       	st	Z, r24
    2aaa:	20 c0       	rjmp	.+64     	; 0x2aec <DIO_InitCertainPort+0x62>
	}else if(PORT == ODRB){
    2aac:	e8 e3       	ldi	r30, 0x38	; 56
    2aae:	f0 e0       	ldi	r31, 0x00	; 0
    2ab0:	90 81       	ld	r25, Z
    2ab2:	89 81       	ldd	r24, Y+1	; 0x01
    2ab4:	98 17       	cp	r25, r24
    2ab6:	29 f4       	brne	.+10     	; 0x2ac2 <DIO_InitCertainPort+0x38>
		DDRB = CONC(DIO_PIN_DIR_15,DIO_PIN_DIR_14,DIO_PIN_DIR_13,DIO_PIN_DIR_12,DIO_PIN_DIR_11,DIO_PIN_DIR_10,DIO_PIN_DIR_9 ,DIO_PIN_DIR_8 );
    2ab8:	e7 e3       	ldi	r30, 0x37	; 55
    2aba:	f0 e0       	ldi	r31, 0x00	; 0
    2abc:	80 ef       	ldi	r24, 0xF0	; 240
    2abe:	80 83       	st	Z, r24
    2ac0:	15 c0       	rjmp	.+42     	; 0x2aec <DIO_InitCertainPort+0x62>
	}else if(PORT == ODRC){
    2ac2:	e5 e3       	ldi	r30, 0x35	; 53
    2ac4:	f0 e0       	ldi	r31, 0x00	; 0
    2ac6:	90 81       	ld	r25, Z
    2ac8:	89 81       	ldd	r24, Y+1	; 0x01
    2aca:	98 17       	cp	r25, r24
    2acc:	29 f4       	brne	.+10     	; 0x2ad8 <DIO_InitCertainPort+0x4e>
		DDRC = CONC(DIO_PIN_DIR_23,DIO_PIN_DIR_22,DIO_PIN_DIR_21,DIO_PIN_DIR_20,DIO_PIN_DIR_19,DIO_PIN_DIR_18,DIO_PIN_DIR_17,DIO_PIN_DIR_16);
    2ace:	e4 e3       	ldi	r30, 0x34	; 52
    2ad0:	f0 e0       	ldi	r31, 0x00	; 0
    2ad2:	8f ef       	ldi	r24, 0xFF	; 255
    2ad4:	80 83       	st	Z, r24
    2ad6:	0a c0       	rjmp	.+20     	; 0x2aec <DIO_InitCertainPort+0x62>
	}else if(PORT == ODRD){
    2ad8:	e2 e3       	ldi	r30, 0x32	; 50
    2ada:	f0 e0       	ldi	r31, 0x00	; 0
    2adc:	90 81       	ld	r25, Z
    2ade:	89 81       	ldd	r24, Y+1	; 0x01
    2ae0:	98 17       	cp	r25, r24
    2ae2:	21 f4       	brne	.+8      	; 0x2aec <DIO_InitCertainPort+0x62>
		DDRD = CONC(DIO_PIN_DIR_31,DIO_PIN_DIR_30,DIO_PIN_DIR_29,DIO_PIN_DIR_28,DIO_PIN_DIR_27,DIO_PIN_DIR_26,DIO_PIN_DIR_25,DIO_PIN_DIR_24);
    2ae4:	e1 e3       	ldi	r30, 0x31	; 49
    2ae6:	f0 e0       	ldi	r31, 0x00	; 0
    2ae8:	8f ef       	ldi	r24, 0xFF	; 255
    2aea:	80 83       	st	Z, r24
	}
	return;
}
    2aec:	0f 90       	pop	r0
    2aee:	cf 91       	pop	r28
    2af0:	df 91       	pop	r29
    2af2:	08 95       	ret

00002af4 <DIO_enuWritePin>:



tenuErrorStatus DIO_enuWritePin(u8 u8PinNumCpy,u8 u8PinValueCpy)
{
    2af4:	df 93       	push	r29
    2af6:	cf 93       	push	r28
    2af8:	cd b7       	in	r28, 0x3d	; 61
    2afa:	de b7       	in	r29, 0x3e	; 62
    2afc:	2b 97       	sbiw	r28, 0x0b	; 11
    2afe:	0f b6       	in	r0, 0x3f	; 63
    2b00:	f8 94       	cli
    2b02:	de bf       	out	0x3e, r29	; 62
    2b04:	0f be       	out	0x3f, r0	; 63
    2b06:	cd bf       	out	0x3d, r28	; 61
    2b08:	8a 83       	std	Y+2, r24	; 0x02
    2b0a:	6b 83       	std	Y+3, r22	; 0x03

	tenuErrorStatus enuReturnStateLoc = EOK;
    2b0c:	19 82       	std	Y+1, r1	; 0x01
	if (u8PinNumCpy >= DIO_PIN_NUM_0 && u8PinNumCpy <= DIO_PIN_NUM_7)
    2b0e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b10:	88 30       	cpi	r24, 0x08	; 8
    2b12:	d8 f5       	brcc	.+118    	; 0x2b8a <DIO_enuWritePin+0x96>
	{
		switch (u8PinValueCpy)
    2b14:	8b 81       	ldd	r24, Y+3	; 0x03
    2b16:	28 2f       	mov	r18, r24
    2b18:	30 e0       	ldi	r19, 0x00	; 0
    2b1a:	3b 87       	std	Y+11, r19	; 0x0b
    2b1c:	2a 87       	std	Y+10, r18	; 0x0a
    2b1e:	8a 85       	ldd	r24, Y+10	; 0x0a
    2b20:	9b 85       	ldd	r25, Y+11	; 0x0b
    2b22:	00 97       	sbiw	r24, 0x00	; 0
    2b24:	31 f0       	breq	.+12     	; 0x2b32 <DIO_enuWritePin+0x3e>
    2b26:	2a 85       	ldd	r18, Y+10	; 0x0a
    2b28:	3b 85       	ldd	r19, Y+11	; 0x0b
    2b2a:	21 30       	cpi	r18, 0x01	; 1
    2b2c:	31 05       	cpc	r19, r1
    2b2e:	b1 f0       	breq	.+44     	; 0x2b5c <DIO_enuWritePin+0x68>
    2b30:	29 c0       	rjmp	.+82     	; 0x2b84 <DIO_enuWritePin+0x90>
		{
			case DIO_LOW :
			 CLR_BIT (ODRA ,  u8PinNumCpy);
    2b32:	ab e3       	ldi	r26, 0x3B	; 59
    2b34:	b0 e0       	ldi	r27, 0x00	; 0
    2b36:	eb e3       	ldi	r30, 0x3B	; 59
    2b38:	f0 e0       	ldi	r31, 0x00	; 0
    2b3a:	80 81       	ld	r24, Z
    2b3c:	48 2f       	mov	r20, r24
    2b3e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b40:	28 2f       	mov	r18, r24
    2b42:	30 e0       	ldi	r19, 0x00	; 0
    2b44:	81 e0       	ldi	r24, 0x01	; 1
    2b46:	90 e0       	ldi	r25, 0x00	; 0
    2b48:	02 2e       	mov	r0, r18
    2b4a:	02 c0       	rjmp	.+4      	; 0x2b50 <DIO_enuWritePin+0x5c>
    2b4c:	88 0f       	add	r24, r24
    2b4e:	99 1f       	adc	r25, r25
    2b50:	0a 94       	dec	r0
    2b52:	e2 f7       	brpl	.-8      	; 0x2b4c <DIO_enuWritePin+0x58>
    2b54:	80 95       	com	r24
    2b56:	84 23       	and	r24, r20
    2b58:	8c 93       	st	X, r24
    2b5a:	f8 c0       	rjmp	.+496    	; 0x2d4c <DIO_enuWritePin+0x258>
			break;
			case DIO_HIGH :
			 SET_BIT(ODRA , u8PinNumCpy);
    2b5c:	ab e3       	ldi	r26, 0x3B	; 59
    2b5e:	b0 e0       	ldi	r27, 0x00	; 0
    2b60:	eb e3       	ldi	r30, 0x3B	; 59
    2b62:	f0 e0       	ldi	r31, 0x00	; 0
    2b64:	80 81       	ld	r24, Z
    2b66:	48 2f       	mov	r20, r24
    2b68:	8a 81       	ldd	r24, Y+2	; 0x02
    2b6a:	28 2f       	mov	r18, r24
    2b6c:	30 e0       	ldi	r19, 0x00	; 0
    2b6e:	81 e0       	ldi	r24, 0x01	; 1
    2b70:	90 e0       	ldi	r25, 0x00	; 0
    2b72:	02 2e       	mov	r0, r18
    2b74:	02 c0       	rjmp	.+4      	; 0x2b7a <DIO_enuWritePin+0x86>
    2b76:	88 0f       	add	r24, r24
    2b78:	99 1f       	adc	r25, r25
    2b7a:	0a 94       	dec	r0
    2b7c:	e2 f7       	brpl	.-8      	; 0x2b76 <DIO_enuWritePin+0x82>
    2b7e:	84 2b       	or	r24, r20
    2b80:	8c 93       	st	X, r24
    2b82:	e4 c0       	rjmp	.+456    	; 0x2d4c <DIO_enuWritePin+0x258>
			break ;
			default :
			enuReturnStateLoc = PARAM_OUT_RANGE ;
    2b84:	81 e0       	ldi	r24, 0x01	; 1
    2b86:	89 83       	std	Y+1, r24	; 0x01
    2b88:	e1 c0       	rjmp	.+450    	; 0x2d4c <DIO_enuWritePin+0x258>
		}
	}
	else if (u8PinNumCpy >= DIO_PIN_NUM_8 && u8PinNumCpy <= DIO_PIN_NUM_15)
    2b8a:	8a 81       	ldd	r24, Y+2	; 0x02
    2b8c:	88 30       	cpi	r24, 0x08	; 8
    2b8e:	08 f4       	brcc	.+2      	; 0x2b92 <DIO_enuWritePin+0x9e>
    2b90:	45 c0       	rjmp	.+138    	; 0x2c1c <DIO_enuWritePin+0x128>
    2b92:	8a 81       	ldd	r24, Y+2	; 0x02
    2b94:	80 31       	cpi	r24, 0x10	; 16
    2b96:	08 f0       	brcs	.+2      	; 0x2b9a <DIO_enuWritePin+0xa6>
    2b98:	41 c0       	rjmp	.+130    	; 0x2c1c <DIO_enuWritePin+0x128>
	{
		switch (u8PinValueCpy)
    2b9a:	8b 81       	ldd	r24, Y+3	; 0x03
    2b9c:	28 2f       	mov	r18, r24
    2b9e:	30 e0       	ldi	r19, 0x00	; 0
    2ba0:	39 87       	std	Y+9, r19	; 0x09
    2ba2:	28 87       	std	Y+8, r18	; 0x08
    2ba4:	88 85       	ldd	r24, Y+8	; 0x08
    2ba6:	99 85       	ldd	r25, Y+9	; 0x09
    2ba8:	00 97       	sbiw	r24, 0x00	; 0
    2baa:	31 f0       	breq	.+12     	; 0x2bb8 <DIO_enuWritePin+0xc4>
    2bac:	28 85       	ldd	r18, Y+8	; 0x08
    2bae:	39 85       	ldd	r19, Y+9	; 0x09
    2bb0:	21 30       	cpi	r18, 0x01	; 1
    2bb2:	31 05       	cpc	r19, r1
    2bb4:	c9 f0       	breq	.+50     	; 0x2be8 <DIO_enuWritePin+0xf4>
    2bb6:	2f c0       	rjmp	.+94     	; 0x2c16 <DIO_enuWritePin+0x122>
		{
			case DIO_LOW :
			 CLR_BIT (ODRB ,  u8PinNumCpy%8); //0 1 2 3 4 5 6 7 => 8%8 = 0, 9%8 = 1, 10%8 = 2, 11%8 = 3, 12%8 = 4, 13%8 = 5, 14%8 = 6, 15%8 = 7
    2bb8:	a8 e3       	ldi	r26, 0x38	; 56
    2bba:	b0 e0       	ldi	r27, 0x00	; 0
    2bbc:	e8 e3       	ldi	r30, 0x38	; 56
    2bbe:	f0 e0       	ldi	r31, 0x00	; 0
    2bc0:	80 81       	ld	r24, Z
    2bc2:	48 2f       	mov	r20, r24
    2bc4:	8a 81       	ldd	r24, Y+2	; 0x02
    2bc6:	88 2f       	mov	r24, r24
    2bc8:	90 e0       	ldi	r25, 0x00	; 0
    2bca:	9c 01       	movw	r18, r24
    2bcc:	27 70       	andi	r18, 0x07	; 7
    2bce:	30 70       	andi	r19, 0x00	; 0
    2bd0:	81 e0       	ldi	r24, 0x01	; 1
    2bd2:	90 e0       	ldi	r25, 0x00	; 0
    2bd4:	02 2e       	mov	r0, r18
    2bd6:	02 c0       	rjmp	.+4      	; 0x2bdc <DIO_enuWritePin+0xe8>
    2bd8:	88 0f       	add	r24, r24
    2bda:	99 1f       	adc	r25, r25
    2bdc:	0a 94       	dec	r0
    2bde:	e2 f7       	brpl	.-8      	; 0x2bd8 <DIO_enuWritePin+0xe4>
    2be0:	80 95       	com	r24
    2be2:	84 23       	and	r24, r20
    2be4:	8c 93       	st	X, r24
    2be6:	b2 c0       	rjmp	.+356    	; 0x2d4c <DIO_enuWritePin+0x258>
			break;
			case DIO_HIGH :
			 SET_BIT(ODRB , u8PinNumCpy%8);
    2be8:	a8 e3       	ldi	r26, 0x38	; 56
    2bea:	b0 e0       	ldi	r27, 0x00	; 0
    2bec:	e8 e3       	ldi	r30, 0x38	; 56
    2bee:	f0 e0       	ldi	r31, 0x00	; 0
    2bf0:	80 81       	ld	r24, Z
    2bf2:	48 2f       	mov	r20, r24
    2bf4:	8a 81       	ldd	r24, Y+2	; 0x02
    2bf6:	88 2f       	mov	r24, r24
    2bf8:	90 e0       	ldi	r25, 0x00	; 0
    2bfa:	9c 01       	movw	r18, r24
    2bfc:	27 70       	andi	r18, 0x07	; 7
    2bfe:	30 70       	andi	r19, 0x00	; 0
    2c00:	81 e0       	ldi	r24, 0x01	; 1
    2c02:	90 e0       	ldi	r25, 0x00	; 0
    2c04:	02 2e       	mov	r0, r18
    2c06:	02 c0       	rjmp	.+4      	; 0x2c0c <DIO_enuWritePin+0x118>
    2c08:	88 0f       	add	r24, r24
    2c0a:	99 1f       	adc	r25, r25
    2c0c:	0a 94       	dec	r0
    2c0e:	e2 f7       	brpl	.-8      	; 0x2c08 <DIO_enuWritePin+0x114>
    2c10:	84 2b       	or	r24, r20
    2c12:	8c 93       	st	X, r24
    2c14:	9b c0       	rjmp	.+310    	; 0x2d4c <DIO_enuWritePin+0x258>
			break ;
			default :
			enuReturnStateLoc = PARAM_OUT_RANGE ;
    2c16:	81 e0       	ldi	r24, 0x01	; 1
    2c18:	89 83       	std	Y+1, r24	; 0x01
    2c1a:	98 c0       	rjmp	.+304    	; 0x2d4c <DIO_enuWritePin+0x258>
		}
	}
	else if (u8PinNumCpy >= DIO_PIN_NUM_16 && u8PinNumCpy <= DIO_PIN_NUM_23)
    2c1c:	8a 81       	ldd	r24, Y+2	; 0x02
    2c1e:	80 31       	cpi	r24, 0x10	; 16
    2c20:	08 f4       	brcc	.+2      	; 0x2c24 <DIO_enuWritePin+0x130>
    2c22:	45 c0       	rjmp	.+138    	; 0x2cae <DIO_enuWritePin+0x1ba>
    2c24:	8a 81       	ldd	r24, Y+2	; 0x02
    2c26:	88 31       	cpi	r24, 0x18	; 24
    2c28:	08 f0       	brcs	.+2      	; 0x2c2c <DIO_enuWritePin+0x138>
    2c2a:	41 c0       	rjmp	.+130    	; 0x2cae <DIO_enuWritePin+0x1ba>
	{
		switch (u8PinValueCpy)
    2c2c:	8b 81       	ldd	r24, Y+3	; 0x03
    2c2e:	28 2f       	mov	r18, r24
    2c30:	30 e0       	ldi	r19, 0x00	; 0
    2c32:	3f 83       	std	Y+7, r19	; 0x07
    2c34:	2e 83       	std	Y+6, r18	; 0x06
    2c36:	8e 81       	ldd	r24, Y+6	; 0x06
    2c38:	9f 81       	ldd	r25, Y+7	; 0x07
    2c3a:	00 97       	sbiw	r24, 0x00	; 0
    2c3c:	31 f0       	breq	.+12     	; 0x2c4a <DIO_enuWritePin+0x156>
    2c3e:	2e 81       	ldd	r18, Y+6	; 0x06
    2c40:	3f 81       	ldd	r19, Y+7	; 0x07
    2c42:	21 30       	cpi	r18, 0x01	; 1
    2c44:	31 05       	cpc	r19, r1
    2c46:	c9 f0       	breq	.+50     	; 0x2c7a <DIO_enuWritePin+0x186>
    2c48:	2f c0       	rjmp	.+94     	; 0x2ca8 <DIO_enuWritePin+0x1b4>
		{
			case DIO_LOW :
			 CLR_BIT (ODRC ,  u8PinNumCpy%16);
    2c4a:	a5 e3       	ldi	r26, 0x35	; 53
    2c4c:	b0 e0       	ldi	r27, 0x00	; 0
    2c4e:	e5 e3       	ldi	r30, 0x35	; 53
    2c50:	f0 e0       	ldi	r31, 0x00	; 0
    2c52:	80 81       	ld	r24, Z
    2c54:	48 2f       	mov	r20, r24
    2c56:	8a 81       	ldd	r24, Y+2	; 0x02
    2c58:	88 2f       	mov	r24, r24
    2c5a:	90 e0       	ldi	r25, 0x00	; 0
    2c5c:	9c 01       	movw	r18, r24
    2c5e:	2f 70       	andi	r18, 0x0F	; 15
    2c60:	30 70       	andi	r19, 0x00	; 0
    2c62:	81 e0       	ldi	r24, 0x01	; 1
    2c64:	90 e0       	ldi	r25, 0x00	; 0
    2c66:	02 2e       	mov	r0, r18
    2c68:	02 c0       	rjmp	.+4      	; 0x2c6e <DIO_enuWritePin+0x17a>
    2c6a:	88 0f       	add	r24, r24
    2c6c:	99 1f       	adc	r25, r25
    2c6e:	0a 94       	dec	r0
    2c70:	e2 f7       	brpl	.-8      	; 0x2c6a <DIO_enuWritePin+0x176>
    2c72:	80 95       	com	r24
    2c74:	84 23       	and	r24, r20
    2c76:	8c 93       	st	X, r24
    2c78:	69 c0       	rjmp	.+210    	; 0x2d4c <DIO_enuWritePin+0x258>
			break;
			case DIO_HIGH :
			 SET_BIT(ODRC , u8PinNumCpy%16);
    2c7a:	a5 e3       	ldi	r26, 0x35	; 53
    2c7c:	b0 e0       	ldi	r27, 0x00	; 0
    2c7e:	e5 e3       	ldi	r30, 0x35	; 53
    2c80:	f0 e0       	ldi	r31, 0x00	; 0
    2c82:	80 81       	ld	r24, Z
    2c84:	48 2f       	mov	r20, r24
    2c86:	8a 81       	ldd	r24, Y+2	; 0x02
    2c88:	88 2f       	mov	r24, r24
    2c8a:	90 e0       	ldi	r25, 0x00	; 0
    2c8c:	9c 01       	movw	r18, r24
    2c8e:	2f 70       	andi	r18, 0x0F	; 15
    2c90:	30 70       	andi	r19, 0x00	; 0
    2c92:	81 e0       	ldi	r24, 0x01	; 1
    2c94:	90 e0       	ldi	r25, 0x00	; 0
    2c96:	02 2e       	mov	r0, r18
    2c98:	02 c0       	rjmp	.+4      	; 0x2c9e <DIO_enuWritePin+0x1aa>
    2c9a:	88 0f       	add	r24, r24
    2c9c:	99 1f       	adc	r25, r25
    2c9e:	0a 94       	dec	r0
    2ca0:	e2 f7       	brpl	.-8      	; 0x2c9a <DIO_enuWritePin+0x1a6>
    2ca2:	84 2b       	or	r24, r20
    2ca4:	8c 93       	st	X, r24
    2ca6:	52 c0       	rjmp	.+164    	; 0x2d4c <DIO_enuWritePin+0x258>
			break ;
			default :
			enuReturnStateLoc = PARAM_OUT_RANGE ;
    2ca8:	81 e0       	ldi	r24, 0x01	; 1
    2caa:	89 83       	std	Y+1, r24	; 0x01
    2cac:	4f c0       	rjmp	.+158    	; 0x2d4c <DIO_enuWritePin+0x258>
		}
	}
	else if (u8PinNumCpy >= DIO_PIN_NUM_24 && u8PinNumCpy <= DIO_PIN_NUM_31)
    2cae:	8a 81       	ldd	r24, Y+2	; 0x02
    2cb0:	88 31       	cpi	r24, 0x18	; 24
    2cb2:	08 f4       	brcc	.+2      	; 0x2cb6 <DIO_enuWritePin+0x1c2>
    2cb4:	49 c0       	rjmp	.+146    	; 0x2d48 <DIO_enuWritePin+0x254>
    2cb6:	8a 81       	ldd	r24, Y+2	; 0x02
    2cb8:	80 32       	cpi	r24, 0x20	; 32
    2cba:	08 f0       	brcs	.+2      	; 0x2cbe <DIO_enuWritePin+0x1ca>
    2cbc:	45 c0       	rjmp	.+138    	; 0x2d48 <DIO_enuWritePin+0x254>
	{
		switch (u8PinValueCpy)
    2cbe:	8b 81       	ldd	r24, Y+3	; 0x03
    2cc0:	28 2f       	mov	r18, r24
    2cc2:	30 e0       	ldi	r19, 0x00	; 0
    2cc4:	3d 83       	std	Y+5, r19	; 0x05
    2cc6:	2c 83       	std	Y+4, r18	; 0x04
    2cc8:	8c 81       	ldd	r24, Y+4	; 0x04
    2cca:	9d 81       	ldd	r25, Y+5	; 0x05
    2ccc:	00 97       	sbiw	r24, 0x00	; 0
    2cce:	31 f0       	breq	.+12     	; 0x2cdc <DIO_enuWritePin+0x1e8>
    2cd0:	2c 81       	ldd	r18, Y+4	; 0x04
    2cd2:	3d 81       	ldd	r19, Y+5	; 0x05
    2cd4:	21 30       	cpi	r18, 0x01	; 1
    2cd6:	31 05       	cpc	r19, r1
    2cd8:	d9 f0       	breq	.+54     	; 0x2d10 <DIO_enuWritePin+0x21c>
    2cda:	33 c0       	rjmp	.+102    	; 0x2d42 <DIO_enuWritePin+0x24e>
		{
			case DIO_LOW :
			 CLR_BIT (ODRD ,  u8PinNumCpy%24);
    2cdc:	a2 e3       	ldi	r26, 0x32	; 50
    2cde:	b0 e0       	ldi	r27, 0x00	; 0
    2ce0:	e2 e3       	ldi	r30, 0x32	; 50
    2ce2:	f0 e0       	ldi	r31, 0x00	; 0
    2ce4:	80 81       	ld	r24, Z
    2ce6:	48 2f       	mov	r20, r24
    2ce8:	8a 81       	ldd	r24, Y+2	; 0x02
    2cea:	98 e1       	ldi	r25, 0x18	; 24
    2cec:	69 2f       	mov	r22, r25
    2cee:	0e 94 31 32 	call	0x6462	; 0x6462 <__udivmodqi4>
    2cf2:	89 2f       	mov	r24, r25
    2cf4:	28 2f       	mov	r18, r24
    2cf6:	30 e0       	ldi	r19, 0x00	; 0
    2cf8:	81 e0       	ldi	r24, 0x01	; 1
    2cfa:	90 e0       	ldi	r25, 0x00	; 0
    2cfc:	02 2e       	mov	r0, r18
    2cfe:	02 c0       	rjmp	.+4      	; 0x2d04 <DIO_enuWritePin+0x210>
    2d00:	88 0f       	add	r24, r24
    2d02:	99 1f       	adc	r25, r25
    2d04:	0a 94       	dec	r0
    2d06:	e2 f7       	brpl	.-8      	; 0x2d00 <DIO_enuWritePin+0x20c>
    2d08:	80 95       	com	r24
    2d0a:	84 23       	and	r24, r20
    2d0c:	8c 93       	st	X, r24
    2d0e:	1e c0       	rjmp	.+60     	; 0x2d4c <DIO_enuWritePin+0x258>
			break;
			case DIO_HIGH :
			 SET_BIT(ODRD , u8PinNumCpy%24);
    2d10:	a2 e3       	ldi	r26, 0x32	; 50
    2d12:	b0 e0       	ldi	r27, 0x00	; 0
    2d14:	e2 e3       	ldi	r30, 0x32	; 50
    2d16:	f0 e0       	ldi	r31, 0x00	; 0
    2d18:	80 81       	ld	r24, Z
    2d1a:	48 2f       	mov	r20, r24
    2d1c:	8a 81       	ldd	r24, Y+2	; 0x02
    2d1e:	98 e1       	ldi	r25, 0x18	; 24
    2d20:	69 2f       	mov	r22, r25
    2d22:	0e 94 31 32 	call	0x6462	; 0x6462 <__udivmodqi4>
    2d26:	89 2f       	mov	r24, r25
    2d28:	28 2f       	mov	r18, r24
    2d2a:	30 e0       	ldi	r19, 0x00	; 0
    2d2c:	81 e0       	ldi	r24, 0x01	; 1
    2d2e:	90 e0       	ldi	r25, 0x00	; 0
    2d30:	02 2e       	mov	r0, r18
    2d32:	02 c0       	rjmp	.+4      	; 0x2d38 <DIO_enuWritePin+0x244>
    2d34:	88 0f       	add	r24, r24
    2d36:	99 1f       	adc	r25, r25
    2d38:	0a 94       	dec	r0
    2d3a:	e2 f7       	brpl	.-8      	; 0x2d34 <DIO_enuWritePin+0x240>
    2d3c:	84 2b       	or	r24, r20
    2d3e:	8c 93       	st	X, r24
    2d40:	05 c0       	rjmp	.+10     	; 0x2d4c <DIO_enuWritePin+0x258>
			break ;
			default :
			enuReturnStateLoc = PARAM_OUT_RANGE ;
    2d42:	81 e0       	ldi	r24, 0x01	; 1
    2d44:	89 83       	std	Y+1, r24	; 0x01
    2d46:	02 c0       	rjmp	.+4      	; 0x2d4c <DIO_enuWritePin+0x258>
		}
	}
	else
	{
		enuReturnStateLoc = PARAM_OUT_RANGE ;
    2d48:	81 e0       	ldi	r24, 0x01	; 1
    2d4a:	89 83       	std	Y+1, r24	; 0x01
	}

	return enuReturnStateLoc ;
    2d4c:	89 81       	ldd	r24, Y+1	; 0x01

}
    2d4e:	2b 96       	adiw	r28, 0x0b	; 11
    2d50:	0f b6       	in	r0, 0x3f	; 63
    2d52:	f8 94       	cli
    2d54:	de bf       	out	0x3e, r29	; 62
    2d56:	0f be       	out	0x3f, r0	; 63
    2d58:	cd bf       	out	0x3d, r28	; 61
    2d5a:	cf 91       	pop	r28
    2d5c:	df 91       	pop	r29
    2d5e:	08 95       	ret

00002d60 <DIO_enuReadPin>:
//#define GET_BIT(byte,pos) ( (byte >> pos) & 1 )
//4 => 0100 
//GET_BIT(4, 1)     0100 >> 1 = 00010 & 0001 = 0

tenuErrorStatus DIO_enuReadPin(u8 u8PinNumCpy ,u8 *pu8PinValueCpy )
{
    2d60:	df 93       	push	r29
    2d62:	cf 93       	push	r28
    2d64:	00 d0       	rcall	.+0      	; 0x2d66 <DIO_enuReadPin+0x6>
    2d66:	00 d0       	rcall	.+0      	; 0x2d68 <DIO_enuReadPin+0x8>
    2d68:	cd b7       	in	r28, 0x3d	; 61
    2d6a:	de b7       	in	r29, 0x3e	; 62
    2d6c:	8a 83       	std	Y+2, r24	; 0x02
    2d6e:	7c 83       	std	Y+4, r23	; 0x04
    2d70:	6b 83       	std	Y+3, r22	; 0x03
	tenuErrorStatus  enuReturnStateLoc = EOK;
    2d72:	19 82       	std	Y+1, r1	; 0x01

	if (pu8PinValueCpy != NULL_PTR)
    2d74:	8b 81       	ldd	r24, Y+3	; 0x03
    2d76:	9c 81       	ldd	r25, Y+4	; 0x04
    2d78:	00 97       	sbiw	r24, 0x00	; 0
    2d7a:	09 f4       	brne	.+2      	; 0x2d7e <DIO_enuReadPin+0x1e>
    2d7c:	71 c0       	rjmp	.+226    	; 0x2e60 <DIO_enuReadPin+0x100>
	{
		//IDR
		if (u8PinNumCpy >= DIO_PIN_NUM_0 && u8PinNumCpy <= DIO_PIN_NUM_7)
    2d7e:	8a 81       	ldd	r24, Y+2	; 0x02
    2d80:	88 30       	cpi	r24, 0x08	; 8
    2d82:	a0 f4       	brcc	.+40     	; 0x2dac <DIO_enuReadPin+0x4c>
		{
			*pu8PinValueCpy  = GET_BIT(IDRA , u8PinNumCpy);
    2d84:	e9 e3       	ldi	r30, 0x39	; 57
    2d86:	f0 e0       	ldi	r31, 0x00	; 0
    2d88:	80 81       	ld	r24, Z
    2d8a:	28 2f       	mov	r18, r24
    2d8c:	30 e0       	ldi	r19, 0x00	; 0
    2d8e:	8a 81       	ldd	r24, Y+2	; 0x02
    2d90:	88 2f       	mov	r24, r24
    2d92:	90 e0       	ldi	r25, 0x00	; 0
    2d94:	a9 01       	movw	r20, r18
    2d96:	02 c0       	rjmp	.+4      	; 0x2d9c <DIO_enuReadPin+0x3c>
    2d98:	55 95       	asr	r21
    2d9a:	47 95       	ror	r20
    2d9c:	8a 95       	dec	r24
    2d9e:	e2 f7       	brpl	.-8      	; 0x2d98 <DIO_enuReadPin+0x38>
    2da0:	ca 01       	movw	r24, r20
    2da2:	81 70       	andi	r24, 0x01	; 1
    2da4:	eb 81       	ldd	r30, Y+3	; 0x03
    2da6:	fc 81       	ldd	r31, Y+4	; 0x04
    2da8:	80 83       	st	Z, r24
    2daa:	5c c0       	rjmp	.+184    	; 0x2e64 <DIO_enuReadPin+0x104>
		}
		else if (u8PinNumCpy >= DIO_PIN_NUM_8 && u8PinNumCpy <= DIO_PIN_NUM_15)
    2dac:	8a 81       	ldd	r24, Y+2	; 0x02
    2dae:	88 30       	cpi	r24, 0x08	; 8
    2db0:	c8 f0       	brcs	.+50     	; 0x2de4 <DIO_enuReadPin+0x84>
    2db2:	8a 81       	ldd	r24, Y+2	; 0x02
    2db4:	80 31       	cpi	r24, 0x10	; 16
    2db6:	b0 f4       	brcc	.+44     	; 0x2de4 <DIO_enuReadPin+0x84>
		{
			*pu8PinValueCpy  = GET_BIT(IDRB , u8PinNumCpy%8);
    2db8:	e6 e3       	ldi	r30, 0x36	; 54
    2dba:	f0 e0       	ldi	r31, 0x00	; 0
    2dbc:	80 81       	ld	r24, Z
    2dbe:	28 2f       	mov	r18, r24
    2dc0:	30 e0       	ldi	r19, 0x00	; 0
    2dc2:	8a 81       	ldd	r24, Y+2	; 0x02
    2dc4:	88 2f       	mov	r24, r24
    2dc6:	90 e0       	ldi	r25, 0x00	; 0
    2dc8:	87 70       	andi	r24, 0x07	; 7
    2dca:	90 70       	andi	r25, 0x00	; 0
    2dcc:	a9 01       	movw	r20, r18
    2dce:	02 c0       	rjmp	.+4      	; 0x2dd4 <DIO_enuReadPin+0x74>
    2dd0:	55 95       	asr	r21
    2dd2:	47 95       	ror	r20
    2dd4:	8a 95       	dec	r24
    2dd6:	e2 f7       	brpl	.-8      	; 0x2dd0 <DIO_enuReadPin+0x70>
    2dd8:	ca 01       	movw	r24, r20
    2dda:	81 70       	andi	r24, 0x01	; 1
    2ddc:	eb 81       	ldd	r30, Y+3	; 0x03
    2dde:	fc 81       	ldd	r31, Y+4	; 0x04
    2de0:	80 83       	st	Z, r24
    2de2:	40 c0       	rjmp	.+128    	; 0x2e64 <DIO_enuReadPin+0x104>
		}
		else if (u8PinNumCpy >= DIO_PIN_NUM_16 && u8PinNumCpy <= DIO_PIN_NUM_23)
    2de4:	8a 81       	ldd	r24, Y+2	; 0x02
    2de6:	80 31       	cpi	r24, 0x10	; 16
    2de8:	c8 f0       	brcs	.+50     	; 0x2e1c <DIO_enuReadPin+0xbc>
    2dea:	8a 81       	ldd	r24, Y+2	; 0x02
    2dec:	88 31       	cpi	r24, 0x18	; 24
    2dee:	b0 f4       	brcc	.+44     	; 0x2e1c <DIO_enuReadPin+0xbc>
		{
			*pu8PinValueCpy  = GET_BIT(IDRC , u8PinNumCpy%16);
    2df0:	e3 e3       	ldi	r30, 0x33	; 51
    2df2:	f0 e0       	ldi	r31, 0x00	; 0
    2df4:	80 81       	ld	r24, Z
    2df6:	28 2f       	mov	r18, r24
    2df8:	30 e0       	ldi	r19, 0x00	; 0
    2dfa:	8a 81       	ldd	r24, Y+2	; 0x02
    2dfc:	88 2f       	mov	r24, r24
    2dfe:	90 e0       	ldi	r25, 0x00	; 0
    2e00:	8f 70       	andi	r24, 0x0F	; 15
    2e02:	90 70       	andi	r25, 0x00	; 0
    2e04:	a9 01       	movw	r20, r18
    2e06:	02 c0       	rjmp	.+4      	; 0x2e0c <DIO_enuReadPin+0xac>
    2e08:	55 95       	asr	r21
    2e0a:	47 95       	ror	r20
    2e0c:	8a 95       	dec	r24
    2e0e:	e2 f7       	brpl	.-8      	; 0x2e08 <DIO_enuReadPin+0xa8>
    2e10:	ca 01       	movw	r24, r20
    2e12:	81 70       	andi	r24, 0x01	; 1
    2e14:	eb 81       	ldd	r30, Y+3	; 0x03
    2e16:	fc 81       	ldd	r31, Y+4	; 0x04
    2e18:	80 83       	st	Z, r24
    2e1a:	24 c0       	rjmp	.+72     	; 0x2e64 <DIO_enuReadPin+0x104>
		}
		else if (u8PinNumCpy >= DIO_PIN_NUM_24 && u8PinNumCpy <= DIO_PIN_NUM_31)
    2e1c:	8a 81       	ldd	r24, Y+2	; 0x02
    2e1e:	88 31       	cpi	r24, 0x18	; 24
    2e20:	e0 f0       	brcs	.+56     	; 0x2e5a <DIO_enuReadPin+0xfa>
    2e22:	8a 81       	ldd	r24, Y+2	; 0x02
    2e24:	80 32       	cpi	r24, 0x20	; 32
    2e26:	c8 f4       	brcc	.+50     	; 0x2e5a <DIO_enuReadPin+0xfa>
		{
			*pu8PinValueCpy  = GET_BIT(IDRD , u8PinNumCpy%24);
    2e28:	e0 e3       	ldi	r30, 0x30	; 48
    2e2a:	f0 e0       	ldi	r31, 0x00	; 0
    2e2c:	80 81       	ld	r24, Z
    2e2e:	28 2f       	mov	r18, r24
    2e30:	30 e0       	ldi	r19, 0x00	; 0
    2e32:	8a 81       	ldd	r24, Y+2	; 0x02
    2e34:	98 e1       	ldi	r25, 0x18	; 24
    2e36:	69 2f       	mov	r22, r25
    2e38:	0e 94 31 32 	call	0x6462	; 0x6462 <__udivmodqi4>
    2e3c:	89 2f       	mov	r24, r25
    2e3e:	88 2f       	mov	r24, r24
    2e40:	90 e0       	ldi	r25, 0x00	; 0
    2e42:	a9 01       	movw	r20, r18
    2e44:	02 c0       	rjmp	.+4      	; 0x2e4a <DIO_enuReadPin+0xea>
    2e46:	55 95       	asr	r21
    2e48:	47 95       	ror	r20
    2e4a:	8a 95       	dec	r24
    2e4c:	e2 f7       	brpl	.-8      	; 0x2e46 <DIO_enuReadPin+0xe6>
    2e4e:	ca 01       	movw	r24, r20
    2e50:	81 70       	andi	r24, 0x01	; 1
    2e52:	eb 81       	ldd	r30, Y+3	; 0x03
    2e54:	fc 81       	ldd	r31, Y+4	; 0x04
    2e56:	80 83       	st	Z, r24
    2e58:	05 c0       	rjmp	.+10     	; 0x2e64 <DIO_enuReadPin+0x104>
		}
		else
		{
			enuReturnStateLoc = PARAM_OUT_RANGE ;
    2e5a:	81 e0       	ldi	r24, 0x01	; 1
    2e5c:	89 83       	std	Y+1, r24	; 0x01
    2e5e:	02 c0       	rjmp	.+4      	; 0x2e64 <DIO_enuReadPin+0x104>
		}
	}
	else
	{
		enuReturnStateLoc = PARAM_NULL_PTR ;
    2e60:	82 e0       	ldi	r24, 0x02	; 2
    2e62:	89 83       	std	Y+1, r24	; 0x01
	}

	return enuReturnStateLoc ;
    2e64:	89 81       	ldd	r24, Y+1	; 0x01

}
    2e66:	0f 90       	pop	r0
    2e68:	0f 90       	pop	r0
    2e6a:	0f 90       	pop	r0
    2e6c:	0f 90       	pop	r0
    2e6e:	cf 91       	pop	r28
    2e70:	df 91       	pop	r29
    2e72:	08 95       	ret

00002e74 <DIO_enuStatePullup>:

tenuErrorStatus DIO_enuStatePullup(u8 u8PinNumCpy, u8 u8StateCpy)
{
    2e74:	df 93       	push	r29
    2e76:	cf 93       	push	r28
    2e78:	00 d0       	rcall	.+0      	; 0x2e7a <DIO_enuStatePullup+0x6>
    2e7a:	cd b7       	in	r28, 0x3d	; 61
    2e7c:	de b7       	in	r29, 0x3e	; 62
    2e7e:	89 83       	std	Y+1, r24	; 0x01
    2e80:	6a 83       	std	Y+2, r22	; 0x02
   return DIO_enuWritePin(u8PinNumCpy,u8StateCpy);
    2e82:	89 81       	ldd	r24, Y+1	; 0x01
    2e84:	6a 81       	ldd	r22, Y+2	; 0x02
    2e86:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
}
    2e8a:	0f 90       	pop	r0
    2e8c:	0f 90       	pop	r0
    2e8e:	cf 91       	pop	r28
    2e90:	df 91       	pop	r29
    2e92:	08 95       	ret

00002e94 <DIO_enuWriteGroup>:



tenuErrorStatus DIO_enuWriteGroup(u8 *pau8PinNumCpy,u8 * pau8PinValueCpy , u8 u8SizeCpy)
{
    2e94:	df 93       	push	r29
    2e96:	cf 93       	push	r28
    2e98:	cd b7       	in	r28, 0x3d	; 61
    2e9a:	de b7       	in	r29, 0x3e	; 62
    2e9c:	27 97       	sbiw	r28, 0x07	; 7
    2e9e:	0f b6       	in	r0, 0x3f	; 63
    2ea0:	f8 94       	cli
    2ea2:	de bf       	out	0x3e, r29	; 62
    2ea4:	0f be       	out	0x3f, r0	; 63
    2ea6:	cd bf       	out	0x3d, r28	; 61
    2ea8:	9c 83       	std	Y+4, r25	; 0x04
    2eaa:	8b 83       	std	Y+3, r24	; 0x03
    2eac:	7e 83       	std	Y+6, r23	; 0x06
    2eae:	6d 83       	std	Y+5, r22	; 0x05
    2eb0:	4f 83       	std	Y+7, r20	; 0x07
	tenuErrorStatus enuReturnStateLoc = EOK;
    2eb2:	1a 82       	std	Y+2, r1	; 0x02
	u8 u8CntrLoc;
	for (u8CntrLoc = 0 ; u8CntrLoc < u8SizeCpy ; u8CntrLoc++)
    2eb4:	19 82       	std	Y+1, r1	; 0x01
    2eb6:	1d c0       	rjmp	.+58     	; 0x2ef2 <DIO_enuWriteGroup+0x5e>
	{
		enuReturnStateLoc = DIO_enuWritePin(pau8PinNumCpy[u8CntrLoc],pau8PinValueCpy[u8CntrLoc]);
    2eb8:	89 81       	ldd	r24, Y+1	; 0x01
    2eba:	28 2f       	mov	r18, r24
    2ebc:	30 e0       	ldi	r19, 0x00	; 0
    2ebe:	8b 81       	ldd	r24, Y+3	; 0x03
    2ec0:	9c 81       	ldd	r25, Y+4	; 0x04
    2ec2:	fc 01       	movw	r30, r24
    2ec4:	e2 0f       	add	r30, r18
    2ec6:	f3 1f       	adc	r31, r19
    2ec8:	40 81       	ld	r20, Z
    2eca:	89 81       	ldd	r24, Y+1	; 0x01
    2ecc:	28 2f       	mov	r18, r24
    2ece:	30 e0       	ldi	r19, 0x00	; 0
    2ed0:	8d 81       	ldd	r24, Y+5	; 0x05
    2ed2:	9e 81       	ldd	r25, Y+6	; 0x06
    2ed4:	fc 01       	movw	r30, r24
    2ed6:	e2 0f       	add	r30, r18
    2ed8:	f3 1f       	adc	r31, r19
    2eda:	90 81       	ld	r25, Z
    2edc:	84 2f       	mov	r24, r20
    2ede:	69 2f       	mov	r22, r25
    2ee0:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    2ee4:	8a 83       	std	Y+2, r24	; 0x02
		if (enuReturnStateLoc != EOK)
    2ee6:	8a 81       	ldd	r24, Y+2	; 0x02
    2ee8:	88 23       	and	r24, r24
    2eea:	39 f4       	brne	.+14     	; 0x2efa <DIO_enuWriteGroup+0x66>

tenuErrorStatus DIO_enuWriteGroup(u8 *pau8PinNumCpy,u8 * pau8PinValueCpy , u8 u8SizeCpy)
{
	tenuErrorStatus enuReturnStateLoc = EOK;
	u8 u8CntrLoc;
	for (u8CntrLoc = 0 ; u8CntrLoc < u8SizeCpy ; u8CntrLoc++)
    2eec:	89 81       	ldd	r24, Y+1	; 0x01
    2eee:	8f 5f       	subi	r24, 0xFF	; 255
    2ef0:	89 83       	std	Y+1, r24	; 0x01
    2ef2:	99 81       	ldd	r25, Y+1	; 0x01
    2ef4:	8f 81       	ldd	r24, Y+7	; 0x07
    2ef6:	98 17       	cp	r25, r24
    2ef8:	f8 f2       	brcs	.-66     	; 0x2eb8 <DIO_enuWriteGroup+0x24>
		if (enuReturnStateLoc != EOK)
		{
			break;
		}
	}
	return enuReturnStateLoc;
    2efa:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2efc:	27 96       	adiw	r28, 0x07	; 7
    2efe:	0f b6       	in	r0, 0x3f	; 63
    2f00:	f8 94       	cli
    2f02:	de bf       	out	0x3e, r29	; 62
    2f04:	0f be       	out	0x3f, r0	; 63
    2f06:	cd bf       	out	0x3d, r28	; 61
    2f08:	cf 91       	pop	r28
    2f0a:	df 91       	pop	r29
    2f0c:	08 95       	ret

00002f0e <ADC_voidInit>:
#include "ADC_cfg.h"
#include "ADC_priv.h"
pf ADC_pfCall = NULL_PTR;
u16 ADC_u16ReadValue ;

void ADC_voidInit(void){
    2f0e:	df 93       	push	r29
    2f10:	cf 93       	push	r28
    2f12:	cd b7       	in	r28, 0x3d	; 61
    2f14:	de b7       	in	r29, 0x3e	; 62

	#if ADC_RESOLUTION_MODE == ADC_bit_Mode_8
	//Write one to ADLAR to left adjust the result
		SET_BIT(ADCMUX, ADC_ADLAR_BIT);
	#else
		CLR_BIT(ADCMUX, ADC_ADLAR_BIT);
    2f16:	a7 e2       	ldi	r26, 0x27	; 39
    2f18:	b0 e0       	ldi	r27, 0x00	; 0
    2f1a:	e7 e2       	ldi	r30, 0x27	; 39
    2f1c:	f0 e0       	ldi	r31, 0x00	; 0
    2f1e:	80 81       	ld	r24, Z
    2f20:	8f 7d       	andi	r24, 0xDF	; 223
    2f22:	8c 93       	st	X, r24

	#if ADC_VOLTAGE_REF == ADC_AREF
		CLR_BIT(ADCMUX, ADC_REFS0_BIT);
		CLR_BIT(ADCMUX, ADC_REFS1_BIT);
	#elif ADC_VOLTAGE_REF == ADC_AVCC
		SET_BIT(ADCMUX, ADC_REFS0_BIT);
    2f24:	a7 e2       	ldi	r26, 0x27	; 39
    2f26:	b0 e0       	ldi	r27, 0x00	; 0
    2f28:	e7 e2       	ldi	r30, 0x27	; 39
    2f2a:	f0 e0       	ldi	r31, 0x00	; 0
    2f2c:	80 81       	ld	r24, Z
    2f2e:	80 64       	ori	r24, 0x40	; 64
    2f30:	8c 93       	st	X, r24
		CLR_BIT(ADCMUX, ADC_REFS1_BIT);
    2f32:	a7 e2       	ldi	r26, 0x27	; 39
    2f34:	b0 e0       	ldi	r27, 0x00	; 0
    2f36:	e7 e2       	ldi	r30, 0x27	; 39
    2f38:	f0 e0       	ldi	r31, 0x00	; 0
    2f3a:	80 81       	ld	r24, Z
    2f3c:	8f 77       	andi	r24, 0x7F	; 127
    2f3e:	8c 93       	st	X, r24
	#else
		SET_BIT(ADCMUX, ADC_REFS0_BIT);
		SET_BIT(ADCMUX, ADC_REFS1_BIT);
	#endif

	ADCSRA &= 0b11111000;
    2f40:	a6 e2       	ldi	r26, 0x26	; 38
    2f42:	b0 e0       	ldi	r27, 0x00	; 0
    2f44:	e6 e2       	ldi	r30, 0x26	; 38
    2f46:	f0 e0       	ldi	r31, 0x00	; 0
    2f48:	80 81       	ld	r24, Z
    2f4a:	88 7f       	andi	r24, 0xF8	; 248
    2f4c:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, ADC_PRESCALAR);
    2f4e:	a6 e2       	ldi	r26, 0x26	; 38
    2f50:	b0 e0       	ldi	r27, 0x00	; 0
    2f52:	e6 e2       	ldi	r30, 0x26	; 38
    2f54:	f0 e0       	ldi	r31, 0x00	; 0
    2f56:	80 81       	ld	r24, Z
    2f58:	80 62       	ori	r24, 0x20	; 32
    2f5a:	8c 93       	st	X, r24

	#if ADC_TRIGGER_MODE == ADC_SINGLE_MODE
		CLR_BIT(ADCSRA, ADC_ADATE_BIT);
	#else
		SET_BIT(ADCSRA , ADC_ADATE_BIT) ;
    2f5c:	a6 e2       	ldi	r26, 0x26	; 38
    2f5e:	b0 e0       	ldi	r27, 0x00	; 0
    2f60:	e6 e2       	ldi	r30, 0x26	; 38
    2f62:	f0 e0       	ldi	r31, 0x00	; 0
    2f64:	80 81       	ld	r24, Z
    2f66:	80 62       	ori	r24, 0x20	; 32
    2f68:	8c 93       	st	X, r24
		SFIOR &= 0b00011111;
    2f6a:	a0 e5       	ldi	r26, 0x50	; 80
    2f6c:	b0 e0       	ldi	r27, 0x00	; 0
    2f6e:	e0 e5       	ldi	r30, 0x50	; 80
    2f70:	f0 e0       	ldi	r31, 0x00	; 0
    2f72:	80 81       	ld	r24, Z
    2f74:	8f 71       	andi	r24, 0x1F	; 31
    2f76:	8c 93       	st	X, r24
		SFIOR |= ADC_TRIGGER_MODE << 5;
    2f78:	a0 e5       	ldi	r26, 0x50	; 80
    2f7a:	b0 e0       	ldi	r27, 0x00	; 0
    2f7c:	e0 e5       	ldi	r30, 0x50	; 80
    2f7e:	f0 e0       	ldi	r31, 0x00	; 0
    2f80:	80 81       	ld	r24, Z
    2f82:	8c 93       	st	X, r24
	#endif
}
    2f84:	cf 91       	pop	r28
    2f86:	df 91       	pop	r29
    2f88:	08 95       	ret

00002f8a <ADC_voidEnable>:

void ADC_voidEnable(void)
{
    2f8a:	df 93       	push	r29
    2f8c:	cf 93       	push	r28
    2f8e:	cd b7       	in	r28, 0x3d	; 61
    2f90:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA , ADC_ADEN_BIT);
    2f92:	a6 e2       	ldi	r26, 0x26	; 38
    2f94:	b0 e0       	ldi	r27, 0x00	; 0
    2f96:	e6 e2       	ldi	r30, 0x26	; 38
    2f98:	f0 e0       	ldi	r31, 0x00	; 0
    2f9a:	80 81       	ld	r24, Z
    2f9c:	80 68       	ori	r24, 0x80	; 128
    2f9e:	8c 93       	st	X, r24
}
    2fa0:	cf 91       	pop	r28
    2fa2:	df 91       	pop	r29
    2fa4:	08 95       	ret

00002fa6 <ADC_voidDisable>:

void ADC_voidDisable(void)
{
    2fa6:	df 93       	push	r29
    2fa8:	cf 93       	push	r28
    2faa:	cd b7       	in	r28, 0x3d	; 61
    2fac:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADCSRA , ADC_ADEN_BIT);
    2fae:	a6 e2       	ldi	r26, 0x26	; 38
    2fb0:	b0 e0       	ldi	r27, 0x00	; 0
    2fb2:	e6 e2       	ldi	r30, 0x26	; 38
    2fb4:	f0 e0       	ldi	r31, 0x00	; 0
    2fb6:	80 81       	ld	r24, Z
    2fb8:	8f 77       	andi	r24, 0x7F	; 127
    2fba:	8c 93       	st	X, r24
}
    2fbc:	cf 91       	pop	r28
    2fbe:	df 91       	pop	r29
    2fc0:	08 95       	ret

00002fc2 <ADC_voidEnableInterrupt>:

void ADC_voidEnableInterrupt(void)
{
    2fc2:	df 93       	push	r29
    2fc4:	cf 93       	push	r28
    2fc6:	cd b7       	in	r28, 0x3d	; 61
    2fc8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA , ADC_ADIE_BIT);
    2fca:	a6 e2       	ldi	r26, 0x26	; 38
    2fcc:	b0 e0       	ldi	r27, 0x00	; 0
    2fce:	e6 e2       	ldi	r30, 0x26	; 38
    2fd0:	f0 e0       	ldi	r31, 0x00	; 0
    2fd2:	80 81       	ld	r24, Z
    2fd4:	88 60       	ori	r24, 0x08	; 8
    2fd6:	8c 93       	st	X, r24
}
    2fd8:	cf 91       	pop	r28
    2fda:	df 91       	pop	r29
    2fdc:	08 95       	ret

00002fde <ADC_voidDisableInterrupt>:
void ADC_voidDisableInterrupt(void)
{
    2fde:	df 93       	push	r29
    2fe0:	cf 93       	push	r28
    2fe2:	cd b7       	in	r28, 0x3d	; 61
    2fe4:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADCSRA , ADC_ADIE_BIT);
    2fe6:	a6 e2       	ldi	r26, 0x26	; 38
    2fe8:	b0 e0       	ldi	r27, 0x00	; 0
    2fea:	e6 e2       	ldi	r30, 0x26	; 38
    2fec:	f0 e0       	ldi	r31, 0x00	; 0
    2fee:	80 81       	ld	r24, Z
    2ff0:	87 7f       	andi	r24, 0xF7	; 247
    2ff2:	8c 93       	st	X, r24
}
    2ff4:	cf 91       	pop	r28
    2ff6:	df 91       	pop	r29
    2ff8:	08 95       	ret

00002ffa <ADC_voidSetCallback>:

void ADC_voidSetCallback(pf pfCallbackCpy)
{
    2ffa:	df 93       	push	r29
    2ffc:	cf 93       	push	r28
    2ffe:	00 d0       	rcall	.+0      	; 0x3000 <ADC_voidSetCallback+0x6>
    3000:	cd b7       	in	r28, 0x3d	; 61
    3002:	de b7       	in	r29, 0x3e	; 62
    3004:	9a 83       	std	Y+2, r25	; 0x02
    3006:	89 83       	std	Y+1, r24	; 0x01
	ADC_pfCall = pfCallbackCpy ;
    3008:	89 81       	ldd	r24, Y+1	; 0x01
    300a:	9a 81       	ldd	r25, Y+2	; 0x02
    300c:	90 93 09 02 	sts	0x0209, r25
    3010:	80 93 08 02 	sts	0x0208, r24
}
    3014:	0f 90       	pop	r0
    3016:	0f 90       	pop	r0
    3018:	cf 91       	pop	r28
    301a:	df 91       	pop	r29
    301c:	08 95       	ret

0000301e <ADC_voidStartConversion>:

void ADC_voidStartConversion(u8 u8ChannelNbCpy)
{
    301e:	df 93       	push	r29
    3020:	cf 93       	push	r28
    3022:	0f 92       	push	r0
    3024:	cd b7       	in	r28, 0x3d	; 61
    3026:	de b7       	in	r29, 0x3e	; 62
    3028:	89 83       	std	Y+1, r24	; 0x01
	ADCMUX &= 0b11100000;
    302a:	a7 e2       	ldi	r26, 0x27	; 39
    302c:	b0 e0       	ldi	r27, 0x00	; 0
    302e:	e7 e2       	ldi	r30, 0x27	; 39
    3030:	f0 e0       	ldi	r31, 0x00	; 0
    3032:	80 81       	ld	r24, Z
    3034:	80 7e       	andi	r24, 0xE0	; 224
    3036:	8c 93       	st	X, r24
	ADCMUX |= u8ChannelNbCpy ;
    3038:	a7 e2       	ldi	r26, 0x27	; 39
    303a:	b0 e0       	ldi	r27, 0x00	; 0
    303c:	e7 e2       	ldi	r30, 0x27	; 39
    303e:	f0 e0       	ldi	r31, 0x00	; 0
    3040:	90 81       	ld	r25, Z
    3042:	89 81       	ldd	r24, Y+1	; 0x01
    3044:	89 2b       	or	r24, r25
    3046:	8c 93       	st	X, r24
	//start conversion
	SET_BIT(ADCSRA , ADC_ADSC_BIT) ;
    3048:	a6 e2       	ldi	r26, 0x26	; 38
    304a:	b0 e0       	ldi	r27, 0x00	; 0
    304c:	e6 e2       	ldi	r30, 0x26	; 38
    304e:	f0 e0       	ldi	r31, 0x00	; 0
    3050:	80 81       	ld	r24, Z
    3052:	80 64       	ori	r24, 0x40	; 64
    3054:	8c 93       	st	X, r24
}
    3056:	0f 90       	pop	r0
    3058:	cf 91       	pop	r28
    305a:	df 91       	pop	r29
    305c:	08 95       	ret

0000305e <ADC_voidChangeMode>:

void ADC_voidChangeMode(u8 u8ModeCpy)
{
    305e:	df 93       	push	r29
    3060:	cf 93       	push	r28
    3062:	0f 92       	push	r0
    3064:	cd b7       	in	r28, 0x3d	; 61
    3066:	de b7       	in	r29, 0x3e	; 62
    3068:	89 83       	std	Y+1, r24	; 0x01
	if (u8ModeCpy < ADC_SINGLE_MODE)
    306a:	89 81       	ldd	r24, Y+1	; 0x01
    306c:	88 30       	cpi	r24, 0x08	; 8
    306e:	10 f5       	brcc	.+68     	; 0x30b4 <ADC_voidChangeMode+0x56>
	{
		SET_BIT(ADCSRA , ADC_ADATE_BIT) ;
    3070:	a6 e2       	ldi	r26, 0x26	; 38
    3072:	b0 e0       	ldi	r27, 0x00	; 0
    3074:	e6 e2       	ldi	r30, 0x26	; 38
    3076:	f0 e0       	ldi	r31, 0x00	; 0
    3078:	80 81       	ld	r24, Z
    307a:	80 62       	ori	r24, 0x20	; 32
    307c:	8c 93       	st	X, r24
		SFIOR &=0b00011111;
    307e:	a0 e5       	ldi	r26, 0x50	; 80
    3080:	b0 e0       	ldi	r27, 0x00	; 0
    3082:	e0 e5       	ldi	r30, 0x50	; 80
    3084:	f0 e0       	ldi	r31, 0x00	; 0
    3086:	80 81       	ld	r24, Z
    3088:	8f 71       	andi	r24, 0x1F	; 31
    308a:	8c 93       	st	X, r24
		SFIOR |= u8ModeCpy << 5;
    308c:	a0 e5       	ldi	r26, 0x50	; 80
    308e:	b0 e0       	ldi	r27, 0x00	; 0
    3090:	e0 e5       	ldi	r30, 0x50	; 80
    3092:	f0 e0       	ldi	r31, 0x00	; 0
    3094:	80 81       	ld	r24, Z
    3096:	28 2f       	mov	r18, r24
    3098:	89 81       	ldd	r24, Y+1	; 0x01
    309a:	88 2f       	mov	r24, r24
    309c:	90 e0       	ldi	r25, 0x00	; 0
    309e:	88 0f       	add	r24, r24
    30a0:	99 1f       	adc	r25, r25
    30a2:	82 95       	swap	r24
    30a4:	92 95       	swap	r25
    30a6:	90 7f       	andi	r25, 0xF0	; 240
    30a8:	98 27       	eor	r25, r24
    30aa:	80 7f       	andi	r24, 0xF0	; 240
    30ac:	98 27       	eor	r25, r24
    30ae:	82 2b       	or	r24, r18
    30b0:	8c 93       	st	X, r24
    30b2:	0a c0       	rjmp	.+20     	; 0x30c8 <ADC_voidChangeMode+0x6a>
	}
	else if (u8ModeCpy == ADC_SINGLE_MODE)
    30b4:	89 81       	ldd	r24, Y+1	; 0x01
    30b6:	88 30       	cpi	r24, 0x08	; 8
    30b8:	39 f4       	brne	.+14     	; 0x30c8 <ADC_voidChangeMode+0x6a>
	{
		CLR_BIT(ADCSRA , ADC_ADATE_BIT) ;
    30ba:	a6 e2       	ldi	r26, 0x26	; 38
    30bc:	b0 e0       	ldi	r27, 0x00	; 0
    30be:	e6 e2       	ldi	r30, 0x26	; 38
    30c0:	f0 e0       	ldi	r31, 0x00	; 0
    30c2:	80 81       	ld	r24, Z
    30c4:	8f 7d       	andi	r24, 0xDF	; 223
    30c6:	8c 93       	st	X, r24
	}
	else
	{

	}
}
    30c8:	0f 90       	pop	r0
    30ca:	cf 91       	pop	r28
    30cc:	df 91       	pop	r29
    30ce:	08 95       	ret

000030d0 <ADC_u16ReadSync>:

/* polling */
u16 ADC_u16ReadSync(u8 u8ChannelNbCpy)
{
    30d0:	df 93       	push	r29
    30d2:	cf 93       	push	r28
    30d4:	00 d0       	rcall	.+0      	; 0x30d6 <ADC_u16ReadSync+0x6>
    30d6:	0f 92       	push	r0
    30d8:	cd b7       	in	r28, 0x3d	; 61
    30da:	de b7       	in	r29, 0x3e	; 62
    30dc:	8b 83       	std	Y+3, r24	; 0x03
	u16 u16ReadValueLoc;

	ADC_voidStartConversion(u8ChannelNbCpy);
    30de:	8b 81       	ldd	r24, Y+3	; 0x03
    30e0:	0e 94 0f 18 	call	0x301e	; 0x301e <ADC_voidStartConversion>

	/*wait conversion till finish*/
	while ((GET_BIT(ADCSRA , ADC_ADIF_BIT)) == 0);
    30e4:	e6 e2       	ldi	r30, 0x26	; 38
    30e6:	f0 e0       	ldi	r31, 0x00	; 0
    30e8:	80 81       	ld	r24, Z
    30ea:	82 95       	swap	r24
    30ec:	8f 70       	andi	r24, 0x0F	; 15
    30ee:	88 2f       	mov	r24, r24
    30f0:	90 e0       	ldi	r25, 0x00	; 0
    30f2:	81 70       	andi	r24, 0x01	; 1
    30f4:	90 70       	andi	r25, 0x00	; 0
    30f6:	00 97       	sbiw	r24, 0x00	; 0
    30f8:	a9 f3       	breq	.-22     	; 0x30e4 <ADC_u16ReadSync+0x14>
	/*Clear Flag bit*/
	SET_BIT(ADCSRA , ADC_ADIF_BIT);
    30fa:	a6 e2       	ldi	r26, 0x26	; 38
    30fc:	b0 e0       	ldi	r27, 0x00	; 0
    30fe:	e6 e2       	ldi	r30, 0x26	; 38
    3100:	f0 e0       	ldi	r31, 0x00	; 0
    3102:	80 81       	ld	r24, Z
    3104:	80 61       	ori	r24, 0x10	; 16
    3106:	8c 93       	st	X, r24

	#if ADC_RESOLUTION_MODE == ADC_bit_Mode_8
		u16ReadValueLoc = ADCH ;
	#else
		u16ReadValueLoc = ADCL;
    3108:	e4 e2       	ldi	r30, 0x24	; 36
    310a:	f0 e0       	ldi	r31, 0x00	; 0
    310c:	80 81       	ld	r24, Z
    310e:	88 2f       	mov	r24, r24
    3110:	90 e0       	ldi	r25, 0x00	; 0
    3112:	9a 83       	std	Y+2, r25	; 0x02
    3114:	89 83       	std	Y+1, r24	; 0x01
		u16ReadValueLoc |= (ADCH<<8) ;
    3116:	e5 e2       	ldi	r30, 0x25	; 37
    3118:	f0 e0       	ldi	r31, 0x00	; 0
    311a:	80 81       	ld	r24, Z
    311c:	88 2f       	mov	r24, r24
    311e:	90 e0       	ldi	r25, 0x00	; 0
    3120:	98 2f       	mov	r25, r24
    3122:	88 27       	eor	r24, r24
    3124:	9c 01       	movw	r18, r24
    3126:	89 81       	ldd	r24, Y+1	; 0x01
    3128:	9a 81       	ldd	r25, Y+2	; 0x02
    312a:	82 2b       	or	r24, r18
    312c:	93 2b       	or	r25, r19
    312e:	9a 83       	std	Y+2, r25	; 0x02
    3130:	89 83       	std	Y+1, r24	; 0x01
	#endif

	return u16ReadValueLoc ;
    3132:	89 81       	ldd	r24, Y+1	; 0x01
    3134:	9a 81       	ldd	r25, Y+2	; 0x02

}
    3136:	0f 90       	pop	r0
    3138:	0f 90       	pop	r0
    313a:	0f 90       	pop	r0
    313c:	cf 91       	pop	r28
    313e:	df 91       	pop	r29
    3140:	08 95       	ret

00003142 <ADC_u16ReadAsync>:

u16 ADC_u16ReadAsync(void)
{
    3142:	df 93       	push	r29
    3144:	cf 93       	push	r28
    3146:	cd b7       	in	r28, 0x3d	; 61
    3148:	de b7       	in	r29, 0x3e	; 62
	return ADC_u16ReadValue;
    314a:	80 91 0a 02 	lds	r24, 0x020A
    314e:	90 91 0b 02 	lds	r25, 0x020B
}
    3152:	cf 91       	pop	r28
    3154:	df 91       	pop	r29
    3156:	08 95       	ret

00003158 <__vector_16>:

/*Interrupt*/
void __vector_16(void)
{
    3158:	1f 92       	push	r1
    315a:	0f 92       	push	r0
    315c:	0f b6       	in	r0, 0x3f	; 63
    315e:	0f 92       	push	r0
    3160:	11 24       	eor	r1, r1
    3162:	2f 93       	push	r18
    3164:	3f 93       	push	r19
    3166:	4f 93       	push	r20
    3168:	5f 93       	push	r21
    316a:	6f 93       	push	r22
    316c:	7f 93       	push	r23
    316e:	8f 93       	push	r24
    3170:	9f 93       	push	r25
    3172:	af 93       	push	r26
    3174:	bf 93       	push	r27
    3176:	ef 93       	push	r30
    3178:	ff 93       	push	r31
    317a:	df 93       	push	r29
    317c:	cf 93       	push	r28
    317e:	cd b7       	in	r28, 0x3d	; 61
    3180:	de b7       	in	r29, 0x3e	; 62
	if (ADC_pfCall != NULL_PTR)
    3182:	80 91 08 02 	lds	r24, 0x0208
    3186:	90 91 09 02 	lds	r25, 0x0209
    318a:	00 97       	sbiw	r24, 0x00	; 0
    318c:	29 f0       	breq	.+10     	; 0x3198 <__vector_16+0x40>
	{
		ADC_pfCall();
    318e:	e0 91 08 02 	lds	r30, 0x0208
    3192:	f0 91 09 02 	lds	r31, 0x0209
    3196:	09 95       	icall
	}
	#if ADC_RESOLUTION_MODE == ADC_bit_Mode_8
		ADC_u16ReadValue = ADCH ;
	#else
		ADC_u16ReadValue = ADCL;
    3198:	e4 e2       	ldi	r30, 0x24	; 36
    319a:	f0 e0       	ldi	r31, 0x00	; 0
    319c:	80 81       	ld	r24, Z
    319e:	88 2f       	mov	r24, r24
    31a0:	90 e0       	ldi	r25, 0x00	; 0
    31a2:	90 93 0b 02 	sts	0x020B, r25
    31a6:	80 93 0a 02 	sts	0x020A, r24
		ADC_u16ReadValue |= (ADCH<<8) ;
    31aa:	e5 e2       	ldi	r30, 0x25	; 37
    31ac:	f0 e0       	ldi	r31, 0x00	; 0
    31ae:	80 81       	ld	r24, Z
    31b0:	88 2f       	mov	r24, r24
    31b2:	90 e0       	ldi	r25, 0x00	; 0
    31b4:	98 2f       	mov	r25, r24
    31b6:	88 27       	eor	r24, r24
    31b8:	9c 01       	movw	r18, r24
    31ba:	80 91 0a 02 	lds	r24, 0x020A
    31be:	90 91 0b 02 	lds	r25, 0x020B
    31c2:	82 2b       	or	r24, r18
    31c4:	93 2b       	or	r25, r19
    31c6:	90 93 0b 02 	sts	0x020B, r25
    31ca:	80 93 0a 02 	sts	0x020A, r24
	#endif


}
    31ce:	cf 91       	pop	r28
    31d0:	df 91       	pop	r29
    31d2:	ff 91       	pop	r31
    31d4:	ef 91       	pop	r30
    31d6:	bf 91       	pop	r27
    31d8:	af 91       	pop	r26
    31da:	9f 91       	pop	r25
    31dc:	8f 91       	pop	r24
    31de:	7f 91       	pop	r23
    31e0:	6f 91       	pop	r22
    31e2:	5f 91       	pop	r21
    31e4:	4f 91       	pop	r20
    31e6:	3f 91       	pop	r19
    31e8:	2f 91       	pop	r18
    31ea:	0f 90       	pop	r0
    31ec:	0f be       	out	0x3f, r0	; 63
    31ee:	0f 90       	pop	r0
    31f0:	1f 90       	pop	r1
    31f2:	18 95       	reti

000031f4 <STPR_FullStep_Right>:
#include "STPR_cfg.h"
#include "STPR_priv.h"


void STPR_FullStep_Right(u8 speed)
{
    31f4:	df 93       	push	r29
    31f6:	cf 93       	push	r28
    31f8:	cd b7       	in	r28, 0x3d	; 61
    31fa:	de b7       	in	r29, 0x3e	; 62
    31fc:	a1 97       	sbiw	r28, 0x21	; 33
    31fe:	0f b6       	in	r0, 0x3f	; 63
    3200:	f8 94       	cli
    3202:	de bf       	out	0x3e, r29	; 62
    3204:	0f be       	out	0x3f, r0	; 63
    3206:	cd bf       	out	0x3d, r28	; 61
    3208:	89 a3       	std	Y+33, r24	; 0x21
	//full step
	DIO_enuWritePin(STPR_COIL_0,DIO_HIGH); //activate coil 1
    320a:	88 e1       	ldi	r24, 0x18	; 24
    320c:	61 e0       	ldi	r22, 0x01	; 1
    320e:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3212:	89 a1       	ldd	r24, Y+33	; 0x21
    3214:	86 95       	lsr	r24
    3216:	86 95       	lsr	r24
    3218:	86 95       	lsr	r24
    321a:	88 2f       	mov	r24, r24
    321c:	90 e0       	ldi	r25, 0x00	; 0
    321e:	a0 e0       	ldi	r26, 0x00	; 0
    3220:	b0 e0       	ldi	r27, 0x00	; 0
    3222:	8d 8f       	std	Y+29, r24	; 0x1d
    3224:	9e 8f       	std	Y+30, r25	; 0x1e
    3226:	af 8f       	std	Y+31, r26	; 0x1f
    3228:	b8 a3       	std	Y+32, r27	; 0x20
    322a:	28 c0       	rjmp	.+80     	; 0x327c <STPR_FullStep_Right+0x88>
    322c:	80 ed       	ldi	r24, 0xD0	; 208
    322e:	97 e0       	ldi	r25, 0x07	; 7
    3230:	a0 e0       	ldi	r26, 0x00	; 0
    3232:	b0 e0       	ldi	r27, 0x00	; 0
    3234:	89 8f       	std	Y+25, r24	; 0x19
    3236:	9a 8f       	std	Y+26, r25	; 0x1a
    3238:	ab 8f       	std	Y+27, r26	; 0x1b
    323a:	bc 8f       	std	Y+28, r27	; 0x1c
    323c:	0c c0       	rjmp	.+24     	; 0x3256 <STPR_FullStep_Right+0x62>
    323e:	00 00       	nop
    3240:	89 8d       	ldd	r24, Y+25	; 0x19
    3242:	9a 8d       	ldd	r25, Y+26	; 0x1a
    3244:	ab 8d       	ldd	r26, Y+27	; 0x1b
    3246:	bc 8d       	ldd	r27, Y+28	; 0x1c
    3248:	01 97       	sbiw	r24, 0x01	; 1
    324a:	a1 09       	sbc	r26, r1
    324c:	b1 09       	sbc	r27, r1
    324e:	89 8f       	std	Y+25, r24	; 0x19
    3250:	9a 8f       	std	Y+26, r25	; 0x1a
    3252:	ab 8f       	std	Y+27, r26	; 0x1b
    3254:	bc 8f       	std	Y+28, r27	; 0x1c
    3256:	89 8d       	ldd	r24, Y+25	; 0x19
    3258:	9a 8d       	ldd	r25, Y+26	; 0x1a
    325a:	ab 8d       	ldd	r26, Y+27	; 0x1b
    325c:	bc 8d       	ldd	r27, Y+28	; 0x1c
    325e:	00 97       	sbiw	r24, 0x00	; 0
    3260:	a1 05       	cpc	r26, r1
    3262:	b1 05       	cpc	r27, r1
    3264:	61 f7       	brne	.-40     	; 0x323e <STPR_FullStep_Right+0x4a>
    3266:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3268:	9e 8d       	ldd	r25, Y+30	; 0x1e
    326a:	af 8d       	ldd	r26, Y+31	; 0x1f
    326c:	b8 a1       	ldd	r27, Y+32	; 0x20
    326e:	01 97       	sbiw	r24, 0x01	; 1
    3270:	a1 09       	sbc	r26, r1
    3272:	b1 09       	sbc	r27, r1
    3274:	8d 8f       	std	Y+29, r24	; 0x1d
    3276:	9e 8f       	std	Y+30, r25	; 0x1e
    3278:	af 8f       	std	Y+31, r26	; 0x1f
    327a:	b8 a3       	std	Y+32, r27	; 0x20
    327c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    327e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3280:	af 8d       	ldd	r26, Y+31	; 0x1f
    3282:	b8 a1       	ldd	r27, Y+32	; 0x20
    3284:	00 97       	sbiw	r24, 0x00	; 0
    3286:	a1 05       	cpc	r26, r1
    3288:	b1 05       	cpc	r27, r1
    328a:	81 f6       	brne	.-96     	; 0x322c <STPR_FullStep_Right+0x38>
	DIO_enuWritePin(STPR_COIL_0,DIO_LOW);
    328c:	88 e1       	ldi	r24, 0x18	; 24
    328e:	60 e0       	ldi	r22, 0x00	; 0
    3290:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_1,DIO_HIGH); //activate coil 2
    3294:	89 e1       	ldi	r24, 0x19	; 25
    3296:	61 e0       	ldi	r22, 0x01	; 1
    3298:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    329c:	89 a1       	ldd	r24, Y+33	; 0x21
    329e:	86 95       	lsr	r24
    32a0:	86 95       	lsr	r24
    32a2:	86 95       	lsr	r24
    32a4:	88 2f       	mov	r24, r24
    32a6:	90 e0       	ldi	r25, 0x00	; 0
    32a8:	a0 e0       	ldi	r26, 0x00	; 0
    32aa:	b0 e0       	ldi	r27, 0x00	; 0
    32ac:	8d 8b       	std	Y+21, r24	; 0x15
    32ae:	9e 8b       	std	Y+22, r25	; 0x16
    32b0:	af 8b       	std	Y+23, r26	; 0x17
    32b2:	b8 8f       	std	Y+24, r27	; 0x18
    32b4:	28 c0       	rjmp	.+80     	; 0x3306 <STPR_FullStep_Right+0x112>
    32b6:	80 ed       	ldi	r24, 0xD0	; 208
    32b8:	97 e0       	ldi	r25, 0x07	; 7
    32ba:	a0 e0       	ldi	r26, 0x00	; 0
    32bc:	b0 e0       	ldi	r27, 0x00	; 0
    32be:	89 8b       	std	Y+17, r24	; 0x11
    32c0:	9a 8b       	std	Y+18, r25	; 0x12
    32c2:	ab 8b       	std	Y+19, r26	; 0x13
    32c4:	bc 8b       	std	Y+20, r27	; 0x14
    32c6:	0c c0       	rjmp	.+24     	; 0x32e0 <STPR_FullStep_Right+0xec>
    32c8:	00 00       	nop
    32ca:	89 89       	ldd	r24, Y+17	; 0x11
    32cc:	9a 89       	ldd	r25, Y+18	; 0x12
    32ce:	ab 89       	ldd	r26, Y+19	; 0x13
    32d0:	bc 89       	ldd	r27, Y+20	; 0x14
    32d2:	01 97       	sbiw	r24, 0x01	; 1
    32d4:	a1 09       	sbc	r26, r1
    32d6:	b1 09       	sbc	r27, r1
    32d8:	89 8b       	std	Y+17, r24	; 0x11
    32da:	9a 8b       	std	Y+18, r25	; 0x12
    32dc:	ab 8b       	std	Y+19, r26	; 0x13
    32de:	bc 8b       	std	Y+20, r27	; 0x14
    32e0:	89 89       	ldd	r24, Y+17	; 0x11
    32e2:	9a 89       	ldd	r25, Y+18	; 0x12
    32e4:	ab 89       	ldd	r26, Y+19	; 0x13
    32e6:	bc 89       	ldd	r27, Y+20	; 0x14
    32e8:	00 97       	sbiw	r24, 0x00	; 0
    32ea:	a1 05       	cpc	r26, r1
    32ec:	b1 05       	cpc	r27, r1
    32ee:	61 f7       	brne	.-40     	; 0x32c8 <STPR_FullStep_Right+0xd4>
    32f0:	8d 89       	ldd	r24, Y+21	; 0x15
    32f2:	9e 89       	ldd	r25, Y+22	; 0x16
    32f4:	af 89       	ldd	r26, Y+23	; 0x17
    32f6:	b8 8d       	ldd	r27, Y+24	; 0x18
    32f8:	01 97       	sbiw	r24, 0x01	; 1
    32fa:	a1 09       	sbc	r26, r1
    32fc:	b1 09       	sbc	r27, r1
    32fe:	8d 8b       	std	Y+21, r24	; 0x15
    3300:	9e 8b       	std	Y+22, r25	; 0x16
    3302:	af 8b       	std	Y+23, r26	; 0x17
    3304:	b8 8f       	std	Y+24, r27	; 0x18
    3306:	8d 89       	ldd	r24, Y+21	; 0x15
    3308:	9e 89       	ldd	r25, Y+22	; 0x16
    330a:	af 89       	ldd	r26, Y+23	; 0x17
    330c:	b8 8d       	ldd	r27, Y+24	; 0x18
    330e:	00 97       	sbiw	r24, 0x00	; 0
    3310:	a1 05       	cpc	r26, r1
    3312:	b1 05       	cpc	r27, r1
    3314:	81 f6       	brne	.-96     	; 0x32b6 <STPR_FullStep_Right+0xc2>
	DIO_enuWritePin(STPR_COIL_1,DIO_LOW);
    3316:	89 e1       	ldi	r24, 0x19	; 25
    3318:	60 e0       	ldi	r22, 0x00	; 0
    331a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_2,DIO_HIGH);//activate coil 3
    331e:	8a e1       	ldi	r24, 0x1A	; 26
    3320:	61 e0       	ldi	r22, 0x01	; 1
    3322:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3326:	89 a1       	ldd	r24, Y+33	; 0x21
    3328:	86 95       	lsr	r24
    332a:	86 95       	lsr	r24
    332c:	86 95       	lsr	r24
    332e:	88 2f       	mov	r24, r24
    3330:	90 e0       	ldi	r25, 0x00	; 0
    3332:	a0 e0       	ldi	r26, 0x00	; 0
    3334:	b0 e0       	ldi	r27, 0x00	; 0
    3336:	8d 87       	std	Y+13, r24	; 0x0d
    3338:	9e 87       	std	Y+14, r25	; 0x0e
    333a:	af 87       	std	Y+15, r26	; 0x0f
    333c:	b8 8b       	std	Y+16, r27	; 0x10
    333e:	28 c0       	rjmp	.+80     	; 0x3390 <STPR_FullStep_Right+0x19c>
    3340:	80 ed       	ldi	r24, 0xD0	; 208
    3342:	97 e0       	ldi	r25, 0x07	; 7
    3344:	a0 e0       	ldi	r26, 0x00	; 0
    3346:	b0 e0       	ldi	r27, 0x00	; 0
    3348:	89 87       	std	Y+9, r24	; 0x09
    334a:	9a 87       	std	Y+10, r25	; 0x0a
    334c:	ab 87       	std	Y+11, r26	; 0x0b
    334e:	bc 87       	std	Y+12, r27	; 0x0c
    3350:	0c c0       	rjmp	.+24     	; 0x336a <STPR_FullStep_Right+0x176>
    3352:	00 00       	nop
    3354:	89 85       	ldd	r24, Y+9	; 0x09
    3356:	9a 85       	ldd	r25, Y+10	; 0x0a
    3358:	ab 85       	ldd	r26, Y+11	; 0x0b
    335a:	bc 85       	ldd	r27, Y+12	; 0x0c
    335c:	01 97       	sbiw	r24, 0x01	; 1
    335e:	a1 09       	sbc	r26, r1
    3360:	b1 09       	sbc	r27, r1
    3362:	89 87       	std	Y+9, r24	; 0x09
    3364:	9a 87       	std	Y+10, r25	; 0x0a
    3366:	ab 87       	std	Y+11, r26	; 0x0b
    3368:	bc 87       	std	Y+12, r27	; 0x0c
    336a:	89 85       	ldd	r24, Y+9	; 0x09
    336c:	9a 85       	ldd	r25, Y+10	; 0x0a
    336e:	ab 85       	ldd	r26, Y+11	; 0x0b
    3370:	bc 85       	ldd	r27, Y+12	; 0x0c
    3372:	00 97       	sbiw	r24, 0x00	; 0
    3374:	a1 05       	cpc	r26, r1
    3376:	b1 05       	cpc	r27, r1
    3378:	61 f7       	brne	.-40     	; 0x3352 <STPR_FullStep_Right+0x15e>
    337a:	8d 85       	ldd	r24, Y+13	; 0x0d
    337c:	9e 85       	ldd	r25, Y+14	; 0x0e
    337e:	af 85       	ldd	r26, Y+15	; 0x0f
    3380:	b8 89       	ldd	r27, Y+16	; 0x10
    3382:	01 97       	sbiw	r24, 0x01	; 1
    3384:	a1 09       	sbc	r26, r1
    3386:	b1 09       	sbc	r27, r1
    3388:	8d 87       	std	Y+13, r24	; 0x0d
    338a:	9e 87       	std	Y+14, r25	; 0x0e
    338c:	af 87       	std	Y+15, r26	; 0x0f
    338e:	b8 8b       	std	Y+16, r27	; 0x10
    3390:	8d 85       	ldd	r24, Y+13	; 0x0d
    3392:	9e 85       	ldd	r25, Y+14	; 0x0e
    3394:	af 85       	ldd	r26, Y+15	; 0x0f
    3396:	b8 89       	ldd	r27, Y+16	; 0x10
    3398:	00 97       	sbiw	r24, 0x00	; 0
    339a:	a1 05       	cpc	r26, r1
    339c:	b1 05       	cpc	r27, r1
    339e:	81 f6       	brne	.-96     	; 0x3340 <STPR_FullStep_Right+0x14c>
	DIO_enuWritePin(STPR_COIL_2,DIO_LOW);
    33a0:	8a e1       	ldi	r24, 0x1A	; 26
    33a2:	60 e0       	ldi	r22, 0x00	; 0
    33a4:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_3,DIO_HIGH); //activate coil 4
    33a8:	8b e1       	ldi	r24, 0x1B	; 27
    33aa:	61 e0       	ldi	r22, 0x01	; 1
    33ac:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    33b0:	89 a1       	ldd	r24, Y+33	; 0x21
    33b2:	86 95       	lsr	r24
    33b4:	86 95       	lsr	r24
    33b6:	86 95       	lsr	r24
    33b8:	88 2f       	mov	r24, r24
    33ba:	90 e0       	ldi	r25, 0x00	; 0
    33bc:	a0 e0       	ldi	r26, 0x00	; 0
    33be:	b0 e0       	ldi	r27, 0x00	; 0
    33c0:	8d 83       	std	Y+5, r24	; 0x05
    33c2:	9e 83       	std	Y+6, r25	; 0x06
    33c4:	af 83       	std	Y+7, r26	; 0x07
    33c6:	b8 87       	std	Y+8, r27	; 0x08
    33c8:	28 c0       	rjmp	.+80     	; 0x341a <STPR_FullStep_Right+0x226>
    33ca:	80 ed       	ldi	r24, 0xD0	; 208
    33cc:	97 e0       	ldi	r25, 0x07	; 7
    33ce:	a0 e0       	ldi	r26, 0x00	; 0
    33d0:	b0 e0       	ldi	r27, 0x00	; 0
    33d2:	89 83       	std	Y+1, r24	; 0x01
    33d4:	9a 83       	std	Y+2, r25	; 0x02
    33d6:	ab 83       	std	Y+3, r26	; 0x03
    33d8:	bc 83       	std	Y+4, r27	; 0x04
    33da:	0c c0       	rjmp	.+24     	; 0x33f4 <STPR_FullStep_Right+0x200>
    33dc:	00 00       	nop
    33de:	89 81       	ldd	r24, Y+1	; 0x01
    33e0:	9a 81       	ldd	r25, Y+2	; 0x02
    33e2:	ab 81       	ldd	r26, Y+3	; 0x03
    33e4:	bc 81       	ldd	r27, Y+4	; 0x04
    33e6:	01 97       	sbiw	r24, 0x01	; 1
    33e8:	a1 09       	sbc	r26, r1
    33ea:	b1 09       	sbc	r27, r1
    33ec:	89 83       	std	Y+1, r24	; 0x01
    33ee:	9a 83       	std	Y+2, r25	; 0x02
    33f0:	ab 83       	std	Y+3, r26	; 0x03
    33f2:	bc 83       	std	Y+4, r27	; 0x04
    33f4:	89 81       	ldd	r24, Y+1	; 0x01
    33f6:	9a 81       	ldd	r25, Y+2	; 0x02
    33f8:	ab 81       	ldd	r26, Y+3	; 0x03
    33fa:	bc 81       	ldd	r27, Y+4	; 0x04
    33fc:	00 97       	sbiw	r24, 0x00	; 0
    33fe:	a1 05       	cpc	r26, r1
    3400:	b1 05       	cpc	r27, r1
    3402:	61 f7       	brne	.-40     	; 0x33dc <STPR_FullStep_Right+0x1e8>
    3404:	8d 81       	ldd	r24, Y+5	; 0x05
    3406:	9e 81       	ldd	r25, Y+6	; 0x06
    3408:	af 81       	ldd	r26, Y+7	; 0x07
    340a:	b8 85       	ldd	r27, Y+8	; 0x08
    340c:	01 97       	sbiw	r24, 0x01	; 1
    340e:	a1 09       	sbc	r26, r1
    3410:	b1 09       	sbc	r27, r1
    3412:	8d 83       	std	Y+5, r24	; 0x05
    3414:	9e 83       	std	Y+6, r25	; 0x06
    3416:	af 83       	std	Y+7, r26	; 0x07
    3418:	b8 87       	std	Y+8, r27	; 0x08
    341a:	8d 81       	ldd	r24, Y+5	; 0x05
    341c:	9e 81       	ldd	r25, Y+6	; 0x06
    341e:	af 81       	ldd	r26, Y+7	; 0x07
    3420:	b8 85       	ldd	r27, Y+8	; 0x08
    3422:	00 97       	sbiw	r24, 0x00	; 0
    3424:	a1 05       	cpc	r26, r1
    3426:	b1 05       	cpc	r27, r1
    3428:	81 f6       	brne	.-96     	; 0x33ca <STPR_FullStep_Right+0x1d6>
	DIO_enuWritePin(STPR_COIL_3,DIO_LOW);
    342a:	8b e1       	ldi	r24, 0x1B	; 27
    342c:	60 e0       	ldi	r22, 0x00	; 0
    342e:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
}
    3432:	a1 96       	adiw	r28, 0x21	; 33
    3434:	0f b6       	in	r0, 0x3f	; 63
    3436:	f8 94       	cli
    3438:	de bf       	out	0x3e, r29	; 62
    343a:	0f be       	out	0x3f, r0	; 63
    343c:	cd bf       	out	0x3d, r28	; 61
    343e:	cf 91       	pop	r28
    3440:	df 91       	pop	r29
    3442:	08 95       	ret

00003444 <STPR_FullStep_Left>:

void STPR_FullStep_Left(u32 speed)
{
    3444:	df 93       	push	r29
    3446:	cf 93       	push	r28
    3448:	cd b7       	in	r28, 0x3d	; 61
    344a:	de b7       	in	r29, 0x3e	; 62
    344c:	a4 97       	sbiw	r28, 0x24	; 36
    344e:	0f b6       	in	r0, 0x3f	; 63
    3450:	f8 94       	cli
    3452:	de bf       	out	0x3e, r29	; 62
    3454:	0f be       	out	0x3f, r0	; 63
    3456:	cd bf       	out	0x3d, r28	; 61
    3458:	69 a3       	std	Y+33, r22	; 0x21
    345a:	7a a3       	std	Y+34, r23	; 0x22
    345c:	8b a3       	std	Y+35, r24	; 0x23
    345e:	9c a3       	std	Y+36, r25	; 0x24
	//full step
	DIO_enuWritePin(STPR_COIL_3,DIO_HIGH); //activate coil 4
    3460:	8b e1       	ldi	r24, 0x1B	; 27
    3462:	61 e0       	ldi	r22, 0x01	; 1
    3464:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3468:	89 a1       	ldd	r24, Y+33	; 0x21
    346a:	9a a1       	ldd	r25, Y+34	; 0x22
    346c:	ab a1       	ldd	r26, Y+35	; 0x23
    346e:	bc a1       	ldd	r27, Y+36	; 0x24
    3470:	68 94       	set
    3472:	12 f8       	bld	r1, 2
    3474:	b6 95       	lsr	r27
    3476:	a7 95       	ror	r26
    3478:	97 95       	ror	r25
    347a:	87 95       	ror	r24
    347c:	16 94       	lsr	r1
    347e:	d1 f7       	brne	.-12     	; 0x3474 <STPR_FullStep_Left+0x30>
    3480:	8d 8f       	std	Y+29, r24	; 0x1d
    3482:	9e 8f       	std	Y+30, r25	; 0x1e
    3484:	af 8f       	std	Y+31, r26	; 0x1f
    3486:	b8 a3       	std	Y+32, r27	; 0x20
    3488:	28 c0       	rjmp	.+80     	; 0x34da <STPR_FullStep_Left+0x96>
    348a:	80 ed       	ldi	r24, 0xD0	; 208
    348c:	97 e0       	ldi	r25, 0x07	; 7
    348e:	a0 e0       	ldi	r26, 0x00	; 0
    3490:	b0 e0       	ldi	r27, 0x00	; 0
    3492:	89 8f       	std	Y+25, r24	; 0x19
    3494:	9a 8f       	std	Y+26, r25	; 0x1a
    3496:	ab 8f       	std	Y+27, r26	; 0x1b
    3498:	bc 8f       	std	Y+28, r27	; 0x1c
    349a:	0c c0       	rjmp	.+24     	; 0x34b4 <STPR_FullStep_Left+0x70>
    349c:	00 00       	nop
    349e:	89 8d       	ldd	r24, Y+25	; 0x19
    34a0:	9a 8d       	ldd	r25, Y+26	; 0x1a
    34a2:	ab 8d       	ldd	r26, Y+27	; 0x1b
    34a4:	bc 8d       	ldd	r27, Y+28	; 0x1c
    34a6:	01 97       	sbiw	r24, 0x01	; 1
    34a8:	a1 09       	sbc	r26, r1
    34aa:	b1 09       	sbc	r27, r1
    34ac:	89 8f       	std	Y+25, r24	; 0x19
    34ae:	9a 8f       	std	Y+26, r25	; 0x1a
    34b0:	ab 8f       	std	Y+27, r26	; 0x1b
    34b2:	bc 8f       	std	Y+28, r27	; 0x1c
    34b4:	89 8d       	ldd	r24, Y+25	; 0x19
    34b6:	9a 8d       	ldd	r25, Y+26	; 0x1a
    34b8:	ab 8d       	ldd	r26, Y+27	; 0x1b
    34ba:	bc 8d       	ldd	r27, Y+28	; 0x1c
    34bc:	00 97       	sbiw	r24, 0x00	; 0
    34be:	a1 05       	cpc	r26, r1
    34c0:	b1 05       	cpc	r27, r1
    34c2:	61 f7       	brne	.-40     	; 0x349c <STPR_FullStep_Left+0x58>
    34c4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    34c6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    34c8:	af 8d       	ldd	r26, Y+31	; 0x1f
    34ca:	b8 a1       	ldd	r27, Y+32	; 0x20
    34cc:	01 97       	sbiw	r24, 0x01	; 1
    34ce:	a1 09       	sbc	r26, r1
    34d0:	b1 09       	sbc	r27, r1
    34d2:	8d 8f       	std	Y+29, r24	; 0x1d
    34d4:	9e 8f       	std	Y+30, r25	; 0x1e
    34d6:	af 8f       	std	Y+31, r26	; 0x1f
    34d8:	b8 a3       	std	Y+32, r27	; 0x20
    34da:	8d 8d       	ldd	r24, Y+29	; 0x1d
    34dc:	9e 8d       	ldd	r25, Y+30	; 0x1e
    34de:	af 8d       	ldd	r26, Y+31	; 0x1f
    34e0:	b8 a1       	ldd	r27, Y+32	; 0x20
    34e2:	00 97       	sbiw	r24, 0x00	; 0
    34e4:	a1 05       	cpc	r26, r1
    34e6:	b1 05       	cpc	r27, r1
    34e8:	81 f6       	brne	.-96     	; 0x348a <STPR_FullStep_Left+0x46>
	DIO_enuWritePin(STPR_COIL_3,DIO_LOW);
    34ea:	8b e1       	ldi	r24, 0x1B	; 27
    34ec:	60 e0       	ldi	r22, 0x00	; 0
    34ee:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_2,DIO_HIGH); //activate coil 3
    34f2:	8a e1       	ldi	r24, 0x1A	; 26
    34f4:	61 e0       	ldi	r22, 0x01	; 1
    34f6:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    34fa:	89 a1       	ldd	r24, Y+33	; 0x21
    34fc:	9a a1       	ldd	r25, Y+34	; 0x22
    34fe:	ab a1       	ldd	r26, Y+35	; 0x23
    3500:	bc a1       	ldd	r27, Y+36	; 0x24
    3502:	68 94       	set
    3504:	12 f8       	bld	r1, 2
    3506:	b6 95       	lsr	r27
    3508:	a7 95       	ror	r26
    350a:	97 95       	ror	r25
    350c:	87 95       	ror	r24
    350e:	16 94       	lsr	r1
    3510:	d1 f7       	brne	.-12     	; 0x3506 <STPR_FullStep_Left+0xc2>
    3512:	8d 8b       	std	Y+21, r24	; 0x15
    3514:	9e 8b       	std	Y+22, r25	; 0x16
    3516:	af 8b       	std	Y+23, r26	; 0x17
    3518:	b8 8f       	std	Y+24, r27	; 0x18
    351a:	28 c0       	rjmp	.+80     	; 0x356c <STPR_FullStep_Left+0x128>
    351c:	80 ed       	ldi	r24, 0xD0	; 208
    351e:	97 e0       	ldi	r25, 0x07	; 7
    3520:	a0 e0       	ldi	r26, 0x00	; 0
    3522:	b0 e0       	ldi	r27, 0x00	; 0
    3524:	89 8b       	std	Y+17, r24	; 0x11
    3526:	9a 8b       	std	Y+18, r25	; 0x12
    3528:	ab 8b       	std	Y+19, r26	; 0x13
    352a:	bc 8b       	std	Y+20, r27	; 0x14
    352c:	0c c0       	rjmp	.+24     	; 0x3546 <STPR_FullStep_Left+0x102>
    352e:	00 00       	nop
    3530:	89 89       	ldd	r24, Y+17	; 0x11
    3532:	9a 89       	ldd	r25, Y+18	; 0x12
    3534:	ab 89       	ldd	r26, Y+19	; 0x13
    3536:	bc 89       	ldd	r27, Y+20	; 0x14
    3538:	01 97       	sbiw	r24, 0x01	; 1
    353a:	a1 09       	sbc	r26, r1
    353c:	b1 09       	sbc	r27, r1
    353e:	89 8b       	std	Y+17, r24	; 0x11
    3540:	9a 8b       	std	Y+18, r25	; 0x12
    3542:	ab 8b       	std	Y+19, r26	; 0x13
    3544:	bc 8b       	std	Y+20, r27	; 0x14
    3546:	89 89       	ldd	r24, Y+17	; 0x11
    3548:	9a 89       	ldd	r25, Y+18	; 0x12
    354a:	ab 89       	ldd	r26, Y+19	; 0x13
    354c:	bc 89       	ldd	r27, Y+20	; 0x14
    354e:	00 97       	sbiw	r24, 0x00	; 0
    3550:	a1 05       	cpc	r26, r1
    3552:	b1 05       	cpc	r27, r1
    3554:	61 f7       	brne	.-40     	; 0x352e <STPR_FullStep_Left+0xea>
    3556:	8d 89       	ldd	r24, Y+21	; 0x15
    3558:	9e 89       	ldd	r25, Y+22	; 0x16
    355a:	af 89       	ldd	r26, Y+23	; 0x17
    355c:	b8 8d       	ldd	r27, Y+24	; 0x18
    355e:	01 97       	sbiw	r24, 0x01	; 1
    3560:	a1 09       	sbc	r26, r1
    3562:	b1 09       	sbc	r27, r1
    3564:	8d 8b       	std	Y+21, r24	; 0x15
    3566:	9e 8b       	std	Y+22, r25	; 0x16
    3568:	af 8b       	std	Y+23, r26	; 0x17
    356a:	b8 8f       	std	Y+24, r27	; 0x18
    356c:	8d 89       	ldd	r24, Y+21	; 0x15
    356e:	9e 89       	ldd	r25, Y+22	; 0x16
    3570:	af 89       	ldd	r26, Y+23	; 0x17
    3572:	b8 8d       	ldd	r27, Y+24	; 0x18
    3574:	00 97       	sbiw	r24, 0x00	; 0
    3576:	a1 05       	cpc	r26, r1
    3578:	b1 05       	cpc	r27, r1
    357a:	81 f6       	brne	.-96     	; 0x351c <STPR_FullStep_Left+0xd8>
	DIO_enuWritePin(STPR_COIL_2,DIO_LOW);
    357c:	8a e1       	ldi	r24, 0x1A	; 26
    357e:	60 e0       	ldi	r22, 0x00	; 0
    3580:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_1,DIO_HIGH);//activate coil 2
    3584:	89 e1       	ldi	r24, 0x19	; 25
    3586:	61 e0       	ldi	r22, 0x01	; 1
    3588:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    358c:	89 a1       	ldd	r24, Y+33	; 0x21
    358e:	9a a1       	ldd	r25, Y+34	; 0x22
    3590:	ab a1       	ldd	r26, Y+35	; 0x23
    3592:	bc a1       	ldd	r27, Y+36	; 0x24
    3594:	68 94       	set
    3596:	12 f8       	bld	r1, 2
    3598:	b6 95       	lsr	r27
    359a:	a7 95       	ror	r26
    359c:	97 95       	ror	r25
    359e:	87 95       	ror	r24
    35a0:	16 94       	lsr	r1
    35a2:	d1 f7       	brne	.-12     	; 0x3598 <STPR_FullStep_Left+0x154>
    35a4:	8d 87       	std	Y+13, r24	; 0x0d
    35a6:	9e 87       	std	Y+14, r25	; 0x0e
    35a8:	af 87       	std	Y+15, r26	; 0x0f
    35aa:	b8 8b       	std	Y+16, r27	; 0x10
    35ac:	28 c0       	rjmp	.+80     	; 0x35fe <STPR_FullStep_Left+0x1ba>
    35ae:	80 ed       	ldi	r24, 0xD0	; 208
    35b0:	97 e0       	ldi	r25, 0x07	; 7
    35b2:	a0 e0       	ldi	r26, 0x00	; 0
    35b4:	b0 e0       	ldi	r27, 0x00	; 0
    35b6:	89 87       	std	Y+9, r24	; 0x09
    35b8:	9a 87       	std	Y+10, r25	; 0x0a
    35ba:	ab 87       	std	Y+11, r26	; 0x0b
    35bc:	bc 87       	std	Y+12, r27	; 0x0c
    35be:	0c c0       	rjmp	.+24     	; 0x35d8 <STPR_FullStep_Left+0x194>
    35c0:	00 00       	nop
    35c2:	89 85       	ldd	r24, Y+9	; 0x09
    35c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    35c6:	ab 85       	ldd	r26, Y+11	; 0x0b
    35c8:	bc 85       	ldd	r27, Y+12	; 0x0c
    35ca:	01 97       	sbiw	r24, 0x01	; 1
    35cc:	a1 09       	sbc	r26, r1
    35ce:	b1 09       	sbc	r27, r1
    35d0:	89 87       	std	Y+9, r24	; 0x09
    35d2:	9a 87       	std	Y+10, r25	; 0x0a
    35d4:	ab 87       	std	Y+11, r26	; 0x0b
    35d6:	bc 87       	std	Y+12, r27	; 0x0c
    35d8:	89 85       	ldd	r24, Y+9	; 0x09
    35da:	9a 85       	ldd	r25, Y+10	; 0x0a
    35dc:	ab 85       	ldd	r26, Y+11	; 0x0b
    35de:	bc 85       	ldd	r27, Y+12	; 0x0c
    35e0:	00 97       	sbiw	r24, 0x00	; 0
    35e2:	a1 05       	cpc	r26, r1
    35e4:	b1 05       	cpc	r27, r1
    35e6:	61 f7       	brne	.-40     	; 0x35c0 <STPR_FullStep_Left+0x17c>
    35e8:	8d 85       	ldd	r24, Y+13	; 0x0d
    35ea:	9e 85       	ldd	r25, Y+14	; 0x0e
    35ec:	af 85       	ldd	r26, Y+15	; 0x0f
    35ee:	b8 89       	ldd	r27, Y+16	; 0x10
    35f0:	01 97       	sbiw	r24, 0x01	; 1
    35f2:	a1 09       	sbc	r26, r1
    35f4:	b1 09       	sbc	r27, r1
    35f6:	8d 87       	std	Y+13, r24	; 0x0d
    35f8:	9e 87       	std	Y+14, r25	; 0x0e
    35fa:	af 87       	std	Y+15, r26	; 0x0f
    35fc:	b8 8b       	std	Y+16, r27	; 0x10
    35fe:	8d 85       	ldd	r24, Y+13	; 0x0d
    3600:	9e 85       	ldd	r25, Y+14	; 0x0e
    3602:	af 85       	ldd	r26, Y+15	; 0x0f
    3604:	b8 89       	ldd	r27, Y+16	; 0x10
    3606:	00 97       	sbiw	r24, 0x00	; 0
    3608:	a1 05       	cpc	r26, r1
    360a:	b1 05       	cpc	r27, r1
    360c:	81 f6       	brne	.-96     	; 0x35ae <STPR_FullStep_Left+0x16a>
	DIO_enuWritePin(STPR_COIL_1,DIO_LOW);
    360e:	89 e1       	ldi	r24, 0x19	; 25
    3610:	60 e0       	ldi	r22, 0x00	; 0
    3612:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_0,DIO_HIGH); //activate coil 1
    3616:	88 e1       	ldi	r24, 0x18	; 24
    3618:	61 e0       	ldi	r22, 0x01	; 1
    361a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    361e:	89 a1       	ldd	r24, Y+33	; 0x21
    3620:	9a a1       	ldd	r25, Y+34	; 0x22
    3622:	ab a1       	ldd	r26, Y+35	; 0x23
    3624:	bc a1       	ldd	r27, Y+36	; 0x24
    3626:	68 94       	set
    3628:	12 f8       	bld	r1, 2
    362a:	b6 95       	lsr	r27
    362c:	a7 95       	ror	r26
    362e:	97 95       	ror	r25
    3630:	87 95       	ror	r24
    3632:	16 94       	lsr	r1
    3634:	d1 f7       	brne	.-12     	; 0x362a <STPR_FullStep_Left+0x1e6>
    3636:	8d 83       	std	Y+5, r24	; 0x05
    3638:	9e 83       	std	Y+6, r25	; 0x06
    363a:	af 83       	std	Y+7, r26	; 0x07
    363c:	b8 87       	std	Y+8, r27	; 0x08
    363e:	28 c0       	rjmp	.+80     	; 0x3690 <STPR_FullStep_Left+0x24c>
    3640:	80 ed       	ldi	r24, 0xD0	; 208
    3642:	97 e0       	ldi	r25, 0x07	; 7
    3644:	a0 e0       	ldi	r26, 0x00	; 0
    3646:	b0 e0       	ldi	r27, 0x00	; 0
    3648:	89 83       	std	Y+1, r24	; 0x01
    364a:	9a 83       	std	Y+2, r25	; 0x02
    364c:	ab 83       	std	Y+3, r26	; 0x03
    364e:	bc 83       	std	Y+4, r27	; 0x04
    3650:	0c c0       	rjmp	.+24     	; 0x366a <STPR_FullStep_Left+0x226>
    3652:	00 00       	nop
    3654:	89 81       	ldd	r24, Y+1	; 0x01
    3656:	9a 81       	ldd	r25, Y+2	; 0x02
    3658:	ab 81       	ldd	r26, Y+3	; 0x03
    365a:	bc 81       	ldd	r27, Y+4	; 0x04
    365c:	01 97       	sbiw	r24, 0x01	; 1
    365e:	a1 09       	sbc	r26, r1
    3660:	b1 09       	sbc	r27, r1
    3662:	89 83       	std	Y+1, r24	; 0x01
    3664:	9a 83       	std	Y+2, r25	; 0x02
    3666:	ab 83       	std	Y+3, r26	; 0x03
    3668:	bc 83       	std	Y+4, r27	; 0x04
    366a:	89 81       	ldd	r24, Y+1	; 0x01
    366c:	9a 81       	ldd	r25, Y+2	; 0x02
    366e:	ab 81       	ldd	r26, Y+3	; 0x03
    3670:	bc 81       	ldd	r27, Y+4	; 0x04
    3672:	00 97       	sbiw	r24, 0x00	; 0
    3674:	a1 05       	cpc	r26, r1
    3676:	b1 05       	cpc	r27, r1
    3678:	61 f7       	brne	.-40     	; 0x3652 <STPR_FullStep_Left+0x20e>
    367a:	8d 81       	ldd	r24, Y+5	; 0x05
    367c:	9e 81       	ldd	r25, Y+6	; 0x06
    367e:	af 81       	ldd	r26, Y+7	; 0x07
    3680:	b8 85       	ldd	r27, Y+8	; 0x08
    3682:	01 97       	sbiw	r24, 0x01	; 1
    3684:	a1 09       	sbc	r26, r1
    3686:	b1 09       	sbc	r27, r1
    3688:	8d 83       	std	Y+5, r24	; 0x05
    368a:	9e 83       	std	Y+6, r25	; 0x06
    368c:	af 83       	std	Y+7, r26	; 0x07
    368e:	b8 87       	std	Y+8, r27	; 0x08
    3690:	8d 81       	ldd	r24, Y+5	; 0x05
    3692:	9e 81       	ldd	r25, Y+6	; 0x06
    3694:	af 81       	ldd	r26, Y+7	; 0x07
    3696:	b8 85       	ldd	r27, Y+8	; 0x08
    3698:	00 97       	sbiw	r24, 0x00	; 0
    369a:	a1 05       	cpc	r26, r1
    369c:	b1 05       	cpc	r27, r1
    369e:	81 f6       	brne	.-96     	; 0x3640 <STPR_FullStep_Left+0x1fc>
	DIO_enuWritePin(STPR_COIL_0,DIO_LOW);
    36a0:	88 e1       	ldi	r24, 0x18	; 24
    36a2:	60 e0       	ldi	r22, 0x00	; 0
    36a4:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
}
    36a8:	a4 96       	adiw	r28, 0x24	; 36
    36aa:	0f b6       	in	r0, 0x3f	; 63
    36ac:	f8 94       	cli
    36ae:	de bf       	out	0x3e, r29	; 62
    36b0:	0f be       	out	0x3f, r0	; 63
    36b2:	cd bf       	out	0x3d, r28	; 61
    36b4:	cf 91       	pop	r28
    36b6:	df 91       	pop	r29
    36b8:	08 95       	ret

000036ba <STPR_HalfStep_Right>:

void STPR_HalfStep_Right(u8 speed)
{
    36ba:	df 93       	push	r29
    36bc:	cf 93       	push	r28
    36be:	cd b7       	in	r28, 0x3d	; 61
    36c0:	de b7       	in	r29, 0x3e	; 62
    36c2:	c9 54       	subi	r28, 0x49	; 73
    36c4:	d0 40       	sbci	r29, 0x00	; 0
    36c6:	0f b6       	in	r0, 0x3f	; 63
    36c8:	f8 94       	cli
    36ca:	de bf       	out	0x3e, r29	; 62
    36cc:	0f be       	out	0x3f, r0	; 63
    36ce:	cd bf       	out	0x3d, r28	; 61
    36d0:	fe 01       	movw	r30, r28
    36d2:	e7 5b       	subi	r30, 0xB7	; 183
    36d4:	ff 4f       	sbci	r31, 0xFF	; 255
    36d6:	80 83       	st	Z, r24

	DIO_enuWritePin(STPR_COIL_0,DIO_HIGH); //activate coil 1
    36d8:	88 e1       	ldi	r24, 0x18	; 24
    36da:	61 e0       	ldi	r22, 0x01	; 1
    36dc:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    36e0:	fe 01       	movw	r30, r28
    36e2:	e7 5b       	subi	r30, 0xB7	; 183
    36e4:	ff 4f       	sbci	r31, 0xFF	; 255
    36e6:	80 81       	ld	r24, Z
    36e8:	86 95       	lsr	r24
    36ea:	86 95       	lsr	r24
    36ec:	86 95       	lsr	r24
    36ee:	fe 01       	movw	r30, r28
    36f0:	eb 5b       	subi	r30, 0xBB	; 187
    36f2:	ff 4f       	sbci	r31, 0xFF	; 255
    36f4:	88 2f       	mov	r24, r24
    36f6:	90 e0       	ldi	r25, 0x00	; 0
    36f8:	a0 e0       	ldi	r26, 0x00	; 0
    36fa:	b0 e0       	ldi	r27, 0x00	; 0
    36fc:	80 83       	st	Z, r24
    36fe:	91 83       	std	Z+1, r25	; 0x01
    3700:	a2 83       	std	Z+2, r26	; 0x02
    3702:	b3 83       	std	Z+3, r27	; 0x03
    3704:	3c c0       	rjmp	.+120    	; 0x377e <STPR_HalfStep_Right+0xc4>
    3706:	fe 01       	movw	r30, r28
    3708:	ef 5b       	subi	r30, 0xBF	; 191
    370a:	ff 4f       	sbci	r31, 0xFF	; 255
    370c:	80 ed       	ldi	r24, 0xD0	; 208
    370e:	97 e0       	ldi	r25, 0x07	; 7
    3710:	a0 e0       	ldi	r26, 0x00	; 0
    3712:	b0 e0       	ldi	r27, 0x00	; 0
    3714:	80 83       	st	Z, r24
    3716:	91 83       	std	Z+1, r25	; 0x01
    3718:	a2 83       	std	Z+2, r26	; 0x02
    371a:	b3 83       	std	Z+3, r27	; 0x03
    371c:	13 c0       	rjmp	.+38     	; 0x3744 <STPR_HalfStep_Right+0x8a>
    371e:	00 00       	nop
    3720:	9e 01       	movw	r18, r28
    3722:	2f 5b       	subi	r18, 0xBF	; 191
    3724:	3f 4f       	sbci	r19, 0xFF	; 255
    3726:	fe 01       	movw	r30, r28
    3728:	ef 5b       	subi	r30, 0xBF	; 191
    372a:	ff 4f       	sbci	r31, 0xFF	; 255
    372c:	80 81       	ld	r24, Z
    372e:	91 81       	ldd	r25, Z+1	; 0x01
    3730:	a2 81       	ldd	r26, Z+2	; 0x02
    3732:	b3 81       	ldd	r27, Z+3	; 0x03
    3734:	01 97       	sbiw	r24, 0x01	; 1
    3736:	a1 09       	sbc	r26, r1
    3738:	b1 09       	sbc	r27, r1
    373a:	f9 01       	movw	r30, r18
    373c:	80 83       	st	Z, r24
    373e:	91 83       	std	Z+1, r25	; 0x01
    3740:	a2 83       	std	Z+2, r26	; 0x02
    3742:	b3 83       	std	Z+3, r27	; 0x03
    3744:	fe 01       	movw	r30, r28
    3746:	ef 5b       	subi	r30, 0xBF	; 191
    3748:	ff 4f       	sbci	r31, 0xFF	; 255
    374a:	80 81       	ld	r24, Z
    374c:	91 81       	ldd	r25, Z+1	; 0x01
    374e:	a2 81       	ldd	r26, Z+2	; 0x02
    3750:	b3 81       	ldd	r27, Z+3	; 0x03
    3752:	00 97       	sbiw	r24, 0x00	; 0
    3754:	a1 05       	cpc	r26, r1
    3756:	b1 05       	cpc	r27, r1
    3758:	11 f7       	brne	.-60     	; 0x371e <STPR_HalfStep_Right+0x64>
    375a:	9e 01       	movw	r18, r28
    375c:	2b 5b       	subi	r18, 0xBB	; 187
    375e:	3f 4f       	sbci	r19, 0xFF	; 255
    3760:	fe 01       	movw	r30, r28
    3762:	eb 5b       	subi	r30, 0xBB	; 187
    3764:	ff 4f       	sbci	r31, 0xFF	; 255
    3766:	80 81       	ld	r24, Z
    3768:	91 81       	ldd	r25, Z+1	; 0x01
    376a:	a2 81       	ldd	r26, Z+2	; 0x02
    376c:	b3 81       	ldd	r27, Z+3	; 0x03
    376e:	01 97       	sbiw	r24, 0x01	; 1
    3770:	a1 09       	sbc	r26, r1
    3772:	b1 09       	sbc	r27, r1
    3774:	f9 01       	movw	r30, r18
    3776:	80 83       	st	Z, r24
    3778:	91 83       	std	Z+1, r25	; 0x01
    377a:	a2 83       	std	Z+2, r26	; 0x02
    377c:	b3 83       	std	Z+3, r27	; 0x03
    377e:	fe 01       	movw	r30, r28
    3780:	eb 5b       	subi	r30, 0xBB	; 187
    3782:	ff 4f       	sbci	r31, 0xFF	; 255
    3784:	80 81       	ld	r24, Z
    3786:	91 81       	ldd	r25, Z+1	; 0x01
    3788:	a2 81       	ldd	r26, Z+2	; 0x02
    378a:	b3 81       	ldd	r27, Z+3	; 0x03
    378c:	00 97       	sbiw	r24, 0x00	; 0
    378e:	a1 05       	cpc	r26, r1
    3790:	b1 05       	cpc	r27, r1
    3792:	09 f0       	breq	.+2      	; 0x3796 <STPR_HalfStep_Right+0xdc>
    3794:	b8 cf       	rjmp	.-144    	; 0x3706 <STPR_HalfStep_Right+0x4c>
	DIO_enuWritePin(STPR_COIL_0,DIO_LOW);
    3796:	88 e1       	ldi	r24, 0x18	; 24
    3798:	60 e0       	ldi	r22, 0x00	; 0
    379a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_0,DIO_HIGH);//activate coil 1,2
    379e:	88 e1       	ldi	r24, 0x18	; 24
    37a0:	61 e0       	ldi	r22, 0x01	; 1
    37a2:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_1,DIO_HIGH);
    37a6:	89 e1       	ldi	r24, 0x19	; 25
    37a8:	61 e0       	ldi	r22, 0x01	; 1
    37aa:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    37ae:	fe 01       	movw	r30, r28
    37b0:	e7 5b       	subi	r30, 0xB7	; 183
    37b2:	ff 4f       	sbci	r31, 0xFF	; 255
    37b4:	80 81       	ld	r24, Z
    37b6:	86 95       	lsr	r24
    37b8:	86 95       	lsr	r24
    37ba:	86 95       	lsr	r24
    37bc:	88 2f       	mov	r24, r24
    37be:	90 e0       	ldi	r25, 0x00	; 0
    37c0:	a0 e0       	ldi	r26, 0x00	; 0
    37c2:	b0 e0       	ldi	r27, 0x00	; 0
    37c4:	fe 01       	movw	r30, r28
    37c6:	fd 96       	adiw	r30, 0x3d	; 61
    37c8:	80 83       	st	Z, r24
    37ca:	91 83       	std	Z+1, r25	; 0x01
    37cc:	a2 83       	std	Z+2, r26	; 0x02
    37ce:	b3 83       	std	Z+3, r27	; 0x03
    37d0:	2c c0       	rjmp	.+88     	; 0x382a <STPR_HalfStep_Right+0x170>
    37d2:	80 ed       	ldi	r24, 0xD0	; 208
    37d4:	97 e0       	ldi	r25, 0x07	; 7
    37d6:	a0 e0       	ldi	r26, 0x00	; 0
    37d8:	b0 e0       	ldi	r27, 0x00	; 0
    37da:	89 af       	std	Y+57, r24	; 0x39
    37dc:	9a af       	std	Y+58, r25	; 0x3a
    37de:	ab af       	std	Y+59, r26	; 0x3b
    37e0:	bc af       	std	Y+60, r27	; 0x3c
    37e2:	0c c0       	rjmp	.+24     	; 0x37fc <STPR_HalfStep_Right+0x142>
    37e4:	00 00       	nop
    37e6:	89 ad       	ldd	r24, Y+57	; 0x39
    37e8:	9a ad       	ldd	r25, Y+58	; 0x3a
    37ea:	ab ad       	ldd	r26, Y+59	; 0x3b
    37ec:	bc ad       	ldd	r27, Y+60	; 0x3c
    37ee:	01 97       	sbiw	r24, 0x01	; 1
    37f0:	a1 09       	sbc	r26, r1
    37f2:	b1 09       	sbc	r27, r1
    37f4:	89 af       	std	Y+57, r24	; 0x39
    37f6:	9a af       	std	Y+58, r25	; 0x3a
    37f8:	ab af       	std	Y+59, r26	; 0x3b
    37fa:	bc af       	std	Y+60, r27	; 0x3c
    37fc:	89 ad       	ldd	r24, Y+57	; 0x39
    37fe:	9a ad       	ldd	r25, Y+58	; 0x3a
    3800:	ab ad       	ldd	r26, Y+59	; 0x3b
    3802:	bc ad       	ldd	r27, Y+60	; 0x3c
    3804:	00 97       	sbiw	r24, 0x00	; 0
    3806:	a1 05       	cpc	r26, r1
    3808:	b1 05       	cpc	r27, r1
    380a:	61 f7       	brne	.-40     	; 0x37e4 <STPR_HalfStep_Right+0x12a>
    380c:	fe 01       	movw	r30, r28
    380e:	fd 96       	adiw	r30, 0x3d	; 61
    3810:	80 81       	ld	r24, Z
    3812:	91 81       	ldd	r25, Z+1	; 0x01
    3814:	a2 81       	ldd	r26, Z+2	; 0x02
    3816:	b3 81       	ldd	r27, Z+3	; 0x03
    3818:	01 97       	sbiw	r24, 0x01	; 1
    381a:	a1 09       	sbc	r26, r1
    381c:	b1 09       	sbc	r27, r1
    381e:	fe 01       	movw	r30, r28
    3820:	fd 96       	adiw	r30, 0x3d	; 61
    3822:	80 83       	st	Z, r24
    3824:	91 83       	std	Z+1, r25	; 0x01
    3826:	a2 83       	std	Z+2, r26	; 0x02
    3828:	b3 83       	std	Z+3, r27	; 0x03
    382a:	fe 01       	movw	r30, r28
    382c:	fd 96       	adiw	r30, 0x3d	; 61
    382e:	80 81       	ld	r24, Z
    3830:	91 81       	ldd	r25, Z+1	; 0x01
    3832:	a2 81       	ldd	r26, Z+2	; 0x02
    3834:	b3 81       	ldd	r27, Z+3	; 0x03
    3836:	00 97       	sbiw	r24, 0x00	; 0
    3838:	a1 05       	cpc	r26, r1
    383a:	b1 05       	cpc	r27, r1
    383c:	51 f6       	brne	.-108    	; 0x37d2 <STPR_HalfStep_Right+0x118>
	DIO_enuWritePin(STPR_COIL_0,DIO_LOW);//deactivate coil 1,2
    383e:	88 e1       	ldi	r24, 0x18	; 24
    3840:	60 e0       	ldi	r22, 0x00	; 0
    3842:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_1,DIO_LOW);
    3846:	89 e1       	ldi	r24, 0x19	; 25
    3848:	60 e0       	ldi	r22, 0x00	; 0
    384a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_1,DIO_HIGH);//activate coil 2
    384e:	89 e1       	ldi	r24, 0x19	; 25
    3850:	61 e0       	ldi	r22, 0x01	; 1
    3852:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3856:	fe 01       	movw	r30, r28
    3858:	e7 5b       	subi	r30, 0xB7	; 183
    385a:	ff 4f       	sbci	r31, 0xFF	; 255
    385c:	80 81       	ld	r24, Z
    385e:	86 95       	lsr	r24
    3860:	86 95       	lsr	r24
    3862:	86 95       	lsr	r24
    3864:	88 2f       	mov	r24, r24
    3866:	90 e0       	ldi	r25, 0x00	; 0
    3868:	a0 e0       	ldi	r26, 0x00	; 0
    386a:	b0 e0       	ldi	r27, 0x00	; 0
    386c:	8d ab       	std	Y+53, r24	; 0x35
    386e:	9e ab       	std	Y+54, r25	; 0x36
    3870:	af ab       	std	Y+55, r26	; 0x37
    3872:	b8 af       	std	Y+56, r27	; 0x38
    3874:	28 c0       	rjmp	.+80     	; 0x38c6 <STPR_HalfStep_Right+0x20c>
    3876:	80 ed       	ldi	r24, 0xD0	; 208
    3878:	97 e0       	ldi	r25, 0x07	; 7
    387a:	a0 e0       	ldi	r26, 0x00	; 0
    387c:	b0 e0       	ldi	r27, 0x00	; 0
    387e:	89 ab       	std	Y+49, r24	; 0x31
    3880:	9a ab       	std	Y+50, r25	; 0x32
    3882:	ab ab       	std	Y+51, r26	; 0x33
    3884:	bc ab       	std	Y+52, r27	; 0x34
    3886:	0c c0       	rjmp	.+24     	; 0x38a0 <STPR_HalfStep_Right+0x1e6>
    3888:	00 00       	nop
    388a:	89 a9       	ldd	r24, Y+49	; 0x31
    388c:	9a a9       	ldd	r25, Y+50	; 0x32
    388e:	ab a9       	ldd	r26, Y+51	; 0x33
    3890:	bc a9       	ldd	r27, Y+52	; 0x34
    3892:	01 97       	sbiw	r24, 0x01	; 1
    3894:	a1 09       	sbc	r26, r1
    3896:	b1 09       	sbc	r27, r1
    3898:	89 ab       	std	Y+49, r24	; 0x31
    389a:	9a ab       	std	Y+50, r25	; 0x32
    389c:	ab ab       	std	Y+51, r26	; 0x33
    389e:	bc ab       	std	Y+52, r27	; 0x34
    38a0:	89 a9       	ldd	r24, Y+49	; 0x31
    38a2:	9a a9       	ldd	r25, Y+50	; 0x32
    38a4:	ab a9       	ldd	r26, Y+51	; 0x33
    38a6:	bc a9       	ldd	r27, Y+52	; 0x34
    38a8:	00 97       	sbiw	r24, 0x00	; 0
    38aa:	a1 05       	cpc	r26, r1
    38ac:	b1 05       	cpc	r27, r1
    38ae:	61 f7       	brne	.-40     	; 0x3888 <STPR_HalfStep_Right+0x1ce>
    38b0:	8d a9       	ldd	r24, Y+53	; 0x35
    38b2:	9e a9       	ldd	r25, Y+54	; 0x36
    38b4:	af a9       	ldd	r26, Y+55	; 0x37
    38b6:	b8 ad       	ldd	r27, Y+56	; 0x38
    38b8:	01 97       	sbiw	r24, 0x01	; 1
    38ba:	a1 09       	sbc	r26, r1
    38bc:	b1 09       	sbc	r27, r1
    38be:	8d ab       	std	Y+53, r24	; 0x35
    38c0:	9e ab       	std	Y+54, r25	; 0x36
    38c2:	af ab       	std	Y+55, r26	; 0x37
    38c4:	b8 af       	std	Y+56, r27	; 0x38
    38c6:	8d a9       	ldd	r24, Y+53	; 0x35
    38c8:	9e a9       	ldd	r25, Y+54	; 0x36
    38ca:	af a9       	ldd	r26, Y+55	; 0x37
    38cc:	b8 ad       	ldd	r27, Y+56	; 0x38
    38ce:	00 97       	sbiw	r24, 0x00	; 0
    38d0:	a1 05       	cpc	r26, r1
    38d2:	b1 05       	cpc	r27, r1
    38d4:	81 f6       	brne	.-96     	; 0x3876 <STPR_HalfStep_Right+0x1bc>
	DIO_enuWritePin(STPR_COIL_1,DIO_LOW);
    38d6:	89 e1       	ldi	r24, 0x19	; 25
    38d8:	60 e0       	ldi	r22, 0x00	; 0
    38da:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_1,DIO_HIGH); //activate coil 2,3
    38de:	89 e1       	ldi	r24, 0x19	; 25
    38e0:	61 e0       	ldi	r22, 0x01	; 1
    38e2:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_2,DIO_HIGH);
    38e6:	8a e1       	ldi	r24, 0x1A	; 26
    38e8:	61 e0       	ldi	r22, 0x01	; 1
    38ea:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    38ee:	fe 01       	movw	r30, r28
    38f0:	e7 5b       	subi	r30, 0xB7	; 183
    38f2:	ff 4f       	sbci	r31, 0xFF	; 255
    38f4:	80 81       	ld	r24, Z
    38f6:	86 95       	lsr	r24
    38f8:	86 95       	lsr	r24
    38fa:	86 95       	lsr	r24
    38fc:	88 2f       	mov	r24, r24
    38fe:	90 e0       	ldi	r25, 0x00	; 0
    3900:	a0 e0       	ldi	r26, 0x00	; 0
    3902:	b0 e0       	ldi	r27, 0x00	; 0
    3904:	8d a7       	std	Y+45, r24	; 0x2d
    3906:	9e a7       	std	Y+46, r25	; 0x2e
    3908:	af a7       	std	Y+47, r26	; 0x2f
    390a:	b8 ab       	std	Y+48, r27	; 0x30
    390c:	28 c0       	rjmp	.+80     	; 0x395e <STPR_HalfStep_Right+0x2a4>
    390e:	80 ed       	ldi	r24, 0xD0	; 208
    3910:	97 e0       	ldi	r25, 0x07	; 7
    3912:	a0 e0       	ldi	r26, 0x00	; 0
    3914:	b0 e0       	ldi	r27, 0x00	; 0
    3916:	89 a7       	std	Y+41, r24	; 0x29
    3918:	9a a7       	std	Y+42, r25	; 0x2a
    391a:	ab a7       	std	Y+43, r26	; 0x2b
    391c:	bc a7       	std	Y+44, r27	; 0x2c
    391e:	0c c0       	rjmp	.+24     	; 0x3938 <STPR_HalfStep_Right+0x27e>
    3920:	00 00       	nop
    3922:	89 a5       	ldd	r24, Y+41	; 0x29
    3924:	9a a5       	ldd	r25, Y+42	; 0x2a
    3926:	ab a5       	ldd	r26, Y+43	; 0x2b
    3928:	bc a5       	ldd	r27, Y+44	; 0x2c
    392a:	01 97       	sbiw	r24, 0x01	; 1
    392c:	a1 09       	sbc	r26, r1
    392e:	b1 09       	sbc	r27, r1
    3930:	89 a7       	std	Y+41, r24	; 0x29
    3932:	9a a7       	std	Y+42, r25	; 0x2a
    3934:	ab a7       	std	Y+43, r26	; 0x2b
    3936:	bc a7       	std	Y+44, r27	; 0x2c
    3938:	89 a5       	ldd	r24, Y+41	; 0x29
    393a:	9a a5       	ldd	r25, Y+42	; 0x2a
    393c:	ab a5       	ldd	r26, Y+43	; 0x2b
    393e:	bc a5       	ldd	r27, Y+44	; 0x2c
    3940:	00 97       	sbiw	r24, 0x00	; 0
    3942:	a1 05       	cpc	r26, r1
    3944:	b1 05       	cpc	r27, r1
    3946:	61 f7       	brne	.-40     	; 0x3920 <STPR_HalfStep_Right+0x266>
    3948:	8d a5       	ldd	r24, Y+45	; 0x2d
    394a:	9e a5       	ldd	r25, Y+46	; 0x2e
    394c:	af a5       	ldd	r26, Y+47	; 0x2f
    394e:	b8 a9       	ldd	r27, Y+48	; 0x30
    3950:	01 97       	sbiw	r24, 0x01	; 1
    3952:	a1 09       	sbc	r26, r1
    3954:	b1 09       	sbc	r27, r1
    3956:	8d a7       	std	Y+45, r24	; 0x2d
    3958:	9e a7       	std	Y+46, r25	; 0x2e
    395a:	af a7       	std	Y+47, r26	; 0x2f
    395c:	b8 ab       	std	Y+48, r27	; 0x30
    395e:	8d a5       	ldd	r24, Y+45	; 0x2d
    3960:	9e a5       	ldd	r25, Y+46	; 0x2e
    3962:	af a5       	ldd	r26, Y+47	; 0x2f
    3964:	b8 a9       	ldd	r27, Y+48	; 0x30
    3966:	00 97       	sbiw	r24, 0x00	; 0
    3968:	a1 05       	cpc	r26, r1
    396a:	b1 05       	cpc	r27, r1
    396c:	81 f6       	brne	.-96     	; 0x390e <STPR_HalfStep_Right+0x254>
	DIO_enuWritePin(STPR_COIL_1,DIO_LOW); //deactivate coil 2,3
    396e:	89 e1       	ldi	r24, 0x19	; 25
    3970:	60 e0       	ldi	r22, 0x00	; 0
    3972:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_2,DIO_LOW);
    3976:	8a e1       	ldi	r24, 0x1A	; 26
    3978:	60 e0       	ldi	r22, 0x00	; 0
    397a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_2,DIO_HIGH); //activate coil 3
    397e:	8a e1       	ldi	r24, 0x1A	; 26
    3980:	61 e0       	ldi	r22, 0x01	; 1
    3982:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3986:	fe 01       	movw	r30, r28
    3988:	e7 5b       	subi	r30, 0xB7	; 183
    398a:	ff 4f       	sbci	r31, 0xFF	; 255
    398c:	80 81       	ld	r24, Z
    398e:	86 95       	lsr	r24
    3990:	86 95       	lsr	r24
    3992:	86 95       	lsr	r24
    3994:	88 2f       	mov	r24, r24
    3996:	90 e0       	ldi	r25, 0x00	; 0
    3998:	a0 e0       	ldi	r26, 0x00	; 0
    399a:	b0 e0       	ldi	r27, 0x00	; 0
    399c:	8d a3       	std	Y+37, r24	; 0x25
    399e:	9e a3       	std	Y+38, r25	; 0x26
    39a0:	af a3       	std	Y+39, r26	; 0x27
    39a2:	b8 a7       	std	Y+40, r27	; 0x28
    39a4:	28 c0       	rjmp	.+80     	; 0x39f6 <STPR_HalfStep_Right+0x33c>
    39a6:	80 ed       	ldi	r24, 0xD0	; 208
    39a8:	97 e0       	ldi	r25, 0x07	; 7
    39aa:	a0 e0       	ldi	r26, 0x00	; 0
    39ac:	b0 e0       	ldi	r27, 0x00	; 0
    39ae:	89 a3       	std	Y+33, r24	; 0x21
    39b0:	9a a3       	std	Y+34, r25	; 0x22
    39b2:	ab a3       	std	Y+35, r26	; 0x23
    39b4:	bc a3       	std	Y+36, r27	; 0x24
    39b6:	0c c0       	rjmp	.+24     	; 0x39d0 <STPR_HalfStep_Right+0x316>
    39b8:	00 00       	nop
    39ba:	89 a1       	ldd	r24, Y+33	; 0x21
    39bc:	9a a1       	ldd	r25, Y+34	; 0x22
    39be:	ab a1       	ldd	r26, Y+35	; 0x23
    39c0:	bc a1       	ldd	r27, Y+36	; 0x24
    39c2:	01 97       	sbiw	r24, 0x01	; 1
    39c4:	a1 09       	sbc	r26, r1
    39c6:	b1 09       	sbc	r27, r1
    39c8:	89 a3       	std	Y+33, r24	; 0x21
    39ca:	9a a3       	std	Y+34, r25	; 0x22
    39cc:	ab a3       	std	Y+35, r26	; 0x23
    39ce:	bc a3       	std	Y+36, r27	; 0x24
    39d0:	89 a1       	ldd	r24, Y+33	; 0x21
    39d2:	9a a1       	ldd	r25, Y+34	; 0x22
    39d4:	ab a1       	ldd	r26, Y+35	; 0x23
    39d6:	bc a1       	ldd	r27, Y+36	; 0x24
    39d8:	00 97       	sbiw	r24, 0x00	; 0
    39da:	a1 05       	cpc	r26, r1
    39dc:	b1 05       	cpc	r27, r1
    39de:	61 f7       	brne	.-40     	; 0x39b8 <STPR_HalfStep_Right+0x2fe>
    39e0:	8d a1       	ldd	r24, Y+37	; 0x25
    39e2:	9e a1       	ldd	r25, Y+38	; 0x26
    39e4:	af a1       	ldd	r26, Y+39	; 0x27
    39e6:	b8 a5       	ldd	r27, Y+40	; 0x28
    39e8:	01 97       	sbiw	r24, 0x01	; 1
    39ea:	a1 09       	sbc	r26, r1
    39ec:	b1 09       	sbc	r27, r1
    39ee:	8d a3       	std	Y+37, r24	; 0x25
    39f0:	9e a3       	std	Y+38, r25	; 0x26
    39f2:	af a3       	std	Y+39, r26	; 0x27
    39f4:	b8 a7       	std	Y+40, r27	; 0x28
    39f6:	8d a1       	ldd	r24, Y+37	; 0x25
    39f8:	9e a1       	ldd	r25, Y+38	; 0x26
    39fa:	af a1       	ldd	r26, Y+39	; 0x27
    39fc:	b8 a5       	ldd	r27, Y+40	; 0x28
    39fe:	00 97       	sbiw	r24, 0x00	; 0
    3a00:	a1 05       	cpc	r26, r1
    3a02:	b1 05       	cpc	r27, r1
    3a04:	81 f6       	brne	.-96     	; 0x39a6 <STPR_HalfStep_Right+0x2ec>
	DIO_enuWritePin(STPR_COIL_2,DIO_LOW);
    3a06:	8a e1       	ldi	r24, 0x1A	; 26
    3a08:	60 e0       	ldi	r22, 0x00	; 0
    3a0a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_2,DIO_HIGH); //activate coil 3,4
    3a0e:	8a e1       	ldi	r24, 0x1A	; 26
    3a10:	61 e0       	ldi	r22, 0x01	; 1
    3a12:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_3,DIO_HIGH);
    3a16:	8b e1       	ldi	r24, 0x1B	; 27
    3a18:	61 e0       	ldi	r22, 0x01	; 1
    3a1a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3a1e:	fe 01       	movw	r30, r28
    3a20:	e7 5b       	subi	r30, 0xB7	; 183
    3a22:	ff 4f       	sbci	r31, 0xFF	; 255
    3a24:	80 81       	ld	r24, Z
    3a26:	86 95       	lsr	r24
    3a28:	86 95       	lsr	r24
    3a2a:	86 95       	lsr	r24
    3a2c:	88 2f       	mov	r24, r24
    3a2e:	90 e0       	ldi	r25, 0x00	; 0
    3a30:	a0 e0       	ldi	r26, 0x00	; 0
    3a32:	b0 e0       	ldi	r27, 0x00	; 0
    3a34:	8d 8f       	std	Y+29, r24	; 0x1d
    3a36:	9e 8f       	std	Y+30, r25	; 0x1e
    3a38:	af 8f       	std	Y+31, r26	; 0x1f
    3a3a:	b8 a3       	std	Y+32, r27	; 0x20
    3a3c:	28 c0       	rjmp	.+80     	; 0x3a8e <STPR_HalfStep_Right+0x3d4>
    3a3e:	80 ed       	ldi	r24, 0xD0	; 208
    3a40:	97 e0       	ldi	r25, 0x07	; 7
    3a42:	a0 e0       	ldi	r26, 0x00	; 0
    3a44:	b0 e0       	ldi	r27, 0x00	; 0
    3a46:	89 8f       	std	Y+25, r24	; 0x19
    3a48:	9a 8f       	std	Y+26, r25	; 0x1a
    3a4a:	ab 8f       	std	Y+27, r26	; 0x1b
    3a4c:	bc 8f       	std	Y+28, r27	; 0x1c
    3a4e:	0c c0       	rjmp	.+24     	; 0x3a68 <STPR_HalfStep_Right+0x3ae>
    3a50:	00 00       	nop
    3a52:	89 8d       	ldd	r24, Y+25	; 0x19
    3a54:	9a 8d       	ldd	r25, Y+26	; 0x1a
    3a56:	ab 8d       	ldd	r26, Y+27	; 0x1b
    3a58:	bc 8d       	ldd	r27, Y+28	; 0x1c
    3a5a:	01 97       	sbiw	r24, 0x01	; 1
    3a5c:	a1 09       	sbc	r26, r1
    3a5e:	b1 09       	sbc	r27, r1
    3a60:	89 8f       	std	Y+25, r24	; 0x19
    3a62:	9a 8f       	std	Y+26, r25	; 0x1a
    3a64:	ab 8f       	std	Y+27, r26	; 0x1b
    3a66:	bc 8f       	std	Y+28, r27	; 0x1c
    3a68:	89 8d       	ldd	r24, Y+25	; 0x19
    3a6a:	9a 8d       	ldd	r25, Y+26	; 0x1a
    3a6c:	ab 8d       	ldd	r26, Y+27	; 0x1b
    3a6e:	bc 8d       	ldd	r27, Y+28	; 0x1c
    3a70:	00 97       	sbiw	r24, 0x00	; 0
    3a72:	a1 05       	cpc	r26, r1
    3a74:	b1 05       	cpc	r27, r1
    3a76:	61 f7       	brne	.-40     	; 0x3a50 <STPR_HalfStep_Right+0x396>
    3a78:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3a7a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3a7c:	af 8d       	ldd	r26, Y+31	; 0x1f
    3a7e:	b8 a1       	ldd	r27, Y+32	; 0x20
    3a80:	01 97       	sbiw	r24, 0x01	; 1
    3a82:	a1 09       	sbc	r26, r1
    3a84:	b1 09       	sbc	r27, r1
    3a86:	8d 8f       	std	Y+29, r24	; 0x1d
    3a88:	9e 8f       	std	Y+30, r25	; 0x1e
    3a8a:	af 8f       	std	Y+31, r26	; 0x1f
    3a8c:	b8 a3       	std	Y+32, r27	; 0x20
    3a8e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3a90:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3a92:	af 8d       	ldd	r26, Y+31	; 0x1f
    3a94:	b8 a1       	ldd	r27, Y+32	; 0x20
    3a96:	00 97       	sbiw	r24, 0x00	; 0
    3a98:	a1 05       	cpc	r26, r1
    3a9a:	b1 05       	cpc	r27, r1
    3a9c:	81 f6       	brne	.-96     	; 0x3a3e <STPR_HalfStep_Right+0x384>
	DIO_enuWritePin(STPR_COIL_2,DIO_LOW); //deactivate coil 3,4
    3a9e:	8a e1       	ldi	r24, 0x1A	; 26
    3aa0:	60 e0       	ldi	r22, 0x00	; 0
    3aa2:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_3,DIO_LOW);
    3aa6:	8b e1       	ldi	r24, 0x1B	; 27
    3aa8:	60 e0       	ldi	r22, 0x00	; 0
    3aaa:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_3,DIO_HIGH); //activate coil 4
    3aae:	8b e1       	ldi	r24, 0x1B	; 27
    3ab0:	61 e0       	ldi	r22, 0x01	; 1
    3ab2:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3ab6:	fe 01       	movw	r30, r28
    3ab8:	e7 5b       	subi	r30, 0xB7	; 183
    3aba:	ff 4f       	sbci	r31, 0xFF	; 255
    3abc:	80 81       	ld	r24, Z
    3abe:	86 95       	lsr	r24
    3ac0:	86 95       	lsr	r24
    3ac2:	86 95       	lsr	r24
    3ac4:	88 2f       	mov	r24, r24
    3ac6:	90 e0       	ldi	r25, 0x00	; 0
    3ac8:	a0 e0       	ldi	r26, 0x00	; 0
    3aca:	b0 e0       	ldi	r27, 0x00	; 0
    3acc:	8d 8b       	std	Y+21, r24	; 0x15
    3ace:	9e 8b       	std	Y+22, r25	; 0x16
    3ad0:	af 8b       	std	Y+23, r26	; 0x17
    3ad2:	b8 8f       	std	Y+24, r27	; 0x18
    3ad4:	28 c0       	rjmp	.+80     	; 0x3b26 <STPR_HalfStep_Right+0x46c>
    3ad6:	80 ed       	ldi	r24, 0xD0	; 208
    3ad8:	97 e0       	ldi	r25, 0x07	; 7
    3ada:	a0 e0       	ldi	r26, 0x00	; 0
    3adc:	b0 e0       	ldi	r27, 0x00	; 0
    3ade:	89 8b       	std	Y+17, r24	; 0x11
    3ae0:	9a 8b       	std	Y+18, r25	; 0x12
    3ae2:	ab 8b       	std	Y+19, r26	; 0x13
    3ae4:	bc 8b       	std	Y+20, r27	; 0x14
    3ae6:	0c c0       	rjmp	.+24     	; 0x3b00 <STPR_HalfStep_Right+0x446>
    3ae8:	00 00       	nop
    3aea:	89 89       	ldd	r24, Y+17	; 0x11
    3aec:	9a 89       	ldd	r25, Y+18	; 0x12
    3aee:	ab 89       	ldd	r26, Y+19	; 0x13
    3af0:	bc 89       	ldd	r27, Y+20	; 0x14
    3af2:	01 97       	sbiw	r24, 0x01	; 1
    3af4:	a1 09       	sbc	r26, r1
    3af6:	b1 09       	sbc	r27, r1
    3af8:	89 8b       	std	Y+17, r24	; 0x11
    3afa:	9a 8b       	std	Y+18, r25	; 0x12
    3afc:	ab 8b       	std	Y+19, r26	; 0x13
    3afe:	bc 8b       	std	Y+20, r27	; 0x14
    3b00:	89 89       	ldd	r24, Y+17	; 0x11
    3b02:	9a 89       	ldd	r25, Y+18	; 0x12
    3b04:	ab 89       	ldd	r26, Y+19	; 0x13
    3b06:	bc 89       	ldd	r27, Y+20	; 0x14
    3b08:	00 97       	sbiw	r24, 0x00	; 0
    3b0a:	a1 05       	cpc	r26, r1
    3b0c:	b1 05       	cpc	r27, r1
    3b0e:	61 f7       	brne	.-40     	; 0x3ae8 <STPR_HalfStep_Right+0x42e>
    3b10:	8d 89       	ldd	r24, Y+21	; 0x15
    3b12:	9e 89       	ldd	r25, Y+22	; 0x16
    3b14:	af 89       	ldd	r26, Y+23	; 0x17
    3b16:	b8 8d       	ldd	r27, Y+24	; 0x18
    3b18:	01 97       	sbiw	r24, 0x01	; 1
    3b1a:	a1 09       	sbc	r26, r1
    3b1c:	b1 09       	sbc	r27, r1
    3b1e:	8d 8b       	std	Y+21, r24	; 0x15
    3b20:	9e 8b       	std	Y+22, r25	; 0x16
    3b22:	af 8b       	std	Y+23, r26	; 0x17
    3b24:	b8 8f       	std	Y+24, r27	; 0x18
    3b26:	8d 89       	ldd	r24, Y+21	; 0x15
    3b28:	9e 89       	ldd	r25, Y+22	; 0x16
    3b2a:	af 89       	ldd	r26, Y+23	; 0x17
    3b2c:	b8 8d       	ldd	r27, Y+24	; 0x18
    3b2e:	00 97       	sbiw	r24, 0x00	; 0
    3b30:	a1 05       	cpc	r26, r1
    3b32:	b1 05       	cpc	r27, r1
    3b34:	81 f6       	brne	.-96     	; 0x3ad6 <STPR_HalfStep_Right+0x41c>
	DIO_enuWritePin(STPR_COIL_3,DIO_LOW);
    3b36:	8b e1       	ldi	r24, 0x1B	; 27
    3b38:	60 e0       	ldi	r22, 0x00	; 0
    3b3a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_0,DIO_HIGH);  //activate coil 1,4
    3b3e:	88 e1       	ldi	r24, 0x18	; 24
    3b40:	61 e0       	ldi	r22, 0x01	; 1
    3b42:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_3,DIO_HIGH);
    3b46:	8b e1       	ldi	r24, 0x1B	; 27
    3b48:	61 e0       	ldi	r22, 0x01	; 1
    3b4a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3b4e:	fe 01       	movw	r30, r28
    3b50:	e7 5b       	subi	r30, 0xB7	; 183
    3b52:	ff 4f       	sbci	r31, 0xFF	; 255
    3b54:	80 81       	ld	r24, Z
    3b56:	86 95       	lsr	r24
    3b58:	86 95       	lsr	r24
    3b5a:	86 95       	lsr	r24
    3b5c:	88 2f       	mov	r24, r24
    3b5e:	90 e0       	ldi	r25, 0x00	; 0
    3b60:	a0 e0       	ldi	r26, 0x00	; 0
    3b62:	b0 e0       	ldi	r27, 0x00	; 0
    3b64:	8d 87       	std	Y+13, r24	; 0x0d
    3b66:	9e 87       	std	Y+14, r25	; 0x0e
    3b68:	af 87       	std	Y+15, r26	; 0x0f
    3b6a:	b8 8b       	std	Y+16, r27	; 0x10
    3b6c:	28 c0       	rjmp	.+80     	; 0x3bbe <STPR_HalfStep_Right+0x504>
    3b6e:	80 ed       	ldi	r24, 0xD0	; 208
    3b70:	97 e0       	ldi	r25, 0x07	; 7
    3b72:	a0 e0       	ldi	r26, 0x00	; 0
    3b74:	b0 e0       	ldi	r27, 0x00	; 0
    3b76:	89 87       	std	Y+9, r24	; 0x09
    3b78:	9a 87       	std	Y+10, r25	; 0x0a
    3b7a:	ab 87       	std	Y+11, r26	; 0x0b
    3b7c:	bc 87       	std	Y+12, r27	; 0x0c
    3b7e:	0c c0       	rjmp	.+24     	; 0x3b98 <STPR_HalfStep_Right+0x4de>
    3b80:	00 00       	nop
    3b82:	89 85       	ldd	r24, Y+9	; 0x09
    3b84:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b86:	ab 85       	ldd	r26, Y+11	; 0x0b
    3b88:	bc 85       	ldd	r27, Y+12	; 0x0c
    3b8a:	01 97       	sbiw	r24, 0x01	; 1
    3b8c:	a1 09       	sbc	r26, r1
    3b8e:	b1 09       	sbc	r27, r1
    3b90:	89 87       	std	Y+9, r24	; 0x09
    3b92:	9a 87       	std	Y+10, r25	; 0x0a
    3b94:	ab 87       	std	Y+11, r26	; 0x0b
    3b96:	bc 87       	std	Y+12, r27	; 0x0c
    3b98:	89 85       	ldd	r24, Y+9	; 0x09
    3b9a:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b9c:	ab 85       	ldd	r26, Y+11	; 0x0b
    3b9e:	bc 85       	ldd	r27, Y+12	; 0x0c
    3ba0:	00 97       	sbiw	r24, 0x00	; 0
    3ba2:	a1 05       	cpc	r26, r1
    3ba4:	b1 05       	cpc	r27, r1
    3ba6:	61 f7       	brne	.-40     	; 0x3b80 <STPR_HalfStep_Right+0x4c6>
    3ba8:	8d 85       	ldd	r24, Y+13	; 0x0d
    3baa:	9e 85       	ldd	r25, Y+14	; 0x0e
    3bac:	af 85       	ldd	r26, Y+15	; 0x0f
    3bae:	b8 89       	ldd	r27, Y+16	; 0x10
    3bb0:	01 97       	sbiw	r24, 0x01	; 1
    3bb2:	a1 09       	sbc	r26, r1
    3bb4:	b1 09       	sbc	r27, r1
    3bb6:	8d 87       	std	Y+13, r24	; 0x0d
    3bb8:	9e 87       	std	Y+14, r25	; 0x0e
    3bba:	af 87       	std	Y+15, r26	; 0x0f
    3bbc:	b8 8b       	std	Y+16, r27	; 0x10
    3bbe:	8d 85       	ldd	r24, Y+13	; 0x0d
    3bc0:	9e 85       	ldd	r25, Y+14	; 0x0e
    3bc2:	af 85       	ldd	r26, Y+15	; 0x0f
    3bc4:	b8 89       	ldd	r27, Y+16	; 0x10
    3bc6:	00 97       	sbiw	r24, 0x00	; 0
    3bc8:	a1 05       	cpc	r26, r1
    3bca:	b1 05       	cpc	r27, r1
    3bcc:	81 f6       	brne	.-96     	; 0x3b6e <STPR_HalfStep_Right+0x4b4>
	DIO_enuWritePin(STPR_COIL_0,DIO_LOW);  //deactivate coil 1,4
    3bce:	88 e1       	ldi	r24, 0x18	; 24
    3bd0:	60 e0       	ldi	r22, 0x00	; 0
    3bd2:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_3,DIO_LOW);
    3bd6:	8b e1       	ldi	r24, 0x1B	; 27
    3bd8:	60 e0       	ldi	r22, 0x00	; 0
    3bda:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_0,DIO_HIGH);
    3bde:	88 e1       	ldi	r24, 0x18	; 24
    3be0:	61 e0       	ldi	r22, 0x01	; 1
    3be2:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3be6:	fe 01       	movw	r30, r28
    3be8:	e7 5b       	subi	r30, 0xB7	; 183
    3bea:	ff 4f       	sbci	r31, 0xFF	; 255
    3bec:	80 81       	ld	r24, Z
    3bee:	86 95       	lsr	r24
    3bf0:	86 95       	lsr	r24
    3bf2:	86 95       	lsr	r24
    3bf4:	88 2f       	mov	r24, r24
    3bf6:	90 e0       	ldi	r25, 0x00	; 0
    3bf8:	a0 e0       	ldi	r26, 0x00	; 0
    3bfa:	b0 e0       	ldi	r27, 0x00	; 0
    3bfc:	8d 83       	std	Y+5, r24	; 0x05
    3bfe:	9e 83       	std	Y+6, r25	; 0x06
    3c00:	af 83       	std	Y+7, r26	; 0x07
    3c02:	b8 87       	std	Y+8, r27	; 0x08
    3c04:	28 c0       	rjmp	.+80     	; 0x3c56 <STPR_HalfStep_Right+0x59c>
    3c06:	80 ed       	ldi	r24, 0xD0	; 208
    3c08:	97 e0       	ldi	r25, 0x07	; 7
    3c0a:	a0 e0       	ldi	r26, 0x00	; 0
    3c0c:	b0 e0       	ldi	r27, 0x00	; 0
    3c0e:	89 83       	std	Y+1, r24	; 0x01
    3c10:	9a 83       	std	Y+2, r25	; 0x02
    3c12:	ab 83       	std	Y+3, r26	; 0x03
    3c14:	bc 83       	std	Y+4, r27	; 0x04
    3c16:	0c c0       	rjmp	.+24     	; 0x3c30 <STPR_HalfStep_Right+0x576>
    3c18:	00 00       	nop
    3c1a:	89 81       	ldd	r24, Y+1	; 0x01
    3c1c:	9a 81       	ldd	r25, Y+2	; 0x02
    3c1e:	ab 81       	ldd	r26, Y+3	; 0x03
    3c20:	bc 81       	ldd	r27, Y+4	; 0x04
    3c22:	01 97       	sbiw	r24, 0x01	; 1
    3c24:	a1 09       	sbc	r26, r1
    3c26:	b1 09       	sbc	r27, r1
    3c28:	89 83       	std	Y+1, r24	; 0x01
    3c2a:	9a 83       	std	Y+2, r25	; 0x02
    3c2c:	ab 83       	std	Y+3, r26	; 0x03
    3c2e:	bc 83       	std	Y+4, r27	; 0x04
    3c30:	89 81       	ldd	r24, Y+1	; 0x01
    3c32:	9a 81       	ldd	r25, Y+2	; 0x02
    3c34:	ab 81       	ldd	r26, Y+3	; 0x03
    3c36:	bc 81       	ldd	r27, Y+4	; 0x04
    3c38:	00 97       	sbiw	r24, 0x00	; 0
    3c3a:	a1 05       	cpc	r26, r1
    3c3c:	b1 05       	cpc	r27, r1
    3c3e:	61 f7       	brne	.-40     	; 0x3c18 <STPR_HalfStep_Right+0x55e>
    3c40:	8d 81       	ldd	r24, Y+5	; 0x05
    3c42:	9e 81       	ldd	r25, Y+6	; 0x06
    3c44:	af 81       	ldd	r26, Y+7	; 0x07
    3c46:	b8 85       	ldd	r27, Y+8	; 0x08
    3c48:	01 97       	sbiw	r24, 0x01	; 1
    3c4a:	a1 09       	sbc	r26, r1
    3c4c:	b1 09       	sbc	r27, r1
    3c4e:	8d 83       	std	Y+5, r24	; 0x05
    3c50:	9e 83       	std	Y+6, r25	; 0x06
    3c52:	af 83       	std	Y+7, r26	; 0x07
    3c54:	b8 87       	std	Y+8, r27	; 0x08
    3c56:	8d 81       	ldd	r24, Y+5	; 0x05
    3c58:	9e 81       	ldd	r25, Y+6	; 0x06
    3c5a:	af 81       	ldd	r26, Y+7	; 0x07
    3c5c:	b8 85       	ldd	r27, Y+8	; 0x08
    3c5e:	00 97       	sbiw	r24, 0x00	; 0
    3c60:	a1 05       	cpc	r26, r1
    3c62:	b1 05       	cpc	r27, r1
    3c64:	81 f6       	brne	.-96     	; 0x3c06 <STPR_HalfStep_Right+0x54c>
}
    3c66:	c7 5b       	subi	r28, 0xB7	; 183
    3c68:	df 4f       	sbci	r29, 0xFF	; 255
    3c6a:	0f b6       	in	r0, 0x3f	; 63
    3c6c:	f8 94       	cli
    3c6e:	de bf       	out	0x3e, r29	; 62
    3c70:	0f be       	out	0x3f, r0	; 63
    3c72:	cd bf       	out	0x3d, r28	; 61
    3c74:	cf 91       	pop	r28
    3c76:	df 91       	pop	r29
    3c78:	08 95       	ret

00003c7a <STPR_HalfStep_Left>:

void STPR_HalfStep_Left(u8 speed)
{
    3c7a:	df 93       	push	r29
    3c7c:	cf 93       	push	r28
    3c7e:	cd b7       	in	r28, 0x3d	; 61
    3c80:	de b7       	in	r29, 0x3e	; 62
    3c82:	c1 54       	subi	r28, 0x41	; 65
    3c84:	d0 40       	sbci	r29, 0x00	; 0
    3c86:	0f b6       	in	r0, 0x3f	; 63
    3c88:	f8 94       	cli
    3c8a:	de bf       	out	0x3e, r29	; 62
    3c8c:	0f be       	out	0x3f, r0	; 63
    3c8e:	cd bf       	out	0x3d, r28	; 61
    3c90:	fe 01       	movw	r30, r28
    3c92:	ef 5b       	subi	r30, 0xBF	; 191
    3c94:	ff 4f       	sbci	r31, 0xFF	; 255
    3c96:	80 83       	st	Z, r24
	//half step
	DIO_enuWritePin(STPR_COIL_0,DIO_HIGH);  //deactivate coil 1,4
    3c98:	88 e1       	ldi	r24, 0x18	; 24
    3c9a:	61 e0       	ldi	r22, 0x01	; 1
    3c9c:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_3,DIO_HIGH);
    3ca0:	8b e1       	ldi	r24, 0x1B	; 27
    3ca2:	61 e0       	ldi	r22, 0x01	; 1
    3ca4:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3ca8:	fe 01       	movw	r30, r28
    3caa:	ef 5b       	subi	r30, 0xBF	; 191
    3cac:	ff 4f       	sbci	r31, 0xFF	; 255
    3cae:	80 81       	ld	r24, Z
    3cb0:	86 95       	lsr	r24
    3cb2:	86 95       	lsr	r24
    3cb4:	86 95       	lsr	r24
    3cb6:	88 2f       	mov	r24, r24
    3cb8:	90 e0       	ldi	r25, 0x00	; 0
    3cba:	a0 e0       	ldi	r26, 0x00	; 0
    3cbc:	b0 e0       	ldi	r27, 0x00	; 0
    3cbe:	fe 01       	movw	r30, r28
    3cc0:	fd 96       	adiw	r30, 0x3d	; 61
    3cc2:	80 83       	st	Z, r24
    3cc4:	91 83       	std	Z+1, r25	; 0x01
    3cc6:	a2 83       	std	Z+2, r26	; 0x02
    3cc8:	b3 83       	std	Z+3, r27	; 0x03
    3cca:	2c c0       	rjmp	.+88     	; 0x3d24 <STPR_HalfStep_Left+0xaa>
    3ccc:	80 ed       	ldi	r24, 0xD0	; 208
    3cce:	97 e0       	ldi	r25, 0x07	; 7
    3cd0:	a0 e0       	ldi	r26, 0x00	; 0
    3cd2:	b0 e0       	ldi	r27, 0x00	; 0
    3cd4:	89 af       	std	Y+57, r24	; 0x39
    3cd6:	9a af       	std	Y+58, r25	; 0x3a
    3cd8:	ab af       	std	Y+59, r26	; 0x3b
    3cda:	bc af       	std	Y+60, r27	; 0x3c
    3cdc:	0c c0       	rjmp	.+24     	; 0x3cf6 <STPR_HalfStep_Left+0x7c>
    3cde:	00 00       	nop
    3ce0:	89 ad       	ldd	r24, Y+57	; 0x39
    3ce2:	9a ad       	ldd	r25, Y+58	; 0x3a
    3ce4:	ab ad       	ldd	r26, Y+59	; 0x3b
    3ce6:	bc ad       	ldd	r27, Y+60	; 0x3c
    3ce8:	01 97       	sbiw	r24, 0x01	; 1
    3cea:	a1 09       	sbc	r26, r1
    3cec:	b1 09       	sbc	r27, r1
    3cee:	89 af       	std	Y+57, r24	; 0x39
    3cf0:	9a af       	std	Y+58, r25	; 0x3a
    3cf2:	ab af       	std	Y+59, r26	; 0x3b
    3cf4:	bc af       	std	Y+60, r27	; 0x3c
    3cf6:	89 ad       	ldd	r24, Y+57	; 0x39
    3cf8:	9a ad       	ldd	r25, Y+58	; 0x3a
    3cfa:	ab ad       	ldd	r26, Y+59	; 0x3b
    3cfc:	bc ad       	ldd	r27, Y+60	; 0x3c
    3cfe:	00 97       	sbiw	r24, 0x00	; 0
    3d00:	a1 05       	cpc	r26, r1
    3d02:	b1 05       	cpc	r27, r1
    3d04:	61 f7       	brne	.-40     	; 0x3cde <STPR_HalfStep_Left+0x64>
    3d06:	fe 01       	movw	r30, r28
    3d08:	fd 96       	adiw	r30, 0x3d	; 61
    3d0a:	80 81       	ld	r24, Z
    3d0c:	91 81       	ldd	r25, Z+1	; 0x01
    3d0e:	a2 81       	ldd	r26, Z+2	; 0x02
    3d10:	b3 81       	ldd	r27, Z+3	; 0x03
    3d12:	01 97       	sbiw	r24, 0x01	; 1
    3d14:	a1 09       	sbc	r26, r1
    3d16:	b1 09       	sbc	r27, r1
    3d18:	fe 01       	movw	r30, r28
    3d1a:	fd 96       	adiw	r30, 0x3d	; 61
    3d1c:	80 83       	st	Z, r24
    3d1e:	91 83       	std	Z+1, r25	; 0x01
    3d20:	a2 83       	std	Z+2, r26	; 0x02
    3d22:	b3 83       	std	Z+3, r27	; 0x03
    3d24:	fe 01       	movw	r30, r28
    3d26:	fd 96       	adiw	r30, 0x3d	; 61
    3d28:	80 81       	ld	r24, Z
    3d2a:	91 81       	ldd	r25, Z+1	; 0x01
    3d2c:	a2 81       	ldd	r26, Z+2	; 0x02
    3d2e:	b3 81       	ldd	r27, Z+3	; 0x03
    3d30:	00 97       	sbiw	r24, 0x00	; 0
    3d32:	a1 05       	cpc	r26, r1
    3d34:	b1 05       	cpc	r27, r1
    3d36:	51 f6       	brne	.-108    	; 0x3ccc <STPR_HalfStep_Left+0x52>
	DIO_enuWritePin(STPR_COIL_0,DIO_LOW);  //deactivate coil 1,4
    3d38:	88 e1       	ldi	r24, 0x18	; 24
    3d3a:	60 e0       	ldi	r22, 0x00	; 0
    3d3c:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_3,DIO_LOW);
    3d40:	8b e1       	ldi	r24, 0x1B	; 27
    3d42:	60 e0       	ldi	r22, 0x00	; 0
    3d44:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_3,DIO_HIGH);  //activate coil 4
    3d48:	8b e1       	ldi	r24, 0x1B	; 27
    3d4a:	61 e0       	ldi	r22, 0x01	; 1
    3d4c:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3d50:	fe 01       	movw	r30, r28
    3d52:	ef 5b       	subi	r30, 0xBF	; 191
    3d54:	ff 4f       	sbci	r31, 0xFF	; 255
    3d56:	80 81       	ld	r24, Z
    3d58:	86 95       	lsr	r24
    3d5a:	86 95       	lsr	r24
    3d5c:	86 95       	lsr	r24
    3d5e:	88 2f       	mov	r24, r24
    3d60:	90 e0       	ldi	r25, 0x00	; 0
    3d62:	a0 e0       	ldi	r26, 0x00	; 0
    3d64:	b0 e0       	ldi	r27, 0x00	; 0
    3d66:	8d ab       	std	Y+53, r24	; 0x35
    3d68:	9e ab       	std	Y+54, r25	; 0x36
    3d6a:	af ab       	std	Y+55, r26	; 0x37
    3d6c:	b8 af       	std	Y+56, r27	; 0x38
    3d6e:	28 c0       	rjmp	.+80     	; 0x3dc0 <STPR_HalfStep_Left+0x146>
    3d70:	80 ed       	ldi	r24, 0xD0	; 208
    3d72:	97 e0       	ldi	r25, 0x07	; 7
    3d74:	a0 e0       	ldi	r26, 0x00	; 0
    3d76:	b0 e0       	ldi	r27, 0x00	; 0
    3d78:	89 ab       	std	Y+49, r24	; 0x31
    3d7a:	9a ab       	std	Y+50, r25	; 0x32
    3d7c:	ab ab       	std	Y+51, r26	; 0x33
    3d7e:	bc ab       	std	Y+52, r27	; 0x34
    3d80:	0c c0       	rjmp	.+24     	; 0x3d9a <STPR_HalfStep_Left+0x120>
    3d82:	00 00       	nop
    3d84:	89 a9       	ldd	r24, Y+49	; 0x31
    3d86:	9a a9       	ldd	r25, Y+50	; 0x32
    3d88:	ab a9       	ldd	r26, Y+51	; 0x33
    3d8a:	bc a9       	ldd	r27, Y+52	; 0x34
    3d8c:	01 97       	sbiw	r24, 0x01	; 1
    3d8e:	a1 09       	sbc	r26, r1
    3d90:	b1 09       	sbc	r27, r1
    3d92:	89 ab       	std	Y+49, r24	; 0x31
    3d94:	9a ab       	std	Y+50, r25	; 0x32
    3d96:	ab ab       	std	Y+51, r26	; 0x33
    3d98:	bc ab       	std	Y+52, r27	; 0x34
    3d9a:	89 a9       	ldd	r24, Y+49	; 0x31
    3d9c:	9a a9       	ldd	r25, Y+50	; 0x32
    3d9e:	ab a9       	ldd	r26, Y+51	; 0x33
    3da0:	bc a9       	ldd	r27, Y+52	; 0x34
    3da2:	00 97       	sbiw	r24, 0x00	; 0
    3da4:	a1 05       	cpc	r26, r1
    3da6:	b1 05       	cpc	r27, r1
    3da8:	61 f7       	brne	.-40     	; 0x3d82 <STPR_HalfStep_Left+0x108>
    3daa:	8d a9       	ldd	r24, Y+53	; 0x35
    3dac:	9e a9       	ldd	r25, Y+54	; 0x36
    3dae:	af a9       	ldd	r26, Y+55	; 0x37
    3db0:	b8 ad       	ldd	r27, Y+56	; 0x38
    3db2:	01 97       	sbiw	r24, 0x01	; 1
    3db4:	a1 09       	sbc	r26, r1
    3db6:	b1 09       	sbc	r27, r1
    3db8:	8d ab       	std	Y+53, r24	; 0x35
    3dba:	9e ab       	std	Y+54, r25	; 0x36
    3dbc:	af ab       	std	Y+55, r26	; 0x37
    3dbe:	b8 af       	std	Y+56, r27	; 0x38
    3dc0:	8d a9       	ldd	r24, Y+53	; 0x35
    3dc2:	9e a9       	ldd	r25, Y+54	; 0x36
    3dc4:	af a9       	ldd	r26, Y+55	; 0x37
    3dc6:	b8 ad       	ldd	r27, Y+56	; 0x38
    3dc8:	00 97       	sbiw	r24, 0x00	; 0
    3dca:	a1 05       	cpc	r26, r1
    3dcc:	b1 05       	cpc	r27, r1
    3dce:	81 f6       	brne	.-96     	; 0x3d70 <STPR_HalfStep_Left+0xf6>
	DIO_enuWritePin(STPR_COIL_3,DIO_LOW);
    3dd0:	8b e1       	ldi	r24, 0x1B	; 27
    3dd2:	60 e0       	ldi	r22, 0x00	; 0
    3dd4:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_3,DIO_HIGH); //activate coil 3,4
    3dd8:	8b e1       	ldi	r24, 0x1B	; 27
    3dda:	61 e0       	ldi	r22, 0x01	; 1
    3ddc:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_2,DIO_HIGH);
    3de0:	8a e1       	ldi	r24, 0x1A	; 26
    3de2:	61 e0       	ldi	r22, 0x01	; 1
    3de4:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3de8:	fe 01       	movw	r30, r28
    3dea:	ef 5b       	subi	r30, 0xBF	; 191
    3dec:	ff 4f       	sbci	r31, 0xFF	; 255
    3dee:	80 81       	ld	r24, Z
    3df0:	86 95       	lsr	r24
    3df2:	86 95       	lsr	r24
    3df4:	86 95       	lsr	r24
    3df6:	88 2f       	mov	r24, r24
    3df8:	90 e0       	ldi	r25, 0x00	; 0
    3dfa:	a0 e0       	ldi	r26, 0x00	; 0
    3dfc:	b0 e0       	ldi	r27, 0x00	; 0
    3dfe:	8d a7       	std	Y+45, r24	; 0x2d
    3e00:	9e a7       	std	Y+46, r25	; 0x2e
    3e02:	af a7       	std	Y+47, r26	; 0x2f
    3e04:	b8 ab       	std	Y+48, r27	; 0x30
    3e06:	28 c0       	rjmp	.+80     	; 0x3e58 <STPR_HalfStep_Left+0x1de>
    3e08:	80 ed       	ldi	r24, 0xD0	; 208
    3e0a:	97 e0       	ldi	r25, 0x07	; 7
    3e0c:	a0 e0       	ldi	r26, 0x00	; 0
    3e0e:	b0 e0       	ldi	r27, 0x00	; 0
    3e10:	89 a7       	std	Y+41, r24	; 0x29
    3e12:	9a a7       	std	Y+42, r25	; 0x2a
    3e14:	ab a7       	std	Y+43, r26	; 0x2b
    3e16:	bc a7       	std	Y+44, r27	; 0x2c
    3e18:	0c c0       	rjmp	.+24     	; 0x3e32 <STPR_HalfStep_Left+0x1b8>
    3e1a:	00 00       	nop
    3e1c:	89 a5       	ldd	r24, Y+41	; 0x29
    3e1e:	9a a5       	ldd	r25, Y+42	; 0x2a
    3e20:	ab a5       	ldd	r26, Y+43	; 0x2b
    3e22:	bc a5       	ldd	r27, Y+44	; 0x2c
    3e24:	01 97       	sbiw	r24, 0x01	; 1
    3e26:	a1 09       	sbc	r26, r1
    3e28:	b1 09       	sbc	r27, r1
    3e2a:	89 a7       	std	Y+41, r24	; 0x29
    3e2c:	9a a7       	std	Y+42, r25	; 0x2a
    3e2e:	ab a7       	std	Y+43, r26	; 0x2b
    3e30:	bc a7       	std	Y+44, r27	; 0x2c
    3e32:	89 a5       	ldd	r24, Y+41	; 0x29
    3e34:	9a a5       	ldd	r25, Y+42	; 0x2a
    3e36:	ab a5       	ldd	r26, Y+43	; 0x2b
    3e38:	bc a5       	ldd	r27, Y+44	; 0x2c
    3e3a:	00 97       	sbiw	r24, 0x00	; 0
    3e3c:	a1 05       	cpc	r26, r1
    3e3e:	b1 05       	cpc	r27, r1
    3e40:	61 f7       	brne	.-40     	; 0x3e1a <STPR_HalfStep_Left+0x1a0>
    3e42:	8d a5       	ldd	r24, Y+45	; 0x2d
    3e44:	9e a5       	ldd	r25, Y+46	; 0x2e
    3e46:	af a5       	ldd	r26, Y+47	; 0x2f
    3e48:	b8 a9       	ldd	r27, Y+48	; 0x30
    3e4a:	01 97       	sbiw	r24, 0x01	; 1
    3e4c:	a1 09       	sbc	r26, r1
    3e4e:	b1 09       	sbc	r27, r1
    3e50:	8d a7       	std	Y+45, r24	; 0x2d
    3e52:	9e a7       	std	Y+46, r25	; 0x2e
    3e54:	af a7       	std	Y+47, r26	; 0x2f
    3e56:	b8 ab       	std	Y+48, r27	; 0x30
    3e58:	8d a5       	ldd	r24, Y+45	; 0x2d
    3e5a:	9e a5       	ldd	r25, Y+46	; 0x2e
    3e5c:	af a5       	ldd	r26, Y+47	; 0x2f
    3e5e:	b8 a9       	ldd	r27, Y+48	; 0x30
    3e60:	00 97       	sbiw	r24, 0x00	; 0
    3e62:	a1 05       	cpc	r26, r1
    3e64:	b1 05       	cpc	r27, r1
    3e66:	81 f6       	brne	.-96     	; 0x3e08 <STPR_HalfStep_Left+0x18e>
	DIO_enuWritePin(STPR_COIL_3,DIO_LOW); //deactivate coil 3,4
    3e68:	8b e1       	ldi	r24, 0x1B	; 27
    3e6a:	60 e0       	ldi	r22, 0x00	; 0
    3e6c:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_2,DIO_LOW);
    3e70:	8a e1       	ldi	r24, 0x1A	; 26
    3e72:	60 e0       	ldi	r22, 0x00	; 0
    3e74:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_2,DIO_HIGH);//activate coil 3
    3e78:	8a e1       	ldi	r24, 0x1A	; 26
    3e7a:	61 e0       	ldi	r22, 0x01	; 1
    3e7c:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3e80:	fe 01       	movw	r30, r28
    3e82:	ef 5b       	subi	r30, 0xBF	; 191
    3e84:	ff 4f       	sbci	r31, 0xFF	; 255
    3e86:	80 81       	ld	r24, Z
    3e88:	86 95       	lsr	r24
    3e8a:	86 95       	lsr	r24
    3e8c:	86 95       	lsr	r24
    3e8e:	88 2f       	mov	r24, r24
    3e90:	90 e0       	ldi	r25, 0x00	; 0
    3e92:	a0 e0       	ldi	r26, 0x00	; 0
    3e94:	b0 e0       	ldi	r27, 0x00	; 0
    3e96:	8d a3       	std	Y+37, r24	; 0x25
    3e98:	9e a3       	std	Y+38, r25	; 0x26
    3e9a:	af a3       	std	Y+39, r26	; 0x27
    3e9c:	b8 a7       	std	Y+40, r27	; 0x28
    3e9e:	28 c0       	rjmp	.+80     	; 0x3ef0 <STPR_HalfStep_Left+0x276>
    3ea0:	80 ed       	ldi	r24, 0xD0	; 208
    3ea2:	97 e0       	ldi	r25, 0x07	; 7
    3ea4:	a0 e0       	ldi	r26, 0x00	; 0
    3ea6:	b0 e0       	ldi	r27, 0x00	; 0
    3ea8:	89 a3       	std	Y+33, r24	; 0x21
    3eaa:	9a a3       	std	Y+34, r25	; 0x22
    3eac:	ab a3       	std	Y+35, r26	; 0x23
    3eae:	bc a3       	std	Y+36, r27	; 0x24
    3eb0:	0c c0       	rjmp	.+24     	; 0x3eca <STPR_HalfStep_Left+0x250>
    3eb2:	00 00       	nop
    3eb4:	89 a1       	ldd	r24, Y+33	; 0x21
    3eb6:	9a a1       	ldd	r25, Y+34	; 0x22
    3eb8:	ab a1       	ldd	r26, Y+35	; 0x23
    3eba:	bc a1       	ldd	r27, Y+36	; 0x24
    3ebc:	01 97       	sbiw	r24, 0x01	; 1
    3ebe:	a1 09       	sbc	r26, r1
    3ec0:	b1 09       	sbc	r27, r1
    3ec2:	89 a3       	std	Y+33, r24	; 0x21
    3ec4:	9a a3       	std	Y+34, r25	; 0x22
    3ec6:	ab a3       	std	Y+35, r26	; 0x23
    3ec8:	bc a3       	std	Y+36, r27	; 0x24
    3eca:	89 a1       	ldd	r24, Y+33	; 0x21
    3ecc:	9a a1       	ldd	r25, Y+34	; 0x22
    3ece:	ab a1       	ldd	r26, Y+35	; 0x23
    3ed0:	bc a1       	ldd	r27, Y+36	; 0x24
    3ed2:	00 97       	sbiw	r24, 0x00	; 0
    3ed4:	a1 05       	cpc	r26, r1
    3ed6:	b1 05       	cpc	r27, r1
    3ed8:	61 f7       	brne	.-40     	; 0x3eb2 <STPR_HalfStep_Left+0x238>
    3eda:	8d a1       	ldd	r24, Y+37	; 0x25
    3edc:	9e a1       	ldd	r25, Y+38	; 0x26
    3ede:	af a1       	ldd	r26, Y+39	; 0x27
    3ee0:	b8 a5       	ldd	r27, Y+40	; 0x28
    3ee2:	01 97       	sbiw	r24, 0x01	; 1
    3ee4:	a1 09       	sbc	r26, r1
    3ee6:	b1 09       	sbc	r27, r1
    3ee8:	8d a3       	std	Y+37, r24	; 0x25
    3eea:	9e a3       	std	Y+38, r25	; 0x26
    3eec:	af a3       	std	Y+39, r26	; 0x27
    3eee:	b8 a7       	std	Y+40, r27	; 0x28
    3ef0:	8d a1       	ldd	r24, Y+37	; 0x25
    3ef2:	9e a1       	ldd	r25, Y+38	; 0x26
    3ef4:	af a1       	ldd	r26, Y+39	; 0x27
    3ef6:	b8 a5       	ldd	r27, Y+40	; 0x28
    3ef8:	00 97       	sbiw	r24, 0x00	; 0
    3efa:	a1 05       	cpc	r26, r1
    3efc:	b1 05       	cpc	r27, r1
    3efe:	81 f6       	brne	.-96     	; 0x3ea0 <STPR_HalfStep_Left+0x226>
	DIO_enuWritePin(STPR_COIL_2,DIO_LOW);
    3f00:	8a e1       	ldi	r24, 0x1A	; 26
    3f02:	60 e0       	ldi	r22, 0x00	; 0
    3f04:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_2,DIO_HIGH); //activate coil 2,3
    3f08:	8a e1       	ldi	r24, 0x1A	; 26
    3f0a:	61 e0       	ldi	r22, 0x01	; 1
    3f0c:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_1,DIO_HIGH);
    3f10:	89 e1       	ldi	r24, 0x19	; 25
    3f12:	61 e0       	ldi	r22, 0x01	; 1
    3f14:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3f18:	fe 01       	movw	r30, r28
    3f1a:	ef 5b       	subi	r30, 0xBF	; 191
    3f1c:	ff 4f       	sbci	r31, 0xFF	; 255
    3f1e:	80 81       	ld	r24, Z
    3f20:	86 95       	lsr	r24
    3f22:	86 95       	lsr	r24
    3f24:	86 95       	lsr	r24
    3f26:	88 2f       	mov	r24, r24
    3f28:	90 e0       	ldi	r25, 0x00	; 0
    3f2a:	a0 e0       	ldi	r26, 0x00	; 0
    3f2c:	b0 e0       	ldi	r27, 0x00	; 0
    3f2e:	8d 8f       	std	Y+29, r24	; 0x1d
    3f30:	9e 8f       	std	Y+30, r25	; 0x1e
    3f32:	af 8f       	std	Y+31, r26	; 0x1f
    3f34:	b8 a3       	std	Y+32, r27	; 0x20
    3f36:	28 c0       	rjmp	.+80     	; 0x3f88 <STPR_HalfStep_Left+0x30e>
    3f38:	80 ed       	ldi	r24, 0xD0	; 208
    3f3a:	97 e0       	ldi	r25, 0x07	; 7
    3f3c:	a0 e0       	ldi	r26, 0x00	; 0
    3f3e:	b0 e0       	ldi	r27, 0x00	; 0
    3f40:	89 8f       	std	Y+25, r24	; 0x19
    3f42:	9a 8f       	std	Y+26, r25	; 0x1a
    3f44:	ab 8f       	std	Y+27, r26	; 0x1b
    3f46:	bc 8f       	std	Y+28, r27	; 0x1c
    3f48:	0c c0       	rjmp	.+24     	; 0x3f62 <STPR_HalfStep_Left+0x2e8>
    3f4a:	00 00       	nop
    3f4c:	89 8d       	ldd	r24, Y+25	; 0x19
    3f4e:	9a 8d       	ldd	r25, Y+26	; 0x1a
    3f50:	ab 8d       	ldd	r26, Y+27	; 0x1b
    3f52:	bc 8d       	ldd	r27, Y+28	; 0x1c
    3f54:	01 97       	sbiw	r24, 0x01	; 1
    3f56:	a1 09       	sbc	r26, r1
    3f58:	b1 09       	sbc	r27, r1
    3f5a:	89 8f       	std	Y+25, r24	; 0x19
    3f5c:	9a 8f       	std	Y+26, r25	; 0x1a
    3f5e:	ab 8f       	std	Y+27, r26	; 0x1b
    3f60:	bc 8f       	std	Y+28, r27	; 0x1c
    3f62:	89 8d       	ldd	r24, Y+25	; 0x19
    3f64:	9a 8d       	ldd	r25, Y+26	; 0x1a
    3f66:	ab 8d       	ldd	r26, Y+27	; 0x1b
    3f68:	bc 8d       	ldd	r27, Y+28	; 0x1c
    3f6a:	00 97       	sbiw	r24, 0x00	; 0
    3f6c:	a1 05       	cpc	r26, r1
    3f6e:	b1 05       	cpc	r27, r1
    3f70:	61 f7       	brne	.-40     	; 0x3f4a <STPR_HalfStep_Left+0x2d0>
    3f72:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3f74:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3f76:	af 8d       	ldd	r26, Y+31	; 0x1f
    3f78:	b8 a1       	ldd	r27, Y+32	; 0x20
    3f7a:	01 97       	sbiw	r24, 0x01	; 1
    3f7c:	a1 09       	sbc	r26, r1
    3f7e:	b1 09       	sbc	r27, r1
    3f80:	8d 8f       	std	Y+29, r24	; 0x1d
    3f82:	9e 8f       	std	Y+30, r25	; 0x1e
    3f84:	af 8f       	std	Y+31, r26	; 0x1f
    3f86:	b8 a3       	std	Y+32, r27	; 0x20
    3f88:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3f8a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3f8c:	af 8d       	ldd	r26, Y+31	; 0x1f
    3f8e:	b8 a1       	ldd	r27, Y+32	; 0x20
    3f90:	00 97       	sbiw	r24, 0x00	; 0
    3f92:	a1 05       	cpc	r26, r1
    3f94:	b1 05       	cpc	r27, r1
    3f96:	81 f6       	brne	.-96     	; 0x3f38 <STPR_HalfStep_Left+0x2be>
	DIO_enuWritePin(STPR_COIL_2,DIO_LOW); //deactivate coil 2,3
    3f98:	8a e1       	ldi	r24, 0x1A	; 26
    3f9a:	60 e0       	ldi	r22, 0x00	; 0
    3f9c:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_1,DIO_LOW);
    3fa0:	89 e1       	ldi	r24, 0x19	; 25
    3fa2:	60 e0       	ldi	r22, 0x00	; 0
    3fa4:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_1,DIO_HIGH);//activate coil 2
    3fa8:	89 e1       	ldi	r24, 0x19	; 25
    3faa:	61 e0       	ldi	r22, 0x01	; 1
    3fac:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    3fb0:	fe 01       	movw	r30, r28
    3fb2:	ef 5b       	subi	r30, 0xBF	; 191
    3fb4:	ff 4f       	sbci	r31, 0xFF	; 255
    3fb6:	80 81       	ld	r24, Z
    3fb8:	86 95       	lsr	r24
    3fba:	86 95       	lsr	r24
    3fbc:	86 95       	lsr	r24
    3fbe:	88 2f       	mov	r24, r24
    3fc0:	90 e0       	ldi	r25, 0x00	; 0
    3fc2:	a0 e0       	ldi	r26, 0x00	; 0
    3fc4:	b0 e0       	ldi	r27, 0x00	; 0
    3fc6:	8d 8b       	std	Y+21, r24	; 0x15
    3fc8:	9e 8b       	std	Y+22, r25	; 0x16
    3fca:	af 8b       	std	Y+23, r26	; 0x17
    3fcc:	b8 8f       	std	Y+24, r27	; 0x18
    3fce:	28 c0       	rjmp	.+80     	; 0x4020 <STPR_HalfStep_Left+0x3a6>
    3fd0:	80 ed       	ldi	r24, 0xD0	; 208
    3fd2:	97 e0       	ldi	r25, 0x07	; 7
    3fd4:	a0 e0       	ldi	r26, 0x00	; 0
    3fd6:	b0 e0       	ldi	r27, 0x00	; 0
    3fd8:	89 8b       	std	Y+17, r24	; 0x11
    3fda:	9a 8b       	std	Y+18, r25	; 0x12
    3fdc:	ab 8b       	std	Y+19, r26	; 0x13
    3fde:	bc 8b       	std	Y+20, r27	; 0x14
    3fe0:	0c c0       	rjmp	.+24     	; 0x3ffa <STPR_HalfStep_Left+0x380>
    3fe2:	00 00       	nop
    3fe4:	89 89       	ldd	r24, Y+17	; 0x11
    3fe6:	9a 89       	ldd	r25, Y+18	; 0x12
    3fe8:	ab 89       	ldd	r26, Y+19	; 0x13
    3fea:	bc 89       	ldd	r27, Y+20	; 0x14
    3fec:	01 97       	sbiw	r24, 0x01	; 1
    3fee:	a1 09       	sbc	r26, r1
    3ff0:	b1 09       	sbc	r27, r1
    3ff2:	89 8b       	std	Y+17, r24	; 0x11
    3ff4:	9a 8b       	std	Y+18, r25	; 0x12
    3ff6:	ab 8b       	std	Y+19, r26	; 0x13
    3ff8:	bc 8b       	std	Y+20, r27	; 0x14
    3ffa:	89 89       	ldd	r24, Y+17	; 0x11
    3ffc:	9a 89       	ldd	r25, Y+18	; 0x12
    3ffe:	ab 89       	ldd	r26, Y+19	; 0x13
    4000:	bc 89       	ldd	r27, Y+20	; 0x14
    4002:	00 97       	sbiw	r24, 0x00	; 0
    4004:	a1 05       	cpc	r26, r1
    4006:	b1 05       	cpc	r27, r1
    4008:	61 f7       	brne	.-40     	; 0x3fe2 <STPR_HalfStep_Left+0x368>
    400a:	8d 89       	ldd	r24, Y+21	; 0x15
    400c:	9e 89       	ldd	r25, Y+22	; 0x16
    400e:	af 89       	ldd	r26, Y+23	; 0x17
    4010:	b8 8d       	ldd	r27, Y+24	; 0x18
    4012:	01 97       	sbiw	r24, 0x01	; 1
    4014:	a1 09       	sbc	r26, r1
    4016:	b1 09       	sbc	r27, r1
    4018:	8d 8b       	std	Y+21, r24	; 0x15
    401a:	9e 8b       	std	Y+22, r25	; 0x16
    401c:	af 8b       	std	Y+23, r26	; 0x17
    401e:	b8 8f       	std	Y+24, r27	; 0x18
    4020:	8d 89       	ldd	r24, Y+21	; 0x15
    4022:	9e 89       	ldd	r25, Y+22	; 0x16
    4024:	af 89       	ldd	r26, Y+23	; 0x17
    4026:	b8 8d       	ldd	r27, Y+24	; 0x18
    4028:	00 97       	sbiw	r24, 0x00	; 0
    402a:	a1 05       	cpc	r26, r1
    402c:	b1 05       	cpc	r27, r1
    402e:	81 f6       	brne	.-96     	; 0x3fd0 <STPR_HalfStep_Left+0x356>
	DIO_enuWritePin(STPR_COIL_1,DIO_LOW);
    4030:	89 e1       	ldi	r24, 0x19	; 25
    4032:	60 e0       	ldi	r22, 0x00	; 0
    4034:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_1,DIO_HIGH); //activate coil 1,2
    4038:	89 e1       	ldi	r24, 0x19	; 25
    403a:	61 e0       	ldi	r22, 0x01	; 1
    403c:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_0,DIO_HIGH);
    4040:	88 e1       	ldi	r24, 0x18	; 24
    4042:	61 e0       	ldi	r22, 0x01	; 1
    4044:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    4048:	fe 01       	movw	r30, r28
    404a:	ef 5b       	subi	r30, 0xBF	; 191
    404c:	ff 4f       	sbci	r31, 0xFF	; 255
    404e:	80 81       	ld	r24, Z
    4050:	86 95       	lsr	r24
    4052:	86 95       	lsr	r24
    4054:	86 95       	lsr	r24
    4056:	88 2f       	mov	r24, r24
    4058:	90 e0       	ldi	r25, 0x00	; 0
    405a:	a0 e0       	ldi	r26, 0x00	; 0
    405c:	b0 e0       	ldi	r27, 0x00	; 0
    405e:	8d 87       	std	Y+13, r24	; 0x0d
    4060:	9e 87       	std	Y+14, r25	; 0x0e
    4062:	af 87       	std	Y+15, r26	; 0x0f
    4064:	b8 8b       	std	Y+16, r27	; 0x10
    4066:	28 c0       	rjmp	.+80     	; 0x40b8 <STPR_HalfStep_Left+0x43e>
    4068:	80 ed       	ldi	r24, 0xD0	; 208
    406a:	97 e0       	ldi	r25, 0x07	; 7
    406c:	a0 e0       	ldi	r26, 0x00	; 0
    406e:	b0 e0       	ldi	r27, 0x00	; 0
    4070:	89 87       	std	Y+9, r24	; 0x09
    4072:	9a 87       	std	Y+10, r25	; 0x0a
    4074:	ab 87       	std	Y+11, r26	; 0x0b
    4076:	bc 87       	std	Y+12, r27	; 0x0c
    4078:	0c c0       	rjmp	.+24     	; 0x4092 <STPR_HalfStep_Left+0x418>
    407a:	00 00       	nop
    407c:	89 85       	ldd	r24, Y+9	; 0x09
    407e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4080:	ab 85       	ldd	r26, Y+11	; 0x0b
    4082:	bc 85       	ldd	r27, Y+12	; 0x0c
    4084:	01 97       	sbiw	r24, 0x01	; 1
    4086:	a1 09       	sbc	r26, r1
    4088:	b1 09       	sbc	r27, r1
    408a:	89 87       	std	Y+9, r24	; 0x09
    408c:	9a 87       	std	Y+10, r25	; 0x0a
    408e:	ab 87       	std	Y+11, r26	; 0x0b
    4090:	bc 87       	std	Y+12, r27	; 0x0c
    4092:	89 85       	ldd	r24, Y+9	; 0x09
    4094:	9a 85       	ldd	r25, Y+10	; 0x0a
    4096:	ab 85       	ldd	r26, Y+11	; 0x0b
    4098:	bc 85       	ldd	r27, Y+12	; 0x0c
    409a:	00 97       	sbiw	r24, 0x00	; 0
    409c:	a1 05       	cpc	r26, r1
    409e:	b1 05       	cpc	r27, r1
    40a0:	61 f7       	brne	.-40     	; 0x407a <STPR_HalfStep_Left+0x400>
    40a2:	8d 85       	ldd	r24, Y+13	; 0x0d
    40a4:	9e 85       	ldd	r25, Y+14	; 0x0e
    40a6:	af 85       	ldd	r26, Y+15	; 0x0f
    40a8:	b8 89       	ldd	r27, Y+16	; 0x10
    40aa:	01 97       	sbiw	r24, 0x01	; 1
    40ac:	a1 09       	sbc	r26, r1
    40ae:	b1 09       	sbc	r27, r1
    40b0:	8d 87       	std	Y+13, r24	; 0x0d
    40b2:	9e 87       	std	Y+14, r25	; 0x0e
    40b4:	af 87       	std	Y+15, r26	; 0x0f
    40b6:	b8 8b       	std	Y+16, r27	; 0x10
    40b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    40ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    40bc:	af 85       	ldd	r26, Y+15	; 0x0f
    40be:	b8 89       	ldd	r27, Y+16	; 0x10
    40c0:	00 97       	sbiw	r24, 0x00	; 0
    40c2:	a1 05       	cpc	r26, r1
    40c4:	b1 05       	cpc	r27, r1
    40c6:	81 f6       	brne	.-96     	; 0x4068 <STPR_HalfStep_Left+0x3ee>
	DIO_enuWritePin(STPR_COIL_1,DIO_LOW); //deactivate coil 1,2
    40c8:	89 e1       	ldi	r24, 0x19	; 25
    40ca:	60 e0       	ldi	r22, 0x00	; 0
    40cc:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_0,DIO_LOW);
    40d0:	88 e1       	ldi	r24, 0x18	; 24
    40d2:	60 e0       	ldi	r22, 0x00	; 0
    40d4:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(STPR_COIL_0,DIO_HIGH); //activate coil 1
    40d8:	88 e1       	ldi	r24, 0x18	; 24
    40da:	61 e0       	ldi	r22, 0x01	; 1
    40dc:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	Delay_ms(speed);
    40e0:	fe 01       	movw	r30, r28
    40e2:	ef 5b       	subi	r30, 0xBF	; 191
    40e4:	ff 4f       	sbci	r31, 0xFF	; 255
    40e6:	80 81       	ld	r24, Z
    40e8:	86 95       	lsr	r24
    40ea:	86 95       	lsr	r24
    40ec:	86 95       	lsr	r24
    40ee:	88 2f       	mov	r24, r24
    40f0:	90 e0       	ldi	r25, 0x00	; 0
    40f2:	a0 e0       	ldi	r26, 0x00	; 0
    40f4:	b0 e0       	ldi	r27, 0x00	; 0
    40f6:	8d 83       	std	Y+5, r24	; 0x05
    40f8:	9e 83       	std	Y+6, r25	; 0x06
    40fa:	af 83       	std	Y+7, r26	; 0x07
    40fc:	b8 87       	std	Y+8, r27	; 0x08
    40fe:	28 c0       	rjmp	.+80     	; 0x4150 <STPR_HalfStep_Left+0x4d6>
    4100:	80 ed       	ldi	r24, 0xD0	; 208
    4102:	97 e0       	ldi	r25, 0x07	; 7
    4104:	a0 e0       	ldi	r26, 0x00	; 0
    4106:	b0 e0       	ldi	r27, 0x00	; 0
    4108:	89 83       	std	Y+1, r24	; 0x01
    410a:	9a 83       	std	Y+2, r25	; 0x02
    410c:	ab 83       	std	Y+3, r26	; 0x03
    410e:	bc 83       	std	Y+4, r27	; 0x04
    4110:	0c c0       	rjmp	.+24     	; 0x412a <STPR_HalfStep_Left+0x4b0>
    4112:	00 00       	nop
    4114:	89 81       	ldd	r24, Y+1	; 0x01
    4116:	9a 81       	ldd	r25, Y+2	; 0x02
    4118:	ab 81       	ldd	r26, Y+3	; 0x03
    411a:	bc 81       	ldd	r27, Y+4	; 0x04
    411c:	01 97       	sbiw	r24, 0x01	; 1
    411e:	a1 09       	sbc	r26, r1
    4120:	b1 09       	sbc	r27, r1
    4122:	89 83       	std	Y+1, r24	; 0x01
    4124:	9a 83       	std	Y+2, r25	; 0x02
    4126:	ab 83       	std	Y+3, r26	; 0x03
    4128:	bc 83       	std	Y+4, r27	; 0x04
    412a:	89 81       	ldd	r24, Y+1	; 0x01
    412c:	9a 81       	ldd	r25, Y+2	; 0x02
    412e:	ab 81       	ldd	r26, Y+3	; 0x03
    4130:	bc 81       	ldd	r27, Y+4	; 0x04
    4132:	00 97       	sbiw	r24, 0x00	; 0
    4134:	a1 05       	cpc	r26, r1
    4136:	b1 05       	cpc	r27, r1
    4138:	61 f7       	brne	.-40     	; 0x4112 <STPR_HalfStep_Left+0x498>
    413a:	8d 81       	ldd	r24, Y+5	; 0x05
    413c:	9e 81       	ldd	r25, Y+6	; 0x06
    413e:	af 81       	ldd	r26, Y+7	; 0x07
    4140:	b8 85       	ldd	r27, Y+8	; 0x08
    4142:	01 97       	sbiw	r24, 0x01	; 1
    4144:	a1 09       	sbc	r26, r1
    4146:	b1 09       	sbc	r27, r1
    4148:	8d 83       	std	Y+5, r24	; 0x05
    414a:	9e 83       	std	Y+6, r25	; 0x06
    414c:	af 83       	std	Y+7, r26	; 0x07
    414e:	b8 87       	std	Y+8, r27	; 0x08
    4150:	8d 81       	ldd	r24, Y+5	; 0x05
    4152:	9e 81       	ldd	r25, Y+6	; 0x06
    4154:	af 81       	ldd	r26, Y+7	; 0x07
    4156:	b8 85       	ldd	r27, Y+8	; 0x08
    4158:	00 97       	sbiw	r24, 0x00	; 0
    415a:	a1 05       	cpc	r26, r1
    415c:	b1 05       	cpc	r27, r1
    415e:	81 f6       	brne	.-96     	; 0x4100 <STPR_HalfStep_Left+0x486>

}
    4160:	cf 5b       	subi	r28, 0xBF	; 191
    4162:	df 4f       	sbci	r29, 0xFF	; 255
    4164:	0f b6       	in	r0, 0x3f	; 63
    4166:	f8 94       	cli
    4168:	de bf       	out	0x3e, r29	; 62
    416a:	0f be       	out	0x3f, r0	; 63
    416c:	cd bf       	out	0x3d, r28	; 61
    416e:	cf 91       	pop	r28
    4170:	df 91       	pop	r29
    4172:	08 95       	ret

00004174 <STPR_Stop>:




void STPR_Stop(void)
{
    4174:	df 93       	push	r29
    4176:	cf 93       	push	r28
    4178:	cd b7       	in	r28, 0x3d	; 61
    417a:	de b7       	in	r29, 0x3e	; 62
    417c:	28 97       	sbiw	r28, 0x08	; 8
    417e:	0f b6       	in	r0, 0x3f	; 63
    4180:	f8 94       	cli
    4182:	de bf       	out	0x3e, r29	; 62
    4184:	0f be       	out	0x3f, r0	; 63
    4186:	cd bf       	out	0x3d, r28	; 61
	u8 allPins[4] = {STPR_COIL_0, STPR_COIL_1, STPR_COIL_2, STPR_COIL_3};
    4188:	88 e1       	ldi	r24, 0x18	; 24
    418a:	89 83       	std	Y+1, r24	; 0x01
    418c:	89 e1       	ldi	r24, 0x19	; 25
    418e:	8a 83       	std	Y+2, r24	; 0x02
    4190:	8a e1       	ldi	r24, 0x1A	; 26
    4192:	8b 83       	std	Y+3, r24	; 0x03
    4194:	8b e1       	ldi	r24, 0x1B	; 27
    4196:	8c 83       	std	Y+4, r24	; 0x04
	u8 disableAll[4] = {DIO_LOW};
    4198:	1d 82       	std	Y+5, r1	; 0x05
    419a:	1e 82       	std	Y+6, r1	; 0x06
    419c:	1f 82       	std	Y+7, r1	; 0x07
    419e:	18 86       	std	Y+8, r1	; 0x08
	DIO_enuWriteGroup(allPins, disableAll, 4); //disable all coils
    41a0:	9e 01       	movw	r18, r28
    41a2:	2b 5f       	subi	r18, 0xFB	; 251
    41a4:	3f 4f       	sbci	r19, 0xFF	; 255
    41a6:	ce 01       	movw	r24, r28
    41a8:	01 96       	adiw	r24, 0x01	; 1
    41aa:	b9 01       	movw	r22, r18
    41ac:	44 e0       	ldi	r20, 0x04	; 4
    41ae:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <DIO_enuWriteGroup>

}
    41b2:	28 96       	adiw	r28, 0x08	; 8
    41b4:	0f b6       	in	r0, 0x3f	; 63
    41b6:	f8 94       	cli
    41b8:	de bf       	out	0x3e, r29	; 62
    41ba:	0f be       	out	0x3f, r0	; 63
    41bc:	cd bf       	out	0x3d, r28	; 61
    41be:	cf 91       	pop	r28
    41c0:	df 91       	pop	r29
    41c2:	08 95       	ret

000041c4 <Sev_Display>:
#include "SEV_cfg.h"
#include "SEV_priv.h"



tenuErrorStatus Sev_Display(u8 u8sevIndex, u8 u8num){
    41c4:	df 93       	push	r29
    41c6:	cf 93       	push	r28
    41c8:	cd b7       	in	r28, 0x3d	; 61
    41ca:	de b7       	in	r29, 0x3e	; 62
    41cc:	62 97       	sbiw	r28, 0x12	; 18
    41ce:	0f b6       	in	r0, 0x3f	; 63
    41d0:	f8 94       	cli
    41d2:	de bf       	out	0x3e, r29	; 62
    41d4:	0f be       	out	0x3f, r0	; 63
    41d6:	cd bf       	out	0x3d, r28	; 61
    41d8:	8c 87       	std	Y+12, r24	; 0x0c
    41da:	6d 87       	std	Y+13, r22	; 0x0d
    tenuErrorStatus enuReturnLoc = EOK;
    41dc:	19 82       	std	Y+1, r1	; 0x01
    u8 au8Cathode[10] = {0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x6F};
    41de:	ce 01       	movw	r24, r28
    41e0:	02 96       	adiw	r24, 0x02	; 2
    41e2:	9f 87       	std	Y+15, r25	; 0x0f
    41e4:	8e 87       	std	Y+14, r24	; 0x0e
    41e6:	e8 ea       	ldi	r30, 0xA8	; 168
    41e8:	f1 e0       	ldi	r31, 0x01	; 1
    41ea:	f9 8b       	std	Y+17, r31	; 0x11
    41ec:	e8 8b       	std	Y+16, r30	; 0x10
    41ee:	fa e0       	ldi	r31, 0x0A	; 10
    41f0:	fa 8b       	std	Y+18, r31	; 0x12
    41f2:	e8 89       	ldd	r30, Y+16	; 0x10
    41f4:	f9 89       	ldd	r31, Y+17	; 0x11
    41f6:	00 80       	ld	r0, Z
    41f8:	88 89       	ldd	r24, Y+16	; 0x10
    41fa:	99 89       	ldd	r25, Y+17	; 0x11
    41fc:	01 96       	adiw	r24, 0x01	; 1
    41fe:	99 8b       	std	Y+17, r25	; 0x11
    4200:	88 8b       	std	Y+16, r24	; 0x10
    4202:	ee 85       	ldd	r30, Y+14	; 0x0e
    4204:	ff 85       	ldd	r31, Y+15	; 0x0f
    4206:	00 82       	st	Z, r0
    4208:	8e 85       	ldd	r24, Y+14	; 0x0e
    420a:	9f 85       	ldd	r25, Y+15	; 0x0f
    420c:	01 96       	adiw	r24, 0x01	; 1
    420e:	9f 87       	std	Y+15, r25	; 0x0f
    4210:	8e 87       	std	Y+14, r24	; 0x0e
    4212:	9a 89       	ldd	r25, Y+18	; 0x12
    4214:	91 50       	subi	r25, 0x01	; 1
    4216:	9a 8b       	std	Y+18, r25	; 0x12
    4218:	ea 89       	ldd	r30, Y+18	; 0x12
    421a:	ee 23       	and	r30, r30
    421c:	51 f7       	brne	.-44     	; 0x41f2 <Sev_Display+0x2e>
    if(u8sevIndex < MAX_SEV_SEGMENT){
    421e:	8c 85       	ldd	r24, Y+12	; 0x0c
    4220:	82 30       	cpi	r24, 0x02	; 2
    4222:	98 f5       	brcc	.+102    	; 0x428a <Sev_Display+0xc6>
        if(u8num < 10){
    4224:	8d 85       	ldd	r24, Y+13	; 0x0d
    4226:	8a 30       	cpi	r24, 0x0A	; 10
    4228:	90 f5       	brcc	.+100    	; 0x428e <Sev_Display+0xca>
            if(SEV_ConfigSet[u8sevIndex].common_mode == Common_Cathode){
    422a:	8c 85       	ldd	r24, Y+12	; 0x0c
    422c:	28 2f       	mov	r18, r24
    422e:	30 e0       	ldi	r19, 0x00	; 0
    4230:	c9 01       	movw	r24, r18
    4232:	88 0f       	add	r24, r24
    4234:	99 1f       	adc	r25, r25
    4236:	88 0f       	add	r24, r24
    4238:	99 1f       	adc	r25, r25
    423a:	88 0f       	add	r24, r24
    423c:	99 1f       	adc	r25, r25
    423e:	82 0f       	add	r24, r18
    4240:	93 1f       	adc	r25, r19
    4242:	fc 01       	movw	r30, r24
    4244:	e2 58       	subi	r30, 0x82	; 130
    4246:	fe 4f       	sbci	r31, 0xFE	; 254
    4248:	80 81       	ld	r24, Z
    424a:	88 23       	and	r24, r24
    424c:	71 f4       	brne	.+28     	; 0x426a <Sev_Display+0xa6>
            	PutOnBus(u8sevIndex, au8Cathode[u8num]);
    424e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4250:	28 2f       	mov	r18, r24
    4252:	30 e0       	ldi	r19, 0x00	; 0
    4254:	ce 01       	movw	r24, r28
    4256:	02 96       	adiw	r24, 0x02	; 2
    4258:	fc 01       	movw	r30, r24
    425a:	e2 0f       	add	r30, r18
    425c:	f3 1f       	adc	r31, r19
    425e:	90 81       	ld	r25, Z
    4260:	8c 85       	ldd	r24, Y+12	; 0x0c
    4262:	69 2f       	mov	r22, r25
    4264:	0e 94 51 21 	call	0x42a2	; 0x42a2 <PutOnBus>
    4268:	12 c0       	rjmp	.+36     	; 0x428e <Sev_Display+0xca>
            }
            else{
            	PutOnBus(u8sevIndex, ~au8Cathode[u8num]);
    426a:	8d 85       	ldd	r24, Y+13	; 0x0d
    426c:	28 2f       	mov	r18, r24
    426e:	30 e0       	ldi	r19, 0x00	; 0
    4270:	ce 01       	movw	r24, r28
    4272:	02 96       	adiw	r24, 0x02	; 2
    4274:	fc 01       	movw	r30, r24
    4276:	e2 0f       	add	r30, r18
    4278:	f3 1f       	adc	r31, r19
    427a:	80 81       	ld	r24, Z
    427c:	98 2f       	mov	r25, r24
    427e:	90 95       	com	r25
    4280:	8c 85       	ldd	r24, Y+12	; 0x0c
    4282:	69 2f       	mov	r22, r25
    4284:	0e 94 51 21 	call	0x42a2	; 0x42a2 <PutOnBus>
    4288:	02 c0       	rjmp	.+4      	; 0x428e <Sev_Display+0xca>
            }
        }
    }else{
        enuReturnLoc = PARAM_OUT_RANGE;
    428a:	81 e0       	ldi	r24, 0x01	; 1
    428c:	89 83       	std	Y+1, r24	; 0x01
    }
    return enuReturnLoc;
    428e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4290:	62 96       	adiw	r28, 0x12	; 18
    4292:	0f b6       	in	r0, 0x3f	; 63
    4294:	f8 94       	cli
    4296:	de bf       	out	0x3e, r29	; 62
    4298:	0f be       	out	0x3f, r0	; 63
    429a:	cd bf       	out	0x3d, r28	; 61
    429c:	cf 91       	pop	r28
    429e:	df 91       	pop	r29
    42a0:	08 95       	ret

000042a2 <PutOnBus>:

static void PutOnBus(u8 u8sevIndex, u8 u8num){
    42a2:	df 93       	push	r29
    42a4:	cf 93       	push	r28
    42a6:	cd b7       	in	r28, 0x3d	; 61
    42a8:	de b7       	in	r29, 0x3e	; 62
    42aa:	2a 97       	sbiw	r28, 0x0a	; 10
    42ac:	0f b6       	in	r0, 0x3f	; 63
    42ae:	f8 94       	cli
    42b0:	de bf       	out	0x3e, r29	; 62
    42b2:	0f be       	out	0x3f, r0	; 63
    42b4:	cd bf       	out	0x3d, r28	; 61
    42b6:	89 87       	std	Y+9, r24	; 0x09
    42b8:	6a 87       	std	Y+10, r22	; 0x0a
    u8 u8Num[7]; //0x0011 1111
	u8 cntr;
	for(cntr = 0; cntr < 7; cntr++){
    42ba:	19 82       	std	Y+1, r1	; 0x01
    42bc:	1b c0       	rjmp	.+54     	; 0x42f4 <PutOnBus+0x52>
		u8Num[cntr] = GET_BIT(u8num, cntr);
    42be:	89 81       	ldd	r24, Y+1	; 0x01
    42c0:	48 2f       	mov	r20, r24
    42c2:	50 e0       	ldi	r21, 0x00	; 0
    42c4:	8a 85       	ldd	r24, Y+10	; 0x0a
    42c6:	28 2f       	mov	r18, r24
    42c8:	30 e0       	ldi	r19, 0x00	; 0
    42ca:	89 81       	ldd	r24, Y+1	; 0x01
    42cc:	88 2f       	mov	r24, r24
    42ce:	90 e0       	ldi	r25, 0x00	; 0
    42d0:	b9 01       	movw	r22, r18
    42d2:	02 c0       	rjmp	.+4      	; 0x42d8 <PutOnBus+0x36>
    42d4:	75 95       	asr	r23
    42d6:	67 95       	ror	r22
    42d8:	8a 95       	dec	r24
    42da:	e2 f7       	brpl	.-8      	; 0x42d4 <PutOnBus+0x32>
    42dc:	cb 01       	movw	r24, r22
    42de:	28 2f       	mov	r18, r24
    42e0:	21 70       	andi	r18, 0x01	; 1
    42e2:	ce 01       	movw	r24, r28
    42e4:	02 96       	adiw	r24, 0x02	; 2
    42e6:	fc 01       	movw	r30, r24
    42e8:	e4 0f       	add	r30, r20
    42ea:	f5 1f       	adc	r31, r21
    42ec:	20 83       	st	Z, r18
}

static void PutOnBus(u8 u8sevIndex, u8 u8num){
    u8 u8Num[7]; //0x0011 1111
	u8 cntr;
	for(cntr = 0; cntr < 7; cntr++){
    42ee:	89 81       	ldd	r24, Y+1	; 0x01
    42f0:	8f 5f       	subi	r24, 0xFF	; 255
    42f2:	89 83       	std	Y+1, r24	; 0x01
    42f4:	89 81       	ldd	r24, Y+1	; 0x01
    42f6:	87 30       	cpi	r24, 0x07	; 7
    42f8:	10 f3       	brcs	.-60     	; 0x42be <PutOnBus+0x1c>
		u8Num[cntr] = GET_BIT(u8num, cntr);
	}
    DIO_enuWriteGroup(SEV_ConfigSet[u8sevIndex].Au8Pin, u8Num, 7 );
    42fa:	89 85       	ldd	r24, Y+9	; 0x09
    42fc:	28 2f       	mov	r18, r24
    42fe:	30 e0       	ldi	r19, 0x00	; 0
    4300:	c9 01       	movw	r24, r18
    4302:	88 0f       	add	r24, r24
    4304:	99 1f       	adc	r25, r25
    4306:	88 0f       	add	r24, r24
    4308:	99 1f       	adc	r25, r25
    430a:	88 0f       	add	r24, r24
    430c:	99 1f       	adc	r25, r25
    430e:	82 0f       	add	r24, r18
    4310:	93 1f       	adc	r25, r19
    4312:	8a 58       	subi	r24, 0x8A	; 138
    4314:	9e 4f       	sbci	r25, 0xFE	; 254
    4316:	9e 01       	movw	r18, r28
    4318:	2e 5f       	subi	r18, 0xFE	; 254
    431a:	3f 4f       	sbci	r19, 0xFF	; 255
    431c:	b9 01       	movw	r22, r18
    431e:	47 e0       	ldi	r20, 0x07	; 7
    4320:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <DIO_enuWriteGroup>
}
    4324:	2a 96       	adiw	r28, 0x0a	; 10
    4326:	0f b6       	in	r0, 0x3f	; 63
    4328:	f8 94       	cli
    432a:	de bf       	out	0x3e, r29	; 62
    432c:	0f be       	out	0x3f, r0	; 63
    432e:	cd bf       	out	0x3d, r28	; 61
    4330:	cf 91       	pop	r28
    4332:	df 91       	pop	r29
    4334:	08 95       	ret

00004336 <Sev_PowerOn>:

tenuErrorStatus Sev_PowerOn(u8 u8sevIndex){
    4336:	df 93       	push	r29
    4338:	cf 93       	push	r28
    433a:	00 d0       	rcall	.+0      	; 0x433c <Sev_PowerOn+0x6>
    433c:	cd b7       	in	r28, 0x3d	; 61
    433e:	de b7       	in	r29, 0x3e	; 62
    4340:	8a 83       	std	Y+2, r24	; 0x02
    tenuErrorStatus enuReturnLoc = EOK;
    4342:	19 82       	std	Y+1, r1	; 0x01
    
    if(u8sevIndex < MAX_SEV_SEGMENT){
    4344:	8a 81       	ldd	r24, Y+2	; 0x02
    4346:	82 30       	cpi	r24, 0x02	; 2
    4348:	e0 f5       	brcc	.+120    	; 0x43c2 <Sev_PowerOn+0x8c>
        if(SEV_ConfigSet[u8sevIndex].common_mode == Common_Cathode){
    434a:	8a 81       	ldd	r24, Y+2	; 0x02
    434c:	28 2f       	mov	r18, r24
    434e:	30 e0       	ldi	r19, 0x00	; 0
    4350:	c9 01       	movw	r24, r18
    4352:	88 0f       	add	r24, r24
    4354:	99 1f       	adc	r25, r25
    4356:	88 0f       	add	r24, r24
    4358:	99 1f       	adc	r25, r25
    435a:	88 0f       	add	r24, r24
    435c:	99 1f       	adc	r25, r25
    435e:	82 0f       	add	r24, r18
    4360:	93 1f       	adc	r25, r19
    4362:	fc 01       	movw	r30, r24
    4364:	e2 58       	subi	r30, 0x82	; 130
    4366:	fe 4f       	sbci	r31, 0xFE	; 254
    4368:	80 81       	ld	r24, Z
    436a:	88 23       	and	r24, r24
    436c:	a9 f4       	brne	.+42     	; 0x4398 <Sev_PowerOn+0x62>
            enuReturnLoc = DIO_enuWritePin(SEV_ConfigSet[u8sevIndex].common, Common_Cathode);
    436e:	8a 81       	ldd	r24, Y+2	; 0x02
    4370:	28 2f       	mov	r18, r24
    4372:	30 e0       	ldi	r19, 0x00	; 0
    4374:	c9 01       	movw	r24, r18
    4376:	88 0f       	add	r24, r24
    4378:	99 1f       	adc	r25, r25
    437a:	88 0f       	add	r24, r24
    437c:	99 1f       	adc	r25, r25
    437e:	88 0f       	add	r24, r24
    4380:	99 1f       	adc	r25, r25
    4382:	82 0f       	add	r24, r18
    4384:	93 1f       	adc	r25, r19
    4386:	fc 01       	movw	r30, r24
    4388:	e3 58       	subi	r30, 0x83	; 131
    438a:	fe 4f       	sbci	r31, 0xFE	; 254
    438c:	80 81       	ld	r24, Z
    438e:	60 e0       	ldi	r22, 0x00	; 0
    4390:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    4394:	89 83       	std	Y+1, r24	; 0x01
    4396:	17 c0       	rjmp	.+46     	; 0x43c6 <Sev_PowerOn+0x90>
        }else{
        	 enuReturnLoc = DIO_enuWritePin(SEV_ConfigSet[u8sevIndex].common, Common_Anode);
    4398:	8a 81       	ldd	r24, Y+2	; 0x02
    439a:	28 2f       	mov	r18, r24
    439c:	30 e0       	ldi	r19, 0x00	; 0
    439e:	c9 01       	movw	r24, r18
    43a0:	88 0f       	add	r24, r24
    43a2:	99 1f       	adc	r25, r25
    43a4:	88 0f       	add	r24, r24
    43a6:	99 1f       	adc	r25, r25
    43a8:	88 0f       	add	r24, r24
    43aa:	99 1f       	adc	r25, r25
    43ac:	82 0f       	add	r24, r18
    43ae:	93 1f       	adc	r25, r19
    43b0:	fc 01       	movw	r30, r24
    43b2:	e3 58       	subi	r30, 0x83	; 131
    43b4:	fe 4f       	sbci	r31, 0xFE	; 254
    43b6:	80 81       	ld	r24, Z
    43b8:	61 e0       	ldi	r22, 0x01	; 1
    43ba:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    43be:	89 83       	std	Y+1, r24	; 0x01
    43c0:	02 c0       	rjmp	.+4      	; 0x43c6 <Sev_PowerOn+0x90>
        }
       
    }else{
        enuReturnLoc = PARAM_OUT_RANGE;
    43c2:	81 e0       	ldi	r24, 0x01	; 1
    43c4:	89 83       	std	Y+1, r24	; 0x01
    }
    return enuReturnLoc;
    43c6:	89 81       	ldd	r24, Y+1	; 0x01
}
    43c8:	0f 90       	pop	r0
    43ca:	0f 90       	pop	r0
    43cc:	cf 91       	pop	r28
    43ce:	df 91       	pop	r29
    43d0:	08 95       	ret

000043d2 <Sev_PowerOff>:

tenuErrorStatus Sev_PowerOff(u8 u8sevIndex){
    43d2:	df 93       	push	r29
    43d4:	cf 93       	push	r28
    43d6:	00 d0       	rcall	.+0      	; 0x43d8 <Sev_PowerOff+0x6>
    43d8:	cd b7       	in	r28, 0x3d	; 61
    43da:	de b7       	in	r29, 0x3e	; 62
    43dc:	8a 83       	std	Y+2, r24	; 0x02
    tenuErrorStatus enuReturnLoc = EOK;
    43de:	19 82       	std	Y+1, r1	; 0x01
    
    if(u8sevIndex < MAX_SEV_SEGMENT){
    43e0:	8a 81       	ldd	r24, Y+2	; 0x02
    43e2:	82 30       	cpi	r24, 0x02	; 2
    43e4:	e0 f5       	brcc	.+120    	; 0x445e <Sev_PowerOff+0x8c>
        if(SEV_ConfigSet[u8sevIndex].common_mode == Common_Cathode){
    43e6:	8a 81       	ldd	r24, Y+2	; 0x02
    43e8:	28 2f       	mov	r18, r24
    43ea:	30 e0       	ldi	r19, 0x00	; 0
    43ec:	c9 01       	movw	r24, r18
    43ee:	88 0f       	add	r24, r24
    43f0:	99 1f       	adc	r25, r25
    43f2:	88 0f       	add	r24, r24
    43f4:	99 1f       	adc	r25, r25
    43f6:	88 0f       	add	r24, r24
    43f8:	99 1f       	adc	r25, r25
    43fa:	82 0f       	add	r24, r18
    43fc:	93 1f       	adc	r25, r19
    43fe:	fc 01       	movw	r30, r24
    4400:	e2 58       	subi	r30, 0x82	; 130
    4402:	fe 4f       	sbci	r31, 0xFE	; 254
    4404:	80 81       	ld	r24, Z
    4406:	88 23       	and	r24, r24
    4408:	a9 f4       	brne	.+42     	; 0x4434 <Sev_PowerOff+0x62>
        	 enuReturnLoc = DIO_enuWritePin(SEV_ConfigSet[u8sevIndex].common, Common_Anode);
    440a:	8a 81       	ldd	r24, Y+2	; 0x02
    440c:	28 2f       	mov	r18, r24
    440e:	30 e0       	ldi	r19, 0x00	; 0
    4410:	c9 01       	movw	r24, r18
    4412:	88 0f       	add	r24, r24
    4414:	99 1f       	adc	r25, r25
    4416:	88 0f       	add	r24, r24
    4418:	99 1f       	adc	r25, r25
    441a:	88 0f       	add	r24, r24
    441c:	99 1f       	adc	r25, r25
    441e:	82 0f       	add	r24, r18
    4420:	93 1f       	adc	r25, r19
    4422:	fc 01       	movw	r30, r24
    4424:	e3 58       	subi	r30, 0x83	; 131
    4426:	fe 4f       	sbci	r31, 0xFE	; 254
    4428:	80 81       	ld	r24, Z
    442a:	61 e0       	ldi	r22, 0x01	; 1
    442c:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    4430:	89 83       	std	Y+1, r24	; 0x01
    4432:	17 c0       	rjmp	.+46     	; 0x4462 <Sev_PowerOff+0x90>
        }else{
        	 enuReturnLoc = DIO_enuWritePin(SEV_ConfigSet[u8sevIndex].common, Common_Cathode);
    4434:	8a 81       	ldd	r24, Y+2	; 0x02
    4436:	28 2f       	mov	r18, r24
    4438:	30 e0       	ldi	r19, 0x00	; 0
    443a:	c9 01       	movw	r24, r18
    443c:	88 0f       	add	r24, r24
    443e:	99 1f       	adc	r25, r25
    4440:	88 0f       	add	r24, r24
    4442:	99 1f       	adc	r25, r25
    4444:	88 0f       	add	r24, r24
    4446:	99 1f       	adc	r25, r25
    4448:	82 0f       	add	r24, r18
    444a:	93 1f       	adc	r25, r19
    444c:	fc 01       	movw	r30, r24
    444e:	e3 58       	subi	r30, 0x83	; 131
    4450:	fe 4f       	sbci	r31, 0xFE	; 254
    4452:	80 81       	ld	r24, Z
    4454:	60 e0       	ldi	r22, 0x00	; 0
    4456:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    445a:	89 83       	std	Y+1, r24	; 0x01
    445c:	02 c0       	rjmp	.+4      	; 0x4462 <Sev_PowerOff+0x90>
        }
       
    }else{
        enuReturnLoc = PARAM_OUT_RANGE;
    445e:	81 e0       	ldi	r24, 0x01	; 1
    4460:	89 83       	std	Y+1, r24	; 0x01
    }
    return enuReturnLoc;
    4462:	89 81       	ldd	r24, Y+1	; 0x01
}
    4464:	0f 90       	pop	r0
    4466:	0f 90       	pop	r0
    4468:	cf 91       	pop	r28
    446a:	df 91       	pop	r29
    446c:	08 95       	ret

0000446e <PutOnLCD>:
#include "../../MCAL/DIO/DIO.h"
#include "LCD_interface.h"
#include "LCD_Extra.h"
u8 REG[8] = {LCD_D0, LCD_D1, LCD_D2, LCD_D3, LCD_D4, LCD_D5, LCD_D6, LCD_D7};

void PutOnLCD(u8* u8REG, u8 u8num){
    446e:	df 93       	push	r29
    4470:	cf 93       	push	r28
    4472:	cd b7       	in	r28, 0x3d	; 61
    4474:	de b7       	in	r29, 0x3e	; 62
    4476:	2c 97       	sbiw	r28, 0x0c	; 12
    4478:	0f b6       	in	r0, 0x3f	; 63
    447a:	f8 94       	cli
    447c:	de bf       	out	0x3e, r29	; 62
    447e:	0f be       	out	0x3f, r0	; 63
    4480:	cd bf       	out	0x3d, r28	; 61
    4482:	9b 87       	std	Y+11, r25	; 0x0b
    4484:	8a 87       	std	Y+10, r24	; 0x0a
    4486:	6c 87       	std	Y+12, r22	; 0x0c
    u8 u8Num[8]; //0x0011 1111
  	u8 cntr;
  	for(cntr = 0; cntr < 8; cntr++){
    4488:	19 82       	std	Y+1, r1	; 0x01
    448a:	1b c0       	rjmp	.+54     	; 0x44c2 <PutOnLCD+0x54>
  		u8Num[cntr] = GET_BIT(u8num, cntr);
    448c:	89 81       	ldd	r24, Y+1	; 0x01
    448e:	48 2f       	mov	r20, r24
    4490:	50 e0       	ldi	r21, 0x00	; 0
    4492:	8c 85       	ldd	r24, Y+12	; 0x0c
    4494:	28 2f       	mov	r18, r24
    4496:	30 e0       	ldi	r19, 0x00	; 0
    4498:	89 81       	ldd	r24, Y+1	; 0x01
    449a:	88 2f       	mov	r24, r24
    449c:	90 e0       	ldi	r25, 0x00	; 0
    449e:	b9 01       	movw	r22, r18
    44a0:	02 c0       	rjmp	.+4      	; 0x44a6 <PutOnLCD+0x38>
    44a2:	75 95       	asr	r23
    44a4:	67 95       	ror	r22
    44a6:	8a 95       	dec	r24
    44a8:	e2 f7       	brpl	.-8      	; 0x44a2 <PutOnLCD+0x34>
    44aa:	cb 01       	movw	r24, r22
    44ac:	28 2f       	mov	r18, r24
    44ae:	21 70       	andi	r18, 0x01	; 1
    44b0:	ce 01       	movw	r24, r28
    44b2:	02 96       	adiw	r24, 0x02	; 2
    44b4:	fc 01       	movw	r30, r24
    44b6:	e4 0f       	add	r30, r20
    44b8:	f5 1f       	adc	r31, r21
    44ba:	20 83       	st	Z, r18
u8 REG[8] = {LCD_D0, LCD_D1, LCD_D2, LCD_D3, LCD_D4, LCD_D5, LCD_D6, LCD_D7};

void PutOnLCD(u8* u8REG, u8 u8num){
    u8 u8Num[8]; //0x0011 1111
  	u8 cntr;
  	for(cntr = 0; cntr < 8; cntr++){
    44bc:	89 81       	ldd	r24, Y+1	; 0x01
    44be:	8f 5f       	subi	r24, 0xFF	; 255
    44c0:	89 83       	std	Y+1, r24	; 0x01
    44c2:	89 81       	ldd	r24, Y+1	; 0x01
    44c4:	88 30       	cpi	r24, 0x08	; 8
    44c6:	10 f3       	brcs	.-60     	; 0x448c <PutOnLCD+0x1e>
  		u8Num[cntr] = GET_BIT(u8num, cntr);
  	}
    DIO_enuWriteGroup(u8REG, u8Num, 8);
    44c8:	8a 85       	ldd	r24, Y+10	; 0x0a
    44ca:	9b 85       	ldd	r25, Y+11	; 0x0b
    44cc:	9e 01       	movw	r18, r28
    44ce:	2e 5f       	subi	r18, 0xFE	; 254
    44d0:	3f 4f       	sbci	r19, 0xFF	; 255
    44d2:	b9 01       	movw	r22, r18
    44d4:	48 e0       	ldi	r20, 0x08	; 8
    44d6:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <DIO_enuWriteGroup>
}
    44da:	2c 96       	adiw	r28, 0x0c	; 12
    44dc:	0f b6       	in	r0, 0x3f	; 63
    44de:	f8 94       	cli
    44e0:	de bf       	out	0x3e, r29	; 62
    44e2:	0f be       	out	0x3f, r0	; 63
    44e4:	cd bf       	out	0x3d, r28	; 61
    44e6:	cf 91       	pop	r28
    44e8:	df 91       	pop	r29
    44ea:	08 95       	ret

000044ec <LCD_vidInit>:
/* Description! Apply initialization sequence for LCD module                           */
/* Input      ! Nothing                                                                */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidInit(void)
{
    44ec:	0f 93       	push	r16
    44ee:	1f 93       	push	r17
    44f0:	df 93       	push	r29
    44f2:	cf 93       	push	r28
    44f4:	cd b7       	in	r28, 0x3d	; 61
    44f6:	de b7       	in	r29, 0x3e	; 62
    44f8:	c4 55       	subi	r28, 0x54	; 84
    44fa:	d0 40       	sbci	r29, 0x00	; 0
    44fc:	0f b6       	in	r0, 0x3f	; 63
    44fe:	f8 94       	cli
    4500:	de bf       	out	0x3e, r29	; 62
    4502:	0f be       	out	0x3f, r0	; 63
    4504:	cd bf       	out	0x3d, r28	; 61
    4506:	fe 01       	movw	r30, r28
    4508:	ef 5a       	subi	r30, 0xAF	; 175
    450a:	ff 4f       	sbci	r31, 0xFF	; 255
    450c:	80 e0       	ldi	r24, 0x00	; 0
    450e:	90 e0       	ldi	r25, 0x00	; 0
    4510:	a0 ef       	ldi	r26, 0xF0	; 240
    4512:	b1 e4       	ldi	r27, 0x41	; 65
    4514:	80 83       	st	Z, r24
    4516:	91 83       	std	Z+1, r25	; 0x01
    4518:	a2 83       	std	Z+2, r26	; 0x02
    451a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    451c:	8e 01       	movw	r16, r28
    451e:	03 5b       	subi	r16, 0xB3	; 179
    4520:	1f 4f       	sbci	r17, 0xFF	; 255
    4522:	fe 01       	movw	r30, r28
    4524:	ef 5a       	subi	r30, 0xAF	; 175
    4526:	ff 4f       	sbci	r31, 0xFF	; 255
    4528:	60 81       	ld	r22, Z
    452a:	71 81       	ldd	r23, Z+1	; 0x01
    452c:	82 81       	ldd	r24, Z+2	; 0x02
    452e:	93 81       	ldd	r25, Z+3	; 0x03
    4530:	20 e0       	ldi	r18, 0x00	; 0
    4532:	30 e0       	ldi	r19, 0x00	; 0
    4534:	4a e7       	ldi	r20, 0x7A	; 122
    4536:	55 e4       	ldi	r21, 0x45	; 69
    4538:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    453c:	dc 01       	movw	r26, r24
    453e:	cb 01       	movw	r24, r22
    4540:	f8 01       	movw	r30, r16
    4542:	80 83       	st	Z, r24
    4544:	91 83       	std	Z+1, r25	; 0x01
    4546:	a2 83       	std	Z+2, r26	; 0x02
    4548:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    454a:	fe 01       	movw	r30, r28
    454c:	e3 5b       	subi	r30, 0xB3	; 179
    454e:	ff 4f       	sbci	r31, 0xFF	; 255
    4550:	60 81       	ld	r22, Z
    4552:	71 81       	ldd	r23, Z+1	; 0x01
    4554:	82 81       	ldd	r24, Z+2	; 0x02
    4556:	93 81       	ldd	r25, Z+3	; 0x03
    4558:	20 e0       	ldi	r18, 0x00	; 0
    455a:	30 e0       	ldi	r19, 0x00	; 0
    455c:	40 e8       	ldi	r20, 0x80	; 128
    455e:	5f e3       	ldi	r21, 0x3F	; 63
    4560:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4564:	88 23       	and	r24, r24
    4566:	44 f4       	brge	.+16     	; 0x4578 <LCD_vidInit+0x8c>
		__ticks = 1;
    4568:	fe 01       	movw	r30, r28
    456a:	e5 5b       	subi	r30, 0xB5	; 181
    456c:	ff 4f       	sbci	r31, 0xFF	; 255
    456e:	81 e0       	ldi	r24, 0x01	; 1
    4570:	90 e0       	ldi	r25, 0x00	; 0
    4572:	91 83       	std	Z+1, r25	; 0x01
    4574:	80 83       	st	Z, r24
    4576:	64 c0       	rjmp	.+200    	; 0x4640 <LCD_vidInit+0x154>
	else if (__tmp > 65535)
    4578:	fe 01       	movw	r30, r28
    457a:	e3 5b       	subi	r30, 0xB3	; 179
    457c:	ff 4f       	sbci	r31, 0xFF	; 255
    457e:	60 81       	ld	r22, Z
    4580:	71 81       	ldd	r23, Z+1	; 0x01
    4582:	82 81       	ldd	r24, Z+2	; 0x02
    4584:	93 81       	ldd	r25, Z+3	; 0x03
    4586:	20 e0       	ldi	r18, 0x00	; 0
    4588:	3f ef       	ldi	r19, 0xFF	; 255
    458a:	4f e7       	ldi	r20, 0x7F	; 127
    458c:	57 e4       	ldi	r21, 0x47	; 71
    458e:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4592:	18 16       	cp	r1, r24
    4594:	0c f0       	brlt	.+2      	; 0x4598 <LCD_vidInit+0xac>
    4596:	43 c0       	rjmp	.+134    	; 0x461e <LCD_vidInit+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4598:	fe 01       	movw	r30, r28
    459a:	ef 5a       	subi	r30, 0xAF	; 175
    459c:	ff 4f       	sbci	r31, 0xFF	; 255
    459e:	60 81       	ld	r22, Z
    45a0:	71 81       	ldd	r23, Z+1	; 0x01
    45a2:	82 81       	ldd	r24, Z+2	; 0x02
    45a4:	93 81       	ldd	r25, Z+3	; 0x03
    45a6:	20 e0       	ldi	r18, 0x00	; 0
    45a8:	30 e0       	ldi	r19, 0x00	; 0
    45aa:	40 e2       	ldi	r20, 0x20	; 32
    45ac:	51 e4       	ldi	r21, 0x41	; 65
    45ae:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    45b2:	dc 01       	movw	r26, r24
    45b4:	cb 01       	movw	r24, r22
    45b6:	8e 01       	movw	r16, r28
    45b8:	05 5b       	subi	r16, 0xB5	; 181
    45ba:	1f 4f       	sbci	r17, 0xFF	; 255
    45bc:	bc 01       	movw	r22, r24
    45be:	cd 01       	movw	r24, r26
    45c0:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    45c4:	dc 01       	movw	r26, r24
    45c6:	cb 01       	movw	r24, r22
    45c8:	f8 01       	movw	r30, r16
    45ca:	91 83       	std	Z+1, r25	; 0x01
    45cc:	80 83       	st	Z, r24
    45ce:	1f c0       	rjmp	.+62     	; 0x460e <LCD_vidInit+0x122>
    45d0:	fe 01       	movw	r30, r28
    45d2:	e7 5b       	subi	r30, 0xB7	; 183
    45d4:	ff 4f       	sbci	r31, 0xFF	; 255
    45d6:	80 e9       	ldi	r24, 0x90	; 144
    45d8:	91 e0       	ldi	r25, 0x01	; 1
    45da:	91 83       	std	Z+1, r25	; 0x01
    45dc:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    45de:	fe 01       	movw	r30, r28
    45e0:	e7 5b       	subi	r30, 0xB7	; 183
    45e2:	ff 4f       	sbci	r31, 0xFF	; 255
    45e4:	80 81       	ld	r24, Z
    45e6:	91 81       	ldd	r25, Z+1	; 0x01
    45e8:	01 97       	sbiw	r24, 0x01	; 1
    45ea:	f1 f7       	brne	.-4      	; 0x45e8 <LCD_vidInit+0xfc>
    45ec:	fe 01       	movw	r30, r28
    45ee:	e7 5b       	subi	r30, 0xB7	; 183
    45f0:	ff 4f       	sbci	r31, 0xFF	; 255
    45f2:	91 83       	std	Z+1, r25	; 0x01
    45f4:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    45f6:	de 01       	movw	r26, r28
    45f8:	a5 5b       	subi	r26, 0xB5	; 181
    45fa:	bf 4f       	sbci	r27, 0xFF	; 255
    45fc:	fe 01       	movw	r30, r28
    45fe:	e5 5b       	subi	r30, 0xB5	; 181
    4600:	ff 4f       	sbci	r31, 0xFF	; 255
    4602:	80 81       	ld	r24, Z
    4604:	91 81       	ldd	r25, Z+1	; 0x01
    4606:	01 97       	sbiw	r24, 0x01	; 1
    4608:	11 96       	adiw	r26, 0x01	; 1
    460a:	9c 93       	st	X, r25
    460c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    460e:	fe 01       	movw	r30, r28
    4610:	e5 5b       	subi	r30, 0xB5	; 181
    4612:	ff 4f       	sbci	r31, 0xFF	; 255
    4614:	80 81       	ld	r24, Z
    4616:	91 81       	ldd	r25, Z+1	; 0x01
    4618:	00 97       	sbiw	r24, 0x00	; 0
    461a:	d1 f6       	brne	.-76     	; 0x45d0 <LCD_vidInit+0xe4>
    461c:	27 c0       	rjmp	.+78     	; 0x466c <LCD_vidInit+0x180>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    461e:	8e 01       	movw	r16, r28
    4620:	05 5b       	subi	r16, 0xB5	; 181
    4622:	1f 4f       	sbci	r17, 0xFF	; 255
    4624:	fe 01       	movw	r30, r28
    4626:	e3 5b       	subi	r30, 0xB3	; 179
    4628:	ff 4f       	sbci	r31, 0xFF	; 255
    462a:	60 81       	ld	r22, Z
    462c:	71 81       	ldd	r23, Z+1	; 0x01
    462e:	82 81       	ldd	r24, Z+2	; 0x02
    4630:	93 81       	ldd	r25, Z+3	; 0x03
    4632:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4636:	dc 01       	movw	r26, r24
    4638:	cb 01       	movw	r24, r22
    463a:	f8 01       	movw	r30, r16
    463c:	91 83       	std	Z+1, r25	; 0x01
    463e:	80 83       	st	Z, r24
    4640:	de 01       	movw	r26, r28
    4642:	a9 5b       	subi	r26, 0xB9	; 185
    4644:	bf 4f       	sbci	r27, 0xFF	; 255
    4646:	fe 01       	movw	r30, r28
    4648:	e5 5b       	subi	r30, 0xB5	; 181
    464a:	ff 4f       	sbci	r31, 0xFF	; 255
    464c:	80 81       	ld	r24, Z
    464e:	91 81       	ldd	r25, Z+1	; 0x01
    4650:	8d 93       	st	X+, r24
    4652:	9c 93       	st	X, r25
    4654:	fe 01       	movw	r30, r28
    4656:	e9 5b       	subi	r30, 0xB9	; 185
    4658:	ff 4f       	sbci	r31, 0xFF	; 255
    465a:	80 81       	ld	r24, Z
    465c:	91 81       	ldd	r25, Z+1	; 0x01
    465e:	01 97       	sbiw	r24, 0x01	; 1
    4660:	f1 f7       	brne	.-4      	; 0x465e <LCD_vidInit+0x172>
    4662:	fe 01       	movw	r30, r28
    4664:	e9 5b       	subi	r30, 0xB9	; 185
    4666:	ff 4f       	sbci	r31, 0xFF	; 255
    4668:	91 83       	std	Z+1, r25	; 0x01
    466a:	80 83       	st	Z, r24
	/* Delay 30ms to ensure the initialization of the LCD driver */
	_delay_ms(30);

	/* Return Home  */
	LCD_vidSendCommand(lcd_Home);
    466c:	82 e0       	ldi	r24, 0x02	; 2
    466e:	0e 94 9e 25 	call	0x4b3c	; 0x4b3c <LCD_vidSendCommand>
    4672:	fe 01       	movw	r30, r28
    4674:	ed 5b       	subi	r30, 0xBD	; 189
    4676:	ff 4f       	sbci	r31, 0xFF	; 255
    4678:	80 e0       	ldi	r24, 0x00	; 0
    467a:	90 e0       	ldi	r25, 0x00	; 0
    467c:	a0 e7       	ldi	r26, 0x70	; 112
    467e:	b1 e4       	ldi	r27, 0x41	; 65
    4680:	80 83       	st	Z, r24
    4682:	91 83       	std	Z+1, r25	; 0x01
    4684:	a2 83       	std	Z+2, r26	; 0x02
    4686:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4688:	8e 01       	movw	r16, r28
    468a:	01 5c       	subi	r16, 0xC1	; 193
    468c:	1f 4f       	sbci	r17, 0xFF	; 255
    468e:	fe 01       	movw	r30, r28
    4690:	ed 5b       	subi	r30, 0xBD	; 189
    4692:	ff 4f       	sbci	r31, 0xFF	; 255
    4694:	60 81       	ld	r22, Z
    4696:	71 81       	ldd	r23, Z+1	; 0x01
    4698:	82 81       	ldd	r24, Z+2	; 0x02
    469a:	93 81       	ldd	r25, Z+3	; 0x03
    469c:	20 e0       	ldi	r18, 0x00	; 0
    469e:	30 e0       	ldi	r19, 0x00	; 0
    46a0:	4a e7       	ldi	r20, 0x7A	; 122
    46a2:	55 e4       	ldi	r21, 0x45	; 69
    46a4:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    46a8:	dc 01       	movw	r26, r24
    46aa:	cb 01       	movw	r24, r22
    46ac:	f8 01       	movw	r30, r16
    46ae:	80 83       	st	Z, r24
    46b0:	91 83       	std	Z+1, r25	; 0x01
    46b2:	a2 83       	std	Z+2, r26	; 0x02
    46b4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    46b6:	fe 01       	movw	r30, r28
    46b8:	ff 96       	adiw	r30, 0x3f	; 63
    46ba:	60 81       	ld	r22, Z
    46bc:	71 81       	ldd	r23, Z+1	; 0x01
    46be:	82 81       	ldd	r24, Z+2	; 0x02
    46c0:	93 81       	ldd	r25, Z+3	; 0x03
    46c2:	20 e0       	ldi	r18, 0x00	; 0
    46c4:	30 e0       	ldi	r19, 0x00	; 0
    46c6:	40 e8       	ldi	r20, 0x80	; 128
    46c8:	5f e3       	ldi	r21, 0x3F	; 63
    46ca:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    46ce:	88 23       	and	r24, r24
    46d0:	2c f4       	brge	.+10     	; 0x46dc <LCD_vidInit+0x1f0>
		__ticks = 1;
    46d2:	81 e0       	ldi	r24, 0x01	; 1
    46d4:	90 e0       	ldi	r25, 0x00	; 0
    46d6:	9e af       	std	Y+62, r25	; 0x3e
    46d8:	8d af       	std	Y+61, r24	; 0x3d
    46da:	46 c0       	rjmp	.+140    	; 0x4768 <LCD_vidInit+0x27c>
	else if (__tmp > 65535)
    46dc:	fe 01       	movw	r30, r28
    46de:	ff 96       	adiw	r30, 0x3f	; 63
    46e0:	60 81       	ld	r22, Z
    46e2:	71 81       	ldd	r23, Z+1	; 0x01
    46e4:	82 81       	ldd	r24, Z+2	; 0x02
    46e6:	93 81       	ldd	r25, Z+3	; 0x03
    46e8:	20 e0       	ldi	r18, 0x00	; 0
    46ea:	3f ef       	ldi	r19, 0xFF	; 255
    46ec:	4f e7       	ldi	r20, 0x7F	; 127
    46ee:	57 e4       	ldi	r21, 0x47	; 71
    46f0:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    46f4:	18 16       	cp	r1, r24
    46f6:	64 f5       	brge	.+88     	; 0x4750 <LCD_vidInit+0x264>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    46f8:	fe 01       	movw	r30, r28
    46fa:	ed 5b       	subi	r30, 0xBD	; 189
    46fc:	ff 4f       	sbci	r31, 0xFF	; 255
    46fe:	60 81       	ld	r22, Z
    4700:	71 81       	ldd	r23, Z+1	; 0x01
    4702:	82 81       	ldd	r24, Z+2	; 0x02
    4704:	93 81       	ldd	r25, Z+3	; 0x03
    4706:	20 e0       	ldi	r18, 0x00	; 0
    4708:	30 e0       	ldi	r19, 0x00	; 0
    470a:	40 e2       	ldi	r20, 0x20	; 32
    470c:	51 e4       	ldi	r21, 0x41	; 65
    470e:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4712:	dc 01       	movw	r26, r24
    4714:	cb 01       	movw	r24, r22
    4716:	bc 01       	movw	r22, r24
    4718:	cd 01       	movw	r24, r26
    471a:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    471e:	dc 01       	movw	r26, r24
    4720:	cb 01       	movw	r24, r22
    4722:	9e af       	std	Y+62, r25	; 0x3e
    4724:	8d af       	std	Y+61, r24	; 0x3d
    4726:	0f c0       	rjmp	.+30     	; 0x4746 <LCD_vidInit+0x25a>
    4728:	80 e9       	ldi	r24, 0x90	; 144
    472a:	91 e0       	ldi	r25, 0x01	; 1
    472c:	9c af       	std	Y+60, r25	; 0x3c
    472e:	8b af       	std	Y+59, r24	; 0x3b
    4730:	8b ad       	ldd	r24, Y+59	; 0x3b
    4732:	9c ad       	ldd	r25, Y+60	; 0x3c
    4734:	01 97       	sbiw	r24, 0x01	; 1
    4736:	f1 f7       	brne	.-4      	; 0x4734 <LCD_vidInit+0x248>
    4738:	9c af       	std	Y+60, r25	; 0x3c
    473a:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    473c:	8d ad       	ldd	r24, Y+61	; 0x3d
    473e:	9e ad       	ldd	r25, Y+62	; 0x3e
    4740:	01 97       	sbiw	r24, 0x01	; 1
    4742:	9e af       	std	Y+62, r25	; 0x3e
    4744:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4746:	8d ad       	ldd	r24, Y+61	; 0x3d
    4748:	9e ad       	ldd	r25, Y+62	; 0x3e
    474a:	00 97       	sbiw	r24, 0x00	; 0
    474c:	69 f7       	brne	.-38     	; 0x4728 <LCD_vidInit+0x23c>
    474e:	16 c0       	rjmp	.+44     	; 0x477c <LCD_vidInit+0x290>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4750:	fe 01       	movw	r30, r28
    4752:	ff 96       	adiw	r30, 0x3f	; 63
    4754:	60 81       	ld	r22, Z
    4756:	71 81       	ldd	r23, Z+1	; 0x01
    4758:	82 81       	ldd	r24, Z+2	; 0x02
    475a:	93 81       	ldd	r25, Z+3	; 0x03
    475c:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4760:	dc 01       	movw	r26, r24
    4762:	cb 01       	movw	r24, r22
    4764:	9e af       	std	Y+62, r25	; 0x3e
    4766:	8d af       	std	Y+61, r24	; 0x3d
    4768:	8d ad       	ldd	r24, Y+61	; 0x3d
    476a:	9e ad       	ldd	r25, Y+62	; 0x3e
    476c:	9a af       	std	Y+58, r25	; 0x3a
    476e:	89 af       	std	Y+57, r24	; 0x39
    4770:	89 ad       	ldd	r24, Y+57	; 0x39
    4772:	9a ad       	ldd	r25, Y+58	; 0x3a
    4774:	01 97       	sbiw	r24, 0x01	; 1
    4776:	f1 f7       	brne	.-4      	; 0x4774 <LCD_vidInit+0x288>
    4778:	9a af       	std	Y+58, r25	; 0x3a
    477a:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(15);

	/* Function Set  */
	LCD_vidSendCommand(lcd_FunctionSet8bit);
    477c:	88 e3       	ldi	r24, 0x38	; 56
    477e:	0e 94 9e 25 	call	0x4b3c	; 0x4b3c <LCD_vidSendCommand>
    4782:	80 e0       	ldi	r24, 0x00	; 0
    4784:	90 e0       	ldi	r25, 0x00	; 0
    4786:	a0 e8       	ldi	r26, 0x80	; 128
    4788:	bf e3       	ldi	r27, 0x3F	; 63
    478a:	8d ab       	std	Y+53, r24	; 0x35
    478c:	9e ab       	std	Y+54, r25	; 0x36
    478e:	af ab       	std	Y+55, r26	; 0x37
    4790:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4792:	6d a9       	ldd	r22, Y+53	; 0x35
    4794:	7e a9       	ldd	r23, Y+54	; 0x36
    4796:	8f a9       	ldd	r24, Y+55	; 0x37
    4798:	98 ad       	ldd	r25, Y+56	; 0x38
    479a:	20 e0       	ldi	r18, 0x00	; 0
    479c:	30 e0       	ldi	r19, 0x00	; 0
    479e:	4a e7       	ldi	r20, 0x7A	; 122
    47a0:	55 e4       	ldi	r21, 0x45	; 69
    47a2:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    47a6:	dc 01       	movw	r26, r24
    47a8:	cb 01       	movw	r24, r22
    47aa:	89 ab       	std	Y+49, r24	; 0x31
    47ac:	9a ab       	std	Y+50, r25	; 0x32
    47ae:	ab ab       	std	Y+51, r26	; 0x33
    47b0:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    47b2:	69 a9       	ldd	r22, Y+49	; 0x31
    47b4:	7a a9       	ldd	r23, Y+50	; 0x32
    47b6:	8b a9       	ldd	r24, Y+51	; 0x33
    47b8:	9c a9       	ldd	r25, Y+52	; 0x34
    47ba:	20 e0       	ldi	r18, 0x00	; 0
    47bc:	30 e0       	ldi	r19, 0x00	; 0
    47be:	40 e8       	ldi	r20, 0x80	; 128
    47c0:	5f e3       	ldi	r21, 0x3F	; 63
    47c2:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    47c6:	88 23       	and	r24, r24
    47c8:	2c f4       	brge	.+10     	; 0x47d4 <LCD_vidInit+0x2e8>
		__ticks = 1;
    47ca:	81 e0       	ldi	r24, 0x01	; 1
    47cc:	90 e0       	ldi	r25, 0x00	; 0
    47ce:	98 ab       	std	Y+48, r25	; 0x30
    47d0:	8f a7       	std	Y+47, r24	; 0x2f
    47d2:	3f c0       	rjmp	.+126    	; 0x4852 <LCD_vidInit+0x366>
	else if (__tmp > 65535)
    47d4:	69 a9       	ldd	r22, Y+49	; 0x31
    47d6:	7a a9       	ldd	r23, Y+50	; 0x32
    47d8:	8b a9       	ldd	r24, Y+51	; 0x33
    47da:	9c a9       	ldd	r25, Y+52	; 0x34
    47dc:	20 e0       	ldi	r18, 0x00	; 0
    47de:	3f ef       	ldi	r19, 0xFF	; 255
    47e0:	4f e7       	ldi	r20, 0x7F	; 127
    47e2:	57 e4       	ldi	r21, 0x47	; 71
    47e4:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    47e8:	18 16       	cp	r1, r24
    47ea:	4c f5       	brge	.+82     	; 0x483e <LCD_vidInit+0x352>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    47ec:	6d a9       	ldd	r22, Y+53	; 0x35
    47ee:	7e a9       	ldd	r23, Y+54	; 0x36
    47f0:	8f a9       	ldd	r24, Y+55	; 0x37
    47f2:	98 ad       	ldd	r25, Y+56	; 0x38
    47f4:	20 e0       	ldi	r18, 0x00	; 0
    47f6:	30 e0       	ldi	r19, 0x00	; 0
    47f8:	40 e2       	ldi	r20, 0x20	; 32
    47fa:	51 e4       	ldi	r21, 0x41	; 65
    47fc:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4800:	dc 01       	movw	r26, r24
    4802:	cb 01       	movw	r24, r22
    4804:	bc 01       	movw	r22, r24
    4806:	cd 01       	movw	r24, r26
    4808:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    480c:	dc 01       	movw	r26, r24
    480e:	cb 01       	movw	r24, r22
    4810:	98 ab       	std	Y+48, r25	; 0x30
    4812:	8f a7       	std	Y+47, r24	; 0x2f
    4814:	0f c0       	rjmp	.+30     	; 0x4834 <LCD_vidInit+0x348>
    4816:	80 e9       	ldi	r24, 0x90	; 144
    4818:	91 e0       	ldi	r25, 0x01	; 1
    481a:	9e a7       	std	Y+46, r25	; 0x2e
    481c:	8d a7       	std	Y+45, r24	; 0x2d
    481e:	8d a5       	ldd	r24, Y+45	; 0x2d
    4820:	9e a5       	ldd	r25, Y+46	; 0x2e
    4822:	01 97       	sbiw	r24, 0x01	; 1
    4824:	f1 f7       	brne	.-4      	; 0x4822 <LCD_vidInit+0x336>
    4826:	9e a7       	std	Y+46, r25	; 0x2e
    4828:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    482a:	8f a5       	ldd	r24, Y+47	; 0x2f
    482c:	98 a9       	ldd	r25, Y+48	; 0x30
    482e:	01 97       	sbiw	r24, 0x01	; 1
    4830:	98 ab       	std	Y+48, r25	; 0x30
    4832:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4834:	8f a5       	ldd	r24, Y+47	; 0x2f
    4836:	98 a9       	ldd	r25, Y+48	; 0x30
    4838:	00 97       	sbiw	r24, 0x00	; 0
    483a:	69 f7       	brne	.-38     	; 0x4816 <LCD_vidInit+0x32a>
    483c:	14 c0       	rjmp	.+40     	; 0x4866 <LCD_vidInit+0x37a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    483e:	69 a9       	ldd	r22, Y+49	; 0x31
    4840:	7a a9       	ldd	r23, Y+50	; 0x32
    4842:	8b a9       	ldd	r24, Y+51	; 0x33
    4844:	9c a9       	ldd	r25, Y+52	; 0x34
    4846:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    484a:	dc 01       	movw	r26, r24
    484c:	cb 01       	movw	r24, r22
    484e:	98 ab       	std	Y+48, r25	; 0x30
    4850:	8f a7       	std	Y+47, r24	; 0x2f
    4852:	8f a5       	ldd	r24, Y+47	; 0x2f
    4854:	98 a9       	ldd	r25, Y+48	; 0x30
    4856:	9c a7       	std	Y+44, r25	; 0x2c
    4858:	8b a7       	std	Y+43, r24	; 0x2b
    485a:	8b a5       	ldd	r24, Y+43	; 0x2b
    485c:	9c a5       	ldd	r25, Y+44	; 0x2c
    485e:	01 97       	sbiw	r24, 0x01	; 1
    4860:	f1 f7       	brne	.-4      	; 0x485e <LCD_vidInit+0x372>
    4862:	9c a7       	std	Y+44, r25	; 0x2c
    4864:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);

	/* Display ON OFF Control */
	LCD_vidSendCommand(lcd_DisplayOn);
    4866:	8c e0       	ldi	r24, 0x0C	; 12
    4868:	0e 94 9e 25 	call	0x4b3c	; 0x4b3c <LCD_vidSendCommand>
    486c:	80 e0       	ldi	r24, 0x00	; 0
    486e:	90 e0       	ldi	r25, 0x00	; 0
    4870:	a0 e8       	ldi	r26, 0x80	; 128
    4872:	bf e3       	ldi	r27, 0x3F	; 63
    4874:	8f a3       	std	Y+39, r24	; 0x27
    4876:	98 a7       	std	Y+40, r25	; 0x28
    4878:	a9 a7       	std	Y+41, r26	; 0x29
    487a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    487c:	6f a1       	ldd	r22, Y+39	; 0x27
    487e:	78 a5       	ldd	r23, Y+40	; 0x28
    4880:	89 a5       	ldd	r24, Y+41	; 0x29
    4882:	9a a5       	ldd	r25, Y+42	; 0x2a
    4884:	20 e0       	ldi	r18, 0x00	; 0
    4886:	30 e0       	ldi	r19, 0x00	; 0
    4888:	4a e7       	ldi	r20, 0x7A	; 122
    488a:	55 e4       	ldi	r21, 0x45	; 69
    488c:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4890:	dc 01       	movw	r26, r24
    4892:	cb 01       	movw	r24, r22
    4894:	8b a3       	std	Y+35, r24	; 0x23
    4896:	9c a3       	std	Y+36, r25	; 0x24
    4898:	ad a3       	std	Y+37, r26	; 0x25
    489a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    489c:	6b a1       	ldd	r22, Y+35	; 0x23
    489e:	7c a1       	ldd	r23, Y+36	; 0x24
    48a0:	8d a1       	ldd	r24, Y+37	; 0x25
    48a2:	9e a1       	ldd	r25, Y+38	; 0x26
    48a4:	20 e0       	ldi	r18, 0x00	; 0
    48a6:	30 e0       	ldi	r19, 0x00	; 0
    48a8:	40 e8       	ldi	r20, 0x80	; 128
    48aa:	5f e3       	ldi	r21, 0x3F	; 63
    48ac:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    48b0:	88 23       	and	r24, r24
    48b2:	2c f4       	brge	.+10     	; 0x48be <LCD_vidInit+0x3d2>
		__ticks = 1;
    48b4:	81 e0       	ldi	r24, 0x01	; 1
    48b6:	90 e0       	ldi	r25, 0x00	; 0
    48b8:	9a a3       	std	Y+34, r25	; 0x22
    48ba:	89 a3       	std	Y+33, r24	; 0x21
    48bc:	3f c0       	rjmp	.+126    	; 0x493c <LCD_vidInit+0x450>
	else if (__tmp > 65535)
    48be:	6b a1       	ldd	r22, Y+35	; 0x23
    48c0:	7c a1       	ldd	r23, Y+36	; 0x24
    48c2:	8d a1       	ldd	r24, Y+37	; 0x25
    48c4:	9e a1       	ldd	r25, Y+38	; 0x26
    48c6:	20 e0       	ldi	r18, 0x00	; 0
    48c8:	3f ef       	ldi	r19, 0xFF	; 255
    48ca:	4f e7       	ldi	r20, 0x7F	; 127
    48cc:	57 e4       	ldi	r21, 0x47	; 71
    48ce:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    48d2:	18 16       	cp	r1, r24
    48d4:	4c f5       	brge	.+82     	; 0x4928 <LCD_vidInit+0x43c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    48d6:	6f a1       	ldd	r22, Y+39	; 0x27
    48d8:	78 a5       	ldd	r23, Y+40	; 0x28
    48da:	89 a5       	ldd	r24, Y+41	; 0x29
    48dc:	9a a5       	ldd	r25, Y+42	; 0x2a
    48de:	20 e0       	ldi	r18, 0x00	; 0
    48e0:	30 e0       	ldi	r19, 0x00	; 0
    48e2:	40 e2       	ldi	r20, 0x20	; 32
    48e4:	51 e4       	ldi	r21, 0x41	; 65
    48e6:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    48ea:	dc 01       	movw	r26, r24
    48ec:	cb 01       	movw	r24, r22
    48ee:	bc 01       	movw	r22, r24
    48f0:	cd 01       	movw	r24, r26
    48f2:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    48f6:	dc 01       	movw	r26, r24
    48f8:	cb 01       	movw	r24, r22
    48fa:	9a a3       	std	Y+34, r25	; 0x22
    48fc:	89 a3       	std	Y+33, r24	; 0x21
    48fe:	0f c0       	rjmp	.+30     	; 0x491e <LCD_vidInit+0x432>
    4900:	80 e9       	ldi	r24, 0x90	; 144
    4902:	91 e0       	ldi	r25, 0x01	; 1
    4904:	98 a3       	std	Y+32, r25	; 0x20
    4906:	8f 8f       	std	Y+31, r24	; 0x1f
    4908:	8f 8d       	ldd	r24, Y+31	; 0x1f
    490a:	98 a1       	ldd	r25, Y+32	; 0x20
    490c:	01 97       	sbiw	r24, 0x01	; 1
    490e:	f1 f7       	brne	.-4      	; 0x490c <LCD_vidInit+0x420>
    4910:	98 a3       	std	Y+32, r25	; 0x20
    4912:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4914:	89 a1       	ldd	r24, Y+33	; 0x21
    4916:	9a a1       	ldd	r25, Y+34	; 0x22
    4918:	01 97       	sbiw	r24, 0x01	; 1
    491a:	9a a3       	std	Y+34, r25	; 0x22
    491c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    491e:	89 a1       	ldd	r24, Y+33	; 0x21
    4920:	9a a1       	ldd	r25, Y+34	; 0x22
    4922:	00 97       	sbiw	r24, 0x00	; 0
    4924:	69 f7       	brne	.-38     	; 0x4900 <LCD_vidInit+0x414>
    4926:	14 c0       	rjmp	.+40     	; 0x4950 <LCD_vidInit+0x464>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4928:	6b a1       	ldd	r22, Y+35	; 0x23
    492a:	7c a1       	ldd	r23, Y+36	; 0x24
    492c:	8d a1       	ldd	r24, Y+37	; 0x25
    492e:	9e a1       	ldd	r25, Y+38	; 0x26
    4930:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4934:	dc 01       	movw	r26, r24
    4936:	cb 01       	movw	r24, r22
    4938:	9a a3       	std	Y+34, r25	; 0x22
    493a:	89 a3       	std	Y+33, r24	; 0x21
    493c:	89 a1       	ldd	r24, Y+33	; 0x21
    493e:	9a a1       	ldd	r25, Y+34	; 0x22
    4940:	9e 8f       	std	Y+30, r25	; 0x1e
    4942:	8d 8f       	std	Y+29, r24	; 0x1d
    4944:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4946:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4948:	01 97       	sbiw	r24, 0x01	; 1
    494a:	f1 f7       	brne	.-4      	; 0x4948 <LCD_vidInit+0x45c>
    494c:	9e 8f       	std	Y+30, r25	; 0x1e
    494e:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	/* Clear Display */
	LCD_vidSendCommand(lcd_Clear);
    4950:	81 e0       	ldi	r24, 0x01	; 1
    4952:	0e 94 9e 25 	call	0x4b3c	; 0x4b3c <LCD_vidSendCommand>
    4956:	80 e0       	ldi	r24, 0x00	; 0
    4958:	90 e0       	ldi	r25, 0x00	; 0
    495a:	a0 e7       	ldi	r26, 0x70	; 112
    495c:	b1 e4       	ldi	r27, 0x41	; 65
    495e:	89 8f       	std	Y+25, r24	; 0x19
    4960:	9a 8f       	std	Y+26, r25	; 0x1a
    4962:	ab 8f       	std	Y+27, r26	; 0x1b
    4964:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4966:	69 8d       	ldd	r22, Y+25	; 0x19
    4968:	7a 8d       	ldd	r23, Y+26	; 0x1a
    496a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    496c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    496e:	20 e0       	ldi	r18, 0x00	; 0
    4970:	30 e0       	ldi	r19, 0x00	; 0
    4972:	4a e7       	ldi	r20, 0x7A	; 122
    4974:	55 e4       	ldi	r21, 0x45	; 69
    4976:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    497a:	dc 01       	movw	r26, r24
    497c:	cb 01       	movw	r24, r22
    497e:	8d 8b       	std	Y+21, r24	; 0x15
    4980:	9e 8b       	std	Y+22, r25	; 0x16
    4982:	af 8b       	std	Y+23, r26	; 0x17
    4984:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4986:	6d 89       	ldd	r22, Y+21	; 0x15
    4988:	7e 89       	ldd	r23, Y+22	; 0x16
    498a:	8f 89       	ldd	r24, Y+23	; 0x17
    498c:	98 8d       	ldd	r25, Y+24	; 0x18
    498e:	20 e0       	ldi	r18, 0x00	; 0
    4990:	30 e0       	ldi	r19, 0x00	; 0
    4992:	40 e8       	ldi	r20, 0x80	; 128
    4994:	5f e3       	ldi	r21, 0x3F	; 63
    4996:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    499a:	88 23       	and	r24, r24
    499c:	2c f4       	brge	.+10     	; 0x49a8 <LCD_vidInit+0x4bc>
		__ticks = 1;
    499e:	81 e0       	ldi	r24, 0x01	; 1
    49a0:	90 e0       	ldi	r25, 0x00	; 0
    49a2:	9c 8b       	std	Y+20, r25	; 0x14
    49a4:	8b 8b       	std	Y+19, r24	; 0x13
    49a6:	3f c0       	rjmp	.+126    	; 0x4a26 <LCD_vidInit+0x53a>
	else if (__tmp > 65535)
    49a8:	6d 89       	ldd	r22, Y+21	; 0x15
    49aa:	7e 89       	ldd	r23, Y+22	; 0x16
    49ac:	8f 89       	ldd	r24, Y+23	; 0x17
    49ae:	98 8d       	ldd	r25, Y+24	; 0x18
    49b0:	20 e0       	ldi	r18, 0x00	; 0
    49b2:	3f ef       	ldi	r19, 0xFF	; 255
    49b4:	4f e7       	ldi	r20, 0x7F	; 127
    49b6:	57 e4       	ldi	r21, 0x47	; 71
    49b8:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    49bc:	18 16       	cp	r1, r24
    49be:	4c f5       	brge	.+82     	; 0x4a12 <LCD_vidInit+0x526>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    49c0:	69 8d       	ldd	r22, Y+25	; 0x19
    49c2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    49c4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    49c6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    49c8:	20 e0       	ldi	r18, 0x00	; 0
    49ca:	30 e0       	ldi	r19, 0x00	; 0
    49cc:	40 e2       	ldi	r20, 0x20	; 32
    49ce:	51 e4       	ldi	r21, 0x41	; 65
    49d0:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    49d4:	dc 01       	movw	r26, r24
    49d6:	cb 01       	movw	r24, r22
    49d8:	bc 01       	movw	r22, r24
    49da:	cd 01       	movw	r24, r26
    49dc:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    49e0:	dc 01       	movw	r26, r24
    49e2:	cb 01       	movw	r24, r22
    49e4:	9c 8b       	std	Y+20, r25	; 0x14
    49e6:	8b 8b       	std	Y+19, r24	; 0x13
    49e8:	0f c0       	rjmp	.+30     	; 0x4a08 <LCD_vidInit+0x51c>
    49ea:	80 e9       	ldi	r24, 0x90	; 144
    49ec:	91 e0       	ldi	r25, 0x01	; 1
    49ee:	9a 8b       	std	Y+18, r25	; 0x12
    49f0:	89 8b       	std	Y+17, r24	; 0x11
    49f2:	89 89       	ldd	r24, Y+17	; 0x11
    49f4:	9a 89       	ldd	r25, Y+18	; 0x12
    49f6:	01 97       	sbiw	r24, 0x01	; 1
    49f8:	f1 f7       	brne	.-4      	; 0x49f6 <LCD_vidInit+0x50a>
    49fa:	9a 8b       	std	Y+18, r25	; 0x12
    49fc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    49fe:	8b 89       	ldd	r24, Y+19	; 0x13
    4a00:	9c 89       	ldd	r25, Y+20	; 0x14
    4a02:	01 97       	sbiw	r24, 0x01	; 1
    4a04:	9c 8b       	std	Y+20, r25	; 0x14
    4a06:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4a08:	8b 89       	ldd	r24, Y+19	; 0x13
    4a0a:	9c 89       	ldd	r25, Y+20	; 0x14
    4a0c:	00 97       	sbiw	r24, 0x00	; 0
    4a0e:	69 f7       	brne	.-38     	; 0x49ea <LCD_vidInit+0x4fe>
    4a10:	14 c0       	rjmp	.+40     	; 0x4a3a <LCD_vidInit+0x54e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4a12:	6d 89       	ldd	r22, Y+21	; 0x15
    4a14:	7e 89       	ldd	r23, Y+22	; 0x16
    4a16:	8f 89       	ldd	r24, Y+23	; 0x17
    4a18:	98 8d       	ldd	r25, Y+24	; 0x18
    4a1a:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4a1e:	dc 01       	movw	r26, r24
    4a20:	cb 01       	movw	r24, r22
    4a22:	9c 8b       	std	Y+20, r25	; 0x14
    4a24:	8b 8b       	std	Y+19, r24	; 0x13
    4a26:	8b 89       	ldd	r24, Y+19	; 0x13
    4a28:	9c 89       	ldd	r25, Y+20	; 0x14
    4a2a:	98 8b       	std	Y+16, r25	; 0x10
    4a2c:	8f 87       	std	Y+15, r24	; 0x0f
    4a2e:	8f 85       	ldd	r24, Y+15	; 0x0f
    4a30:	98 89       	ldd	r25, Y+16	; 0x10
    4a32:	01 97       	sbiw	r24, 0x01	; 1
    4a34:	f1 f7       	brne	.-4      	; 0x4a32 <LCD_vidInit+0x546>
    4a36:	98 8b       	std	Y+16, r25	; 0x10
    4a38:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(15);

	/* Entry Mode Set  */
	LCD_vidSendCommand(lcd_EntryMode);
    4a3a:	86 e0       	ldi	r24, 0x06	; 6
    4a3c:	0e 94 9e 25 	call	0x4b3c	; 0x4b3c <LCD_vidSendCommand>
    4a40:	80 e0       	ldi	r24, 0x00	; 0
    4a42:	90 e0       	ldi	r25, 0x00	; 0
    4a44:	a0 e0       	ldi	r26, 0x00	; 0
    4a46:	b0 e4       	ldi	r27, 0x40	; 64
    4a48:	8b 87       	std	Y+11, r24	; 0x0b
    4a4a:	9c 87       	std	Y+12, r25	; 0x0c
    4a4c:	ad 87       	std	Y+13, r26	; 0x0d
    4a4e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4a50:	6b 85       	ldd	r22, Y+11	; 0x0b
    4a52:	7c 85       	ldd	r23, Y+12	; 0x0c
    4a54:	8d 85       	ldd	r24, Y+13	; 0x0d
    4a56:	9e 85       	ldd	r25, Y+14	; 0x0e
    4a58:	20 e0       	ldi	r18, 0x00	; 0
    4a5a:	30 e0       	ldi	r19, 0x00	; 0
    4a5c:	4a e7       	ldi	r20, 0x7A	; 122
    4a5e:	55 e4       	ldi	r21, 0x45	; 69
    4a60:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4a64:	dc 01       	movw	r26, r24
    4a66:	cb 01       	movw	r24, r22
    4a68:	8f 83       	std	Y+7, r24	; 0x07
    4a6a:	98 87       	std	Y+8, r25	; 0x08
    4a6c:	a9 87       	std	Y+9, r26	; 0x09
    4a6e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4a70:	6f 81       	ldd	r22, Y+7	; 0x07
    4a72:	78 85       	ldd	r23, Y+8	; 0x08
    4a74:	89 85       	ldd	r24, Y+9	; 0x09
    4a76:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a78:	20 e0       	ldi	r18, 0x00	; 0
    4a7a:	30 e0       	ldi	r19, 0x00	; 0
    4a7c:	40 e8       	ldi	r20, 0x80	; 128
    4a7e:	5f e3       	ldi	r21, 0x3F	; 63
    4a80:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4a84:	88 23       	and	r24, r24
    4a86:	2c f4       	brge	.+10     	; 0x4a92 <LCD_vidInit+0x5a6>
		__ticks = 1;
    4a88:	81 e0       	ldi	r24, 0x01	; 1
    4a8a:	90 e0       	ldi	r25, 0x00	; 0
    4a8c:	9e 83       	std	Y+6, r25	; 0x06
    4a8e:	8d 83       	std	Y+5, r24	; 0x05
    4a90:	3f c0       	rjmp	.+126    	; 0x4b10 <LCD_vidInit+0x624>
	else if (__tmp > 65535)
    4a92:	6f 81       	ldd	r22, Y+7	; 0x07
    4a94:	78 85       	ldd	r23, Y+8	; 0x08
    4a96:	89 85       	ldd	r24, Y+9	; 0x09
    4a98:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a9a:	20 e0       	ldi	r18, 0x00	; 0
    4a9c:	3f ef       	ldi	r19, 0xFF	; 255
    4a9e:	4f e7       	ldi	r20, 0x7F	; 127
    4aa0:	57 e4       	ldi	r21, 0x47	; 71
    4aa2:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4aa6:	18 16       	cp	r1, r24
    4aa8:	4c f5       	brge	.+82     	; 0x4afc <LCD_vidInit+0x610>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4aaa:	6b 85       	ldd	r22, Y+11	; 0x0b
    4aac:	7c 85       	ldd	r23, Y+12	; 0x0c
    4aae:	8d 85       	ldd	r24, Y+13	; 0x0d
    4ab0:	9e 85       	ldd	r25, Y+14	; 0x0e
    4ab2:	20 e0       	ldi	r18, 0x00	; 0
    4ab4:	30 e0       	ldi	r19, 0x00	; 0
    4ab6:	40 e2       	ldi	r20, 0x20	; 32
    4ab8:	51 e4       	ldi	r21, 0x41	; 65
    4aba:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4abe:	dc 01       	movw	r26, r24
    4ac0:	cb 01       	movw	r24, r22
    4ac2:	bc 01       	movw	r22, r24
    4ac4:	cd 01       	movw	r24, r26
    4ac6:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4aca:	dc 01       	movw	r26, r24
    4acc:	cb 01       	movw	r24, r22
    4ace:	9e 83       	std	Y+6, r25	; 0x06
    4ad0:	8d 83       	std	Y+5, r24	; 0x05
    4ad2:	0f c0       	rjmp	.+30     	; 0x4af2 <LCD_vidInit+0x606>
    4ad4:	80 e9       	ldi	r24, 0x90	; 144
    4ad6:	91 e0       	ldi	r25, 0x01	; 1
    4ad8:	9c 83       	std	Y+4, r25	; 0x04
    4ada:	8b 83       	std	Y+3, r24	; 0x03
    4adc:	8b 81       	ldd	r24, Y+3	; 0x03
    4ade:	9c 81       	ldd	r25, Y+4	; 0x04
    4ae0:	01 97       	sbiw	r24, 0x01	; 1
    4ae2:	f1 f7       	brne	.-4      	; 0x4ae0 <LCD_vidInit+0x5f4>
    4ae4:	9c 83       	std	Y+4, r25	; 0x04
    4ae6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4ae8:	8d 81       	ldd	r24, Y+5	; 0x05
    4aea:	9e 81       	ldd	r25, Y+6	; 0x06
    4aec:	01 97       	sbiw	r24, 0x01	; 1
    4aee:	9e 83       	std	Y+6, r25	; 0x06
    4af0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4af2:	8d 81       	ldd	r24, Y+5	; 0x05
    4af4:	9e 81       	ldd	r25, Y+6	; 0x06
    4af6:	00 97       	sbiw	r24, 0x00	; 0
    4af8:	69 f7       	brne	.-38     	; 0x4ad4 <LCD_vidInit+0x5e8>
    4afa:	14 c0       	rjmp	.+40     	; 0x4b24 <LCD_vidInit+0x638>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4afc:	6f 81       	ldd	r22, Y+7	; 0x07
    4afe:	78 85       	ldd	r23, Y+8	; 0x08
    4b00:	89 85       	ldd	r24, Y+9	; 0x09
    4b02:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b04:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4b08:	dc 01       	movw	r26, r24
    4b0a:	cb 01       	movw	r24, r22
    4b0c:	9e 83       	std	Y+6, r25	; 0x06
    4b0e:	8d 83       	std	Y+5, r24	; 0x05
    4b10:	8d 81       	ldd	r24, Y+5	; 0x05
    4b12:	9e 81       	ldd	r25, Y+6	; 0x06
    4b14:	9a 83       	std	Y+2, r25	; 0x02
    4b16:	89 83       	std	Y+1, r24	; 0x01
    4b18:	89 81       	ldd	r24, Y+1	; 0x01
    4b1a:	9a 81       	ldd	r25, Y+2	; 0x02
    4b1c:	01 97       	sbiw	r24, 0x01	; 1
    4b1e:	f1 f7       	brne	.-4      	; 0x4b1c <LCD_vidInit+0x630>
    4b20:	9a 83       	std	Y+2, r25	; 0x02
    4b22:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);

}
    4b24:	cc 5a       	subi	r28, 0xAC	; 172
    4b26:	df 4f       	sbci	r29, 0xFF	; 255
    4b28:	0f b6       	in	r0, 0x3f	; 63
    4b2a:	f8 94       	cli
    4b2c:	de bf       	out	0x3e, r29	; 62
    4b2e:	0f be       	out	0x3f, r0	; 63
    4b30:	cd bf       	out	0x3d, r28	; 61
    4b32:	cf 91       	pop	r28
    4b34:	df 91       	pop	r29
    4b36:	1f 91       	pop	r17
    4b38:	0f 91       	pop	r16
    4b3a:	08 95       	ret

00004b3c <LCD_vidSendCommand>:
/* Description! Interface to send the configuration commands to the LCD Driver         */
/* Input      ! Command number                                                         */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidSendCommand(u8 u8CmdCpy)
{
    4b3c:	df 93       	push	r29
    4b3e:	cf 93       	push	r28
    4b40:	cd b7       	in	r28, 0x3d	; 61
    4b42:	de b7       	in	r29, 0x3e	; 62
    4b44:	6d 97       	sbiw	r28, 0x1d	; 29
    4b46:	0f b6       	in	r0, 0x3f	; 63
    4b48:	f8 94       	cli
    4b4a:	de bf       	out	0x3e, r29	; 62
    4b4c:	0f be       	out	0x3f, r0	; 63
    4b4e:	cd bf       	out	0x3d, r28	; 61
    4b50:	8d 8f       	std	Y+29, r24	; 0x1d

	/* Set RS to LOW */
	DIO_enuWritePin(LCD_RS, DIO_LOW);
    4b52:	87 e1       	ldi	r24, 0x17	; 23
    4b54:	60 e0       	ldi	r22, 0x00	; 0
    4b56:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>

	/* Set R/W to LOW */
	DIO_enuWritePin(LCD_RW, DIO_LOW);
    4b5a:	86 e1       	ldi	r24, 0x16	; 22
    4b5c:	60 e0       	ldi	r22, 0x00	; 0
    4b5e:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>

	/* Set E to HIGH  */
	DIO_enuWritePin(LCD_EN, DIO_HIGH);
    4b62:	85 e1       	ldi	r24, 0x15	; 21
    4b64:	61 e0       	ldi	r22, 0x01	; 1
    4b66:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>

	/* Load Command on Data bus */

	PutOnLCD(REG, u8CmdCpy);
    4b6a:	88 e8       	ldi	r24, 0x88	; 136
    4b6c:	91 e0       	ldi	r25, 0x01	; 1
    4b6e:	6d 8d       	ldd	r22, Y+29	; 0x1d
    4b70:	0e 94 37 22 	call	0x446e	; 0x446e <PutOnLCD>



	/* Set E to LOW */
	DIO_enuWritePin(LCD_EN, DIO_LOW);
    4b74:	85 e1       	ldi	r24, 0x15	; 21
    4b76:	60 e0       	ldi	r22, 0x00	; 0
    4b78:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    4b7c:	80 e0       	ldi	r24, 0x00	; 0
    4b7e:	90 e0       	ldi	r25, 0x00	; 0
    4b80:	a0 ea       	ldi	r26, 0xA0	; 160
    4b82:	b0 e4       	ldi	r27, 0x40	; 64
    4b84:	89 8f       	std	Y+25, r24	; 0x19
    4b86:	9a 8f       	std	Y+26, r25	; 0x1a
    4b88:	ab 8f       	std	Y+27, r26	; 0x1b
    4b8a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4b8c:	69 8d       	ldd	r22, Y+25	; 0x19
    4b8e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4b90:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4b92:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4b94:	20 e0       	ldi	r18, 0x00	; 0
    4b96:	30 e0       	ldi	r19, 0x00	; 0
    4b98:	4a e7       	ldi	r20, 0x7A	; 122
    4b9a:	55 e4       	ldi	r21, 0x45	; 69
    4b9c:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4ba0:	dc 01       	movw	r26, r24
    4ba2:	cb 01       	movw	r24, r22
    4ba4:	8d 8b       	std	Y+21, r24	; 0x15
    4ba6:	9e 8b       	std	Y+22, r25	; 0x16
    4ba8:	af 8b       	std	Y+23, r26	; 0x17
    4baa:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4bac:	6d 89       	ldd	r22, Y+21	; 0x15
    4bae:	7e 89       	ldd	r23, Y+22	; 0x16
    4bb0:	8f 89       	ldd	r24, Y+23	; 0x17
    4bb2:	98 8d       	ldd	r25, Y+24	; 0x18
    4bb4:	20 e0       	ldi	r18, 0x00	; 0
    4bb6:	30 e0       	ldi	r19, 0x00	; 0
    4bb8:	40 e8       	ldi	r20, 0x80	; 128
    4bba:	5f e3       	ldi	r21, 0x3F	; 63
    4bbc:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4bc0:	88 23       	and	r24, r24
    4bc2:	2c f4       	brge	.+10     	; 0x4bce <LCD_vidSendCommand+0x92>
		__ticks = 1;
    4bc4:	81 e0       	ldi	r24, 0x01	; 1
    4bc6:	90 e0       	ldi	r25, 0x00	; 0
    4bc8:	9c 8b       	std	Y+20, r25	; 0x14
    4bca:	8b 8b       	std	Y+19, r24	; 0x13
    4bcc:	3f c0       	rjmp	.+126    	; 0x4c4c <LCD_vidSendCommand+0x110>
	else if (__tmp > 65535)
    4bce:	6d 89       	ldd	r22, Y+21	; 0x15
    4bd0:	7e 89       	ldd	r23, Y+22	; 0x16
    4bd2:	8f 89       	ldd	r24, Y+23	; 0x17
    4bd4:	98 8d       	ldd	r25, Y+24	; 0x18
    4bd6:	20 e0       	ldi	r18, 0x00	; 0
    4bd8:	3f ef       	ldi	r19, 0xFF	; 255
    4bda:	4f e7       	ldi	r20, 0x7F	; 127
    4bdc:	57 e4       	ldi	r21, 0x47	; 71
    4bde:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4be2:	18 16       	cp	r1, r24
    4be4:	4c f5       	brge	.+82     	; 0x4c38 <LCD_vidSendCommand+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4be6:	69 8d       	ldd	r22, Y+25	; 0x19
    4be8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4bea:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4bec:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4bee:	20 e0       	ldi	r18, 0x00	; 0
    4bf0:	30 e0       	ldi	r19, 0x00	; 0
    4bf2:	40 e2       	ldi	r20, 0x20	; 32
    4bf4:	51 e4       	ldi	r21, 0x41	; 65
    4bf6:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4bfa:	dc 01       	movw	r26, r24
    4bfc:	cb 01       	movw	r24, r22
    4bfe:	bc 01       	movw	r22, r24
    4c00:	cd 01       	movw	r24, r26
    4c02:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4c06:	dc 01       	movw	r26, r24
    4c08:	cb 01       	movw	r24, r22
    4c0a:	9c 8b       	std	Y+20, r25	; 0x14
    4c0c:	8b 8b       	std	Y+19, r24	; 0x13
    4c0e:	0f c0       	rjmp	.+30     	; 0x4c2e <LCD_vidSendCommand+0xf2>
    4c10:	80 e9       	ldi	r24, 0x90	; 144
    4c12:	91 e0       	ldi	r25, 0x01	; 1
    4c14:	9a 8b       	std	Y+18, r25	; 0x12
    4c16:	89 8b       	std	Y+17, r24	; 0x11
    4c18:	89 89       	ldd	r24, Y+17	; 0x11
    4c1a:	9a 89       	ldd	r25, Y+18	; 0x12
    4c1c:	01 97       	sbiw	r24, 0x01	; 1
    4c1e:	f1 f7       	brne	.-4      	; 0x4c1c <LCD_vidSendCommand+0xe0>
    4c20:	9a 8b       	std	Y+18, r25	; 0x12
    4c22:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4c24:	8b 89       	ldd	r24, Y+19	; 0x13
    4c26:	9c 89       	ldd	r25, Y+20	; 0x14
    4c28:	01 97       	sbiw	r24, 0x01	; 1
    4c2a:	9c 8b       	std	Y+20, r25	; 0x14
    4c2c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4c2e:	8b 89       	ldd	r24, Y+19	; 0x13
    4c30:	9c 89       	ldd	r25, Y+20	; 0x14
    4c32:	00 97       	sbiw	r24, 0x00	; 0
    4c34:	69 f7       	brne	.-38     	; 0x4c10 <LCD_vidSendCommand+0xd4>
    4c36:	14 c0       	rjmp	.+40     	; 0x4c60 <LCD_vidSendCommand+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4c38:	6d 89       	ldd	r22, Y+21	; 0x15
    4c3a:	7e 89       	ldd	r23, Y+22	; 0x16
    4c3c:	8f 89       	ldd	r24, Y+23	; 0x17
    4c3e:	98 8d       	ldd	r25, Y+24	; 0x18
    4c40:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4c44:	dc 01       	movw	r26, r24
    4c46:	cb 01       	movw	r24, r22
    4c48:	9c 8b       	std	Y+20, r25	; 0x14
    4c4a:	8b 8b       	std	Y+19, r24	; 0x13
    4c4c:	8b 89       	ldd	r24, Y+19	; 0x13
    4c4e:	9c 89       	ldd	r25, Y+20	; 0x14
    4c50:	98 8b       	std	Y+16, r25	; 0x10
    4c52:	8f 87       	std	Y+15, r24	; 0x0f
    4c54:	8f 85       	ldd	r24, Y+15	; 0x0f
    4c56:	98 89       	ldd	r25, Y+16	; 0x10
    4c58:	01 97       	sbiw	r24, 0x01	; 1
    4c5a:	f1 f7       	brne	.-4      	; 0x4c58 <LCD_vidSendCommand+0x11c>
    4c5c:	98 8b       	std	Y+16, r25	; 0x10
    4c5e:	8f 87       	std	Y+15, r24	; 0x0f

	/* Wait for E to settle */
	_delay_ms(5);

	/* Set E to HIGH */
	DIO_enuWritePin(LCD_EN, DIO_HIGH);
    4c60:	85 e1       	ldi	r24, 0x15	; 21
    4c62:	61 e0       	ldi	r22, 0x01	; 1
    4c64:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    4c68:	80 e0       	ldi	r24, 0x00	; 0
    4c6a:	90 e0       	ldi	r25, 0x00	; 0
    4c6c:	a0 e2       	ldi	r26, 0x20	; 32
    4c6e:	b1 e4       	ldi	r27, 0x41	; 65
    4c70:	8b 87       	std	Y+11, r24	; 0x0b
    4c72:	9c 87       	std	Y+12, r25	; 0x0c
    4c74:	ad 87       	std	Y+13, r26	; 0x0d
    4c76:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4c78:	6b 85       	ldd	r22, Y+11	; 0x0b
    4c7a:	7c 85       	ldd	r23, Y+12	; 0x0c
    4c7c:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c7e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4c80:	20 e0       	ldi	r18, 0x00	; 0
    4c82:	30 e0       	ldi	r19, 0x00	; 0
    4c84:	4a e7       	ldi	r20, 0x7A	; 122
    4c86:	55 e4       	ldi	r21, 0x45	; 69
    4c88:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4c8c:	dc 01       	movw	r26, r24
    4c8e:	cb 01       	movw	r24, r22
    4c90:	8f 83       	std	Y+7, r24	; 0x07
    4c92:	98 87       	std	Y+8, r25	; 0x08
    4c94:	a9 87       	std	Y+9, r26	; 0x09
    4c96:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4c98:	6f 81       	ldd	r22, Y+7	; 0x07
    4c9a:	78 85       	ldd	r23, Y+8	; 0x08
    4c9c:	89 85       	ldd	r24, Y+9	; 0x09
    4c9e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4ca0:	20 e0       	ldi	r18, 0x00	; 0
    4ca2:	30 e0       	ldi	r19, 0x00	; 0
    4ca4:	40 e8       	ldi	r20, 0x80	; 128
    4ca6:	5f e3       	ldi	r21, 0x3F	; 63
    4ca8:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4cac:	88 23       	and	r24, r24
    4cae:	2c f4       	brge	.+10     	; 0x4cba <LCD_vidSendCommand+0x17e>
		__ticks = 1;
    4cb0:	81 e0       	ldi	r24, 0x01	; 1
    4cb2:	90 e0       	ldi	r25, 0x00	; 0
    4cb4:	9e 83       	std	Y+6, r25	; 0x06
    4cb6:	8d 83       	std	Y+5, r24	; 0x05
    4cb8:	3f c0       	rjmp	.+126    	; 0x4d38 <LCD_vidSendCommand+0x1fc>
	else if (__tmp > 65535)
    4cba:	6f 81       	ldd	r22, Y+7	; 0x07
    4cbc:	78 85       	ldd	r23, Y+8	; 0x08
    4cbe:	89 85       	ldd	r24, Y+9	; 0x09
    4cc0:	9a 85       	ldd	r25, Y+10	; 0x0a
    4cc2:	20 e0       	ldi	r18, 0x00	; 0
    4cc4:	3f ef       	ldi	r19, 0xFF	; 255
    4cc6:	4f e7       	ldi	r20, 0x7F	; 127
    4cc8:	57 e4       	ldi	r21, 0x47	; 71
    4cca:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4cce:	18 16       	cp	r1, r24
    4cd0:	4c f5       	brge	.+82     	; 0x4d24 <LCD_vidSendCommand+0x1e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4cd2:	6b 85       	ldd	r22, Y+11	; 0x0b
    4cd4:	7c 85       	ldd	r23, Y+12	; 0x0c
    4cd6:	8d 85       	ldd	r24, Y+13	; 0x0d
    4cd8:	9e 85       	ldd	r25, Y+14	; 0x0e
    4cda:	20 e0       	ldi	r18, 0x00	; 0
    4cdc:	30 e0       	ldi	r19, 0x00	; 0
    4cde:	40 e2       	ldi	r20, 0x20	; 32
    4ce0:	51 e4       	ldi	r21, 0x41	; 65
    4ce2:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4ce6:	dc 01       	movw	r26, r24
    4ce8:	cb 01       	movw	r24, r22
    4cea:	bc 01       	movw	r22, r24
    4cec:	cd 01       	movw	r24, r26
    4cee:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4cf2:	dc 01       	movw	r26, r24
    4cf4:	cb 01       	movw	r24, r22
    4cf6:	9e 83       	std	Y+6, r25	; 0x06
    4cf8:	8d 83       	std	Y+5, r24	; 0x05
    4cfa:	0f c0       	rjmp	.+30     	; 0x4d1a <LCD_vidSendCommand+0x1de>
    4cfc:	80 e9       	ldi	r24, 0x90	; 144
    4cfe:	91 e0       	ldi	r25, 0x01	; 1
    4d00:	9c 83       	std	Y+4, r25	; 0x04
    4d02:	8b 83       	std	Y+3, r24	; 0x03
    4d04:	8b 81       	ldd	r24, Y+3	; 0x03
    4d06:	9c 81       	ldd	r25, Y+4	; 0x04
    4d08:	01 97       	sbiw	r24, 0x01	; 1
    4d0a:	f1 f7       	brne	.-4      	; 0x4d08 <LCD_vidSendCommand+0x1cc>
    4d0c:	9c 83       	std	Y+4, r25	; 0x04
    4d0e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4d10:	8d 81       	ldd	r24, Y+5	; 0x05
    4d12:	9e 81       	ldd	r25, Y+6	; 0x06
    4d14:	01 97       	sbiw	r24, 0x01	; 1
    4d16:	9e 83       	std	Y+6, r25	; 0x06
    4d18:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4d1a:	8d 81       	ldd	r24, Y+5	; 0x05
    4d1c:	9e 81       	ldd	r25, Y+6	; 0x06
    4d1e:	00 97       	sbiw	r24, 0x00	; 0
    4d20:	69 f7       	brne	.-38     	; 0x4cfc <LCD_vidSendCommand+0x1c0>
    4d22:	14 c0       	rjmp	.+40     	; 0x4d4c <LCD_vidSendCommand+0x210>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4d24:	6f 81       	ldd	r22, Y+7	; 0x07
    4d26:	78 85       	ldd	r23, Y+8	; 0x08
    4d28:	89 85       	ldd	r24, Y+9	; 0x09
    4d2a:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d2c:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4d30:	dc 01       	movw	r26, r24
    4d32:	cb 01       	movw	r24, r22
    4d34:	9e 83       	std	Y+6, r25	; 0x06
    4d36:	8d 83       	std	Y+5, r24	; 0x05
    4d38:	8d 81       	ldd	r24, Y+5	; 0x05
    4d3a:	9e 81       	ldd	r25, Y+6	; 0x06
    4d3c:	9a 83       	std	Y+2, r25	; 0x02
    4d3e:	89 83       	std	Y+1, r24	; 0x01
    4d40:	89 81       	ldd	r24, Y+1	; 0x01
    4d42:	9a 81       	ldd	r25, Y+2	; 0x02
    4d44:	01 97       	sbiw	r24, 0x01	; 1
    4d46:	f1 f7       	brne	.-4      	; 0x4d44 <LCD_vidSendCommand+0x208>
    4d48:	9a 83       	std	Y+2, r25	; 0x02
    4d4a:	89 83       	std	Y+1, r24	; 0x01

	/* Delay for 10ms to let the LCD execute command */
	_delay_ms(10);

}
    4d4c:	6d 96       	adiw	r28, 0x1d	; 29
    4d4e:	0f b6       	in	r0, 0x3f	; 63
    4d50:	f8 94       	cli
    4d52:	de bf       	out	0x3e, r29	; 62
    4d54:	0f be       	out	0x3f, r0	; 63
    4d56:	cd bf       	out	0x3d, r28	; 61
    4d58:	cf 91       	pop	r28
    4d5a:	df 91       	pop	r29
    4d5c:	08 95       	ret

00004d5e <LCD_vidWriteCharctr>:
/* Description! Interface to write character on LCD screen                             */
/* Input      ! Data to send                                                           */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidWriteCharctr(u8 u8DataCpy)
{
    4d5e:	df 93       	push	r29
    4d60:	cf 93       	push	r28
    4d62:	cd b7       	in	r28, 0x3d	; 61
    4d64:	de b7       	in	r29, 0x3e	; 62
    4d66:	6d 97       	sbiw	r28, 0x1d	; 29
    4d68:	0f b6       	in	r0, 0x3f	; 63
    4d6a:	f8 94       	cli
    4d6c:	de bf       	out	0x3e, r29	; 62
    4d6e:	0f be       	out	0x3f, r0	; 63
    4d70:	cd bf       	out	0x3d, r28	; 61
    4d72:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Set RS to HIG */
	DIO_enuWritePin(LCD_RS, DIO_HIGH);
    4d74:	87 e1       	ldi	r24, 0x17	; 23
    4d76:	61 e0       	ldi	r22, 0x01	; 1
    4d78:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>

	/* Set R/W to LOW */
	DIO_enuWritePin(LCD_RW, DIO_LOW);
    4d7c:	86 e1       	ldi	r24, 0x16	; 22
    4d7e:	60 e0       	ldi	r22, 0x00	; 0
    4d80:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>

	/* Set E to HIGH */
	DIO_enuWritePin(LCD_EN, DIO_HIGH);
    4d84:	85 e1       	ldi	r24, 0x15	; 21
    4d86:	61 e0       	ldi	r22, 0x01	; 1
    4d88:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>

	/* Load Command on Data bus */
	PutOnLCD(REG, u8DataCpy);
    4d8c:	88 e8       	ldi	r24, 0x88	; 136
    4d8e:	91 e0       	ldi	r25, 0x01	; 1
    4d90:	6d 8d       	ldd	r22, Y+29	; 0x1d
    4d92:	0e 94 37 22 	call	0x446e	; 0x446e <PutOnLCD>

	/* Set E to LOW */
	DIO_enuWritePin(LCD_EN, DIO_LOW);
    4d96:	85 e1       	ldi	r24, 0x15	; 21
    4d98:	60 e0       	ldi	r22, 0x00	; 0
    4d9a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    4d9e:	80 e0       	ldi	r24, 0x00	; 0
    4da0:	90 e0       	ldi	r25, 0x00	; 0
    4da2:	a0 ea       	ldi	r26, 0xA0	; 160
    4da4:	b0 e4       	ldi	r27, 0x40	; 64
    4da6:	89 8f       	std	Y+25, r24	; 0x19
    4da8:	9a 8f       	std	Y+26, r25	; 0x1a
    4daa:	ab 8f       	std	Y+27, r26	; 0x1b
    4dac:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4dae:	69 8d       	ldd	r22, Y+25	; 0x19
    4db0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4db2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4db4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4db6:	20 e0       	ldi	r18, 0x00	; 0
    4db8:	30 e0       	ldi	r19, 0x00	; 0
    4dba:	4a e7       	ldi	r20, 0x7A	; 122
    4dbc:	55 e4       	ldi	r21, 0x45	; 69
    4dbe:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4dc2:	dc 01       	movw	r26, r24
    4dc4:	cb 01       	movw	r24, r22
    4dc6:	8d 8b       	std	Y+21, r24	; 0x15
    4dc8:	9e 8b       	std	Y+22, r25	; 0x16
    4dca:	af 8b       	std	Y+23, r26	; 0x17
    4dcc:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4dce:	6d 89       	ldd	r22, Y+21	; 0x15
    4dd0:	7e 89       	ldd	r23, Y+22	; 0x16
    4dd2:	8f 89       	ldd	r24, Y+23	; 0x17
    4dd4:	98 8d       	ldd	r25, Y+24	; 0x18
    4dd6:	20 e0       	ldi	r18, 0x00	; 0
    4dd8:	30 e0       	ldi	r19, 0x00	; 0
    4dda:	40 e8       	ldi	r20, 0x80	; 128
    4ddc:	5f e3       	ldi	r21, 0x3F	; 63
    4dde:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4de2:	88 23       	and	r24, r24
    4de4:	2c f4       	brge	.+10     	; 0x4df0 <LCD_vidWriteCharctr+0x92>
		__ticks = 1;
    4de6:	81 e0       	ldi	r24, 0x01	; 1
    4de8:	90 e0       	ldi	r25, 0x00	; 0
    4dea:	9c 8b       	std	Y+20, r25	; 0x14
    4dec:	8b 8b       	std	Y+19, r24	; 0x13
    4dee:	3f c0       	rjmp	.+126    	; 0x4e6e <LCD_vidWriteCharctr+0x110>
	else if (__tmp > 65535)
    4df0:	6d 89       	ldd	r22, Y+21	; 0x15
    4df2:	7e 89       	ldd	r23, Y+22	; 0x16
    4df4:	8f 89       	ldd	r24, Y+23	; 0x17
    4df6:	98 8d       	ldd	r25, Y+24	; 0x18
    4df8:	20 e0       	ldi	r18, 0x00	; 0
    4dfa:	3f ef       	ldi	r19, 0xFF	; 255
    4dfc:	4f e7       	ldi	r20, 0x7F	; 127
    4dfe:	57 e4       	ldi	r21, 0x47	; 71
    4e00:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4e04:	18 16       	cp	r1, r24
    4e06:	4c f5       	brge	.+82     	; 0x4e5a <LCD_vidWriteCharctr+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4e08:	69 8d       	ldd	r22, Y+25	; 0x19
    4e0a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4e0c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4e0e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4e10:	20 e0       	ldi	r18, 0x00	; 0
    4e12:	30 e0       	ldi	r19, 0x00	; 0
    4e14:	40 e2       	ldi	r20, 0x20	; 32
    4e16:	51 e4       	ldi	r21, 0x41	; 65
    4e18:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4e1c:	dc 01       	movw	r26, r24
    4e1e:	cb 01       	movw	r24, r22
    4e20:	bc 01       	movw	r22, r24
    4e22:	cd 01       	movw	r24, r26
    4e24:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4e28:	dc 01       	movw	r26, r24
    4e2a:	cb 01       	movw	r24, r22
    4e2c:	9c 8b       	std	Y+20, r25	; 0x14
    4e2e:	8b 8b       	std	Y+19, r24	; 0x13
    4e30:	0f c0       	rjmp	.+30     	; 0x4e50 <LCD_vidWriteCharctr+0xf2>
    4e32:	80 e9       	ldi	r24, 0x90	; 144
    4e34:	91 e0       	ldi	r25, 0x01	; 1
    4e36:	9a 8b       	std	Y+18, r25	; 0x12
    4e38:	89 8b       	std	Y+17, r24	; 0x11
    4e3a:	89 89       	ldd	r24, Y+17	; 0x11
    4e3c:	9a 89       	ldd	r25, Y+18	; 0x12
    4e3e:	01 97       	sbiw	r24, 0x01	; 1
    4e40:	f1 f7       	brne	.-4      	; 0x4e3e <LCD_vidWriteCharctr+0xe0>
    4e42:	9a 8b       	std	Y+18, r25	; 0x12
    4e44:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4e46:	8b 89       	ldd	r24, Y+19	; 0x13
    4e48:	9c 89       	ldd	r25, Y+20	; 0x14
    4e4a:	01 97       	sbiw	r24, 0x01	; 1
    4e4c:	9c 8b       	std	Y+20, r25	; 0x14
    4e4e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4e50:	8b 89       	ldd	r24, Y+19	; 0x13
    4e52:	9c 89       	ldd	r25, Y+20	; 0x14
    4e54:	00 97       	sbiw	r24, 0x00	; 0
    4e56:	69 f7       	brne	.-38     	; 0x4e32 <LCD_vidWriteCharctr+0xd4>
    4e58:	14 c0       	rjmp	.+40     	; 0x4e82 <LCD_vidWriteCharctr+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4e5a:	6d 89       	ldd	r22, Y+21	; 0x15
    4e5c:	7e 89       	ldd	r23, Y+22	; 0x16
    4e5e:	8f 89       	ldd	r24, Y+23	; 0x17
    4e60:	98 8d       	ldd	r25, Y+24	; 0x18
    4e62:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4e66:	dc 01       	movw	r26, r24
    4e68:	cb 01       	movw	r24, r22
    4e6a:	9c 8b       	std	Y+20, r25	; 0x14
    4e6c:	8b 8b       	std	Y+19, r24	; 0x13
    4e6e:	8b 89       	ldd	r24, Y+19	; 0x13
    4e70:	9c 89       	ldd	r25, Y+20	; 0x14
    4e72:	98 8b       	std	Y+16, r25	; 0x10
    4e74:	8f 87       	std	Y+15, r24	; 0x0f
    4e76:	8f 85       	ldd	r24, Y+15	; 0x0f
    4e78:	98 89       	ldd	r25, Y+16	; 0x10
    4e7a:	01 97       	sbiw	r24, 0x01	; 1
    4e7c:	f1 f7       	brne	.-4      	; 0x4e7a <LCD_vidWriteCharctr+0x11c>
    4e7e:	98 8b       	std	Y+16, r25	; 0x10
    4e80:	8f 87       	std	Y+15, r24	; 0x0f

	/* Wait for E to settle */
	_delay_ms(5);

	/* Set E to HIGH */
	DIO_enuWritePin(LCD_EN, DIO_HIGH);
    4e82:	85 e1       	ldi	r24, 0x15	; 21
    4e84:	61 e0       	ldi	r22, 0x01	; 1
    4e86:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    4e8a:	80 e0       	ldi	r24, 0x00	; 0
    4e8c:	90 e0       	ldi	r25, 0x00	; 0
    4e8e:	a0 e2       	ldi	r26, 0x20	; 32
    4e90:	b1 e4       	ldi	r27, 0x41	; 65
    4e92:	8b 87       	std	Y+11, r24	; 0x0b
    4e94:	9c 87       	std	Y+12, r25	; 0x0c
    4e96:	ad 87       	std	Y+13, r26	; 0x0d
    4e98:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4e9a:	6b 85       	ldd	r22, Y+11	; 0x0b
    4e9c:	7c 85       	ldd	r23, Y+12	; 0x0c
    4e9e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4ea0:	9e 85       	ldd	r25, Y+14	; 0x0e
    4ea2:	20 e0       	ldi	r18, 0x00	; 0
    4ea4:	30 e0       	ldi	r19, 0x00	; 0
    4ea6:	4a e7       	ldi	r20, 0x7A	; 122
    4ea8:	55 e4       	ldi	r21, 0x45	; 69
    4eaa:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4eae:	dc 01       	movw	r26, r24
    4eb0:	cb 01       	movw	r24, r22
    4eb2:	8f 83       	std	Y+7, r24	; 0x07
    4eb4:	98 87       	std	Y+8, r25	; 0x08
    4eb6:	a9 87       	std	Y+9, r26	; 0x09
    4eb8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4eba:	6f 81       	ldd	r22, Y+7	; 0x07
    4ebc:	78 85       	ldd	r23, Y+8	; 0x08
    4ebe:	89 85       	ldd	r24, Y+9	; 0x09
    4ec0:	9a 85       	ldd	r25, Y+10	; 0x0a
    4ec2:	20 e0       	ldi	r18, 0x00	; 0
    4ec4:	30 e0       	ldi	r19, 0x00	; 0
    4ec6:	40 e8       	ldi	r20, 0x80	; 128
    4ec8:	5f e3       	ldi	r21, 0x3F	; 63
    4eca:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4ece:	88 23       	and	r24, r24
    4ed0:	2c f4       	brge	.+10     	; 0x4edc <LCD_vidWriteCharctr+0x17e>
		__ticks = 1;
    4ed2:	81 e0       	ldi	r24, 0x01	; 1
    4ed4:	90 e0       	ldi	r25, 0x00	; 0
    4ed6:	9e 83       	std	Y+6, r25	; 0x06
    4ed8:	8d 83       	std	Y+5, r24	; 0x05
    4eda:	3f c0       	rjmp	.+126    	; 0x4f5a <LCD_vidWriteCharctr+0x1fc>
	else if (__tmp > 65535)
    4edc:	6f 81       	ldd	r22, Y+7	; 0x07
    4ede:	78 85       	ldd	r23, Y+8	; 0x08
    4ee0:	89 85       	ldd	r24, Y+9	; 0x09
    4ee2:	9a 85       	ldd	r25, Y+10	; 0x0a
    4ee4:	20 e0       	ldi	r18, 0x00	; 0
    4ee6:	3f ef       	ldi	r19, 0xFF	; 255
    4ee8:	4f e7       	ldi	r20, 0x7F	; 127
    4eea:	57 e4       	ldi	r21, 0x47	; 71
    4eec:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4ef0:	18 16       	cp	r1, r24
    4ef2:	4c f5       	brge	.+82     	; 0x4f46 <LCD_vidWriteCharctr+0x1e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4ef4:	6b 85       	ldd	r22, Y+11	; 0x0b
    4ef6:	7c 85       	ldd	r23, Y+12	; 0x0c
    4ef8:	8d 85       	ldd	r24, Y+13	; 0x0d
    4efa:	9e 85       	ldd	r25, Y+14	; 0x0e
    4efc:	20 e0       	ldi	r18, 0x00	; 0
    4efe:	30 e0       	ldi	r19, 0x00	; 0
    4f00:	40 e2       	ldi	r20, 0x20	; 32
    4f02:	51 e4       	ldi	r21, 0x41	; 65
    4f04:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4f08:	dc 01       	movw	r26, r24
    4f0a:	cb 01       	movw	r24, r22
    4f0c:	bc 01       	movw	r22, r24
    4f0e:	cd 01       	movw	r24, r26
    4f10:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4f14:	dc 01       	movw	r26, r24
    4f16:	cb 01       	movw	r24, r22
    4f18:	9e 83       	std	Y+6, r25	; 0x06
    4f1a:	8d 83       	std	Y+5, r24	; 0x05
    4f1c:	0f c0       	rjmp	.+30     	; 0x4f3c <LCD_vidWriteCharctr+0x1de>
    4f1e:	80 e9       	ldi	r24, 0x90	; 144
    4f20:	91 e0       	ldi	r25, 0x01	; 1
    4f22:	9c 83       	std	Y+4, r25	; 0x04
    4f24:	8b 83       	std	Y+3, r24	; 0x03
    4f26:	8b 81       	ldd	r24, Y+3	; 0x03
    4f28:	9c 81       	ldd	r25, Y+4	; 0x04
    4f2a:	01 97       	sbiw	r24, 0x01	; 1
    4f2c:	f1 f7       	brne	.-4      	; 0x4f2a <LCD_vidWriteCharctr+0x1cc>
    4f2e:	9c 83       	std	Y+4, r25	; 0x04
    4f30:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4f32:	8d 81       	ldd	r24, Y+5	; 0x05
    4f34:	9e 81       	ldd	r25, Y+6	; 0x06
    4f36:	01 97       	sbiw	r24, 0x01	; 1
    4f38:	9e 83       	std	Y+6, r25	; 0x06
    4f3a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4f3c:	8d 81       	ldd	r24, Y+5	; 0x05
    4f3e:	9e 81       	ldd	r25, Y+6	; 0x06
    4f40:	00 97       	sbiw	r24, 0x00	; 0
    4f42:	69 f7       	brne	.-38     	; 0x4f1e <LCD_vidWriteCharctr+0x1c0>
    4f44:	14 c0       	rjmp	.+40     	; 0x4f6e <LCD_vidWriteCharctr+0x210>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4f46:	6f 81       	ldd	r22, Y+7	; 0x07
    4f48:	78 85       	ldd	r23, Y+8	; 0x08
    4f4a:	89 85       	ldd	r24, Y+9	; 0x09
    4f4c:	9a 85       	ldd	r25, Y+10	; 0x0a
    4f4e:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4f52:	dc 01       	movw	r26, r24
    4f54:	cb 01       	movw	r24, r22
    4f56:	9e 83       	std	Y+6, r25	; 0x06
    4f58:	8d 83       	std	Y+5, r24	; 0x05
    4f5a:	8d 81       	ldd	r24, Y+5	; 0x05
    4f5c:	9e 81       	ldd	r25, Y+6	; 0x06
    4f5e:	9a 83       	std	Y+2, r25	; 0x02
    4f60:	89 83       	std	Y+1, r24	; 0x01
    4f62:	89 81       	ldd	r24, Y+1	; 0x01
    4f64:	9a 81       	ldd	r25, Y+2	; 0x02
    4f66:	01 97       	sbiw	r24, 0x01	; 1
    4f68:	f1 f7       	brne	.-4      	; 0x4f66 <LCD_vidWriteCharctr+0x208>
    4f6a:	9a 83       	std	Y+2, r25	; 0x02
    4f6c:	89 83       	std	Y+1, r24	; 0x01

	/* Delay to let the LCD Display the character */
	_delay_ms(10);

}
    4f6e:	6d 96       	adiw	r28, 0x1d	; 29
    4f70:	0f b6       	in	r0, 0x3f	; 63
    4f72:	f8 94       	cli
    4f74:	de bf       	out	0x3e, r29	; 62
    4f76:	0f be       	out	0x3f, r0	; 63
    4f78:	cd bf       	out	0x3d, r28	; 61
    4f7a:	cf 91       	pop	r28
    4f7c:	df 91       	pop	r29
    4f7e:	08 95       	ret

00004f80 <LCD_vidWriteString>:
/* Description! Interface to write string on LCD screen                                */
/* Input      ! Pointer to the string                                                  */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidWriteString (u8* pu8StringCpy, u8 u8Index)
{
    4f80:	df 93       	push	r29
    4f82:	cf 93       	push	r28
    4f84:	cd b7       	in	r28, 0x3d	; 61
    4f86:	de b7       	in	r29, 0x3e	; 62
    4f88:	62 97       	sbiw	r28, 0x12	; 18
    4f8a:	0f b6       	in	r0, 0x3f	; 63
    4f8c:	f8 94       	cli
    4f8e:	de bf       	out	0x3e, r29	; 62
    4f90:	0f be       	out	0x3f, r0	; 63
    4f92:	cd bf       	out	0x3d, r28	; 61
    4f94:	99 8b       	std	Y+17, r25	; 0x11
    4f96:	88 8b       	std	Y+16, r24	; 0x10
    4f98:	6a 8b       	std	Y+18, r22	; 0x12

//	/* Local loop index */
//	u8 u8Index = 0;
	u8 iteration=0;
    4f9a:	1f 86       	std	Y+15, r1	; 0x0f
//	while (pu8StringCpy[u8Index] != '\0')
	for (iteration=0; iteration<u8Index ; iteration++)
    4f9c:	1f 86       	std	Y+15, r1	; 0x0f
    4f9e:	80 c0       	rjmp	.+256    	; 0x50a0 <LCD_vidWriteString+0x120>
	{

		/* Write Character on LCD */
		LCD_vidWriteCharctr(pu8StringCpy[iteration]);
    4fa0:	8f 85       	ldd	r24, Y+15	; 0x0f
    4fa2:	28 2f       	mov	r18, r24
    4fa4:	30 e0       	ldi	r19, 0x00	; 0
    4fa6:	88 89       	ldd	r24, Y+16	; 0x10
    4fa8:	99 89       	ldd	r25, Y+17	; 0x11
    4faa:	fc 01       	movw	r30, r24
    4fac:	e2 0f       	add	r30, r18
    4fae:	f3 1f       	adc	r31, r19
    4fb0:	80 81       	ld	r24, Z
    4fb2:	0e 94 af 26 	call	0x4d5e	; 0x4d5e <LCD_vidWriteCharctr>
    4fb6:	80 e0       	ldi	r24, 0x00	; 0
    4fb8:	90 e0       	ldi	r25, 0x00	; 0
    4fba:	a0 e0       	ldi	r26, 0x00	; 0
    4fbc:	b0 e4       	ldi	r27, 0x40	; 64
    4fbe:	8b 87       	std	Y+11, r24	; 0x0b
    4fc0:	9c 87       	std	Y+12, r25	; 0x0c
    4fc2:	ad 87       	std	Y+13, r26	; 0x0d
    4fc4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4fc6:	6b 85       	ldd	r22, Y+11	; 0x0b
    4fc8:	7c 85       	ldd	r23, Y+12	; 0x0c
    4fca:	8d 85       	ldd	r24, Y+13	; 0x0d
    4fcc:	9e 85       	ldd	r25, Y+14	; 0x0e
    4fce:	20 e0       	ldi	r18, 0x00	; 0
    4fd0:	30 e0       	ldi	r19, 0x00	; 0
    4fd2:	4a e7       	ldi	r20, 0x7A	; 122
    4fd4:	55 e4       	ldi	r21, 0x45	; 69
    4fd6:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4fda:	dc 01       	movw	r26, r24
    4fdc:	cb 01       	movw	r24, r22
    4fde:	8f 83       	std	Y+7, r24	; 0x07
    4fe0:	98 87       	std	Y+8, r25	; 0x08
    4fe2:	a9 87       	std	Y+9, r26	; 0x09
    4fe4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4fe6:	6f 81       	ldd	r22, Y+7	; 0x07
    4fe8:	78 85       	ldd	r23, Y+8	; 0x08
    4fea:	89 85       	ldd	r24, Y+9	; 0x09
    4fec:	9a 85       	ldd	r25, Y+10	; 0x0a
    4fee:	20 e0       	ldi	r18, 0x00	; 0
    4ff0:	30 e0       	ldi	r19, 0x00	; 0
    4ff2:	40 e8       	ldi	r20, 0x80	; 128
    4ff4:	5f e3       	ldi	r21, 0x3F	; 63
    4ff6:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4ffa:	88 23       	and	r24, r24
    4ffc:	2c f4       	brge	.+10     	; 0x5008 <LCD_vidWriteString+0x88>
		__ticks = 1;
    4ffe:	81 e0       	ldi	r24, 0x01	; 1
    5000:	90 e0       	ldi	r25, 0x00	; 0
    5002:	9e 83       	std	Y+6, r25	; 0x06
    5004:	8d 83       	std	Y+5, r24	; 0x05
    5006:	3f c0       	rjmp	.+126    	; 0x5086 <LCD_vidWriteString+0x106>
	else if (__tmp > 65535)
    5008:	6f 81       	ldd	r22, Y+7	; 0x07
    500a:	78 85       	ldd	r23, Y+8	; 0x08
    500c:	89 85       	ldd	r24, Y+9	; 0x09
    500e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5010:	20 e0       	ldi	r18, 0x00	; 0
    5012:	3f ef       	ldi	r19, 0xFF	; 255
    5014:	4f e7       	ldi	r20, 0x7F	; 127
    5016:	57 e4       	ldi	r21, 0x47	; 71
    5018:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    501c:	18 16       	cp	r1, r24
    501e:	4c f5       	brge	.+82     	; 0x5072 <LCD_vidWriteString+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5020:	6b 85       	ldd	r22, Y+11	; 0x0b
    5022:	7c 85       	ldd	r23, Y+12	; 0x0c
    5024:	8d 85       	ldd	r24, Y+13	; 0x0d
    5026:	9e 85       	ldd	r25, Y+14	; 0x0e
    5028:	20 e0       	ldi	r18, 0x00	; 0
    502a:	30 e0       	ldi	r19, 0x00	; 0
    502c:	40 e2       	ldi	r20, 0x20	; 32
    502e:	51 e4       	ldi	r21, 0x41	; 65
    5030:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    5034:	dc 01       	movw	r26, r24
    5036:	cb 01       	movw	r24, r22
    5038:	bc 01       	movw	r22, r24
    503a:	cd 01       	movw	r24, r26
    503c:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    5040:	dc 01       	movw	r26, r24
    5042:	cb 01       	movw	r24, r22
    5044:	9e 83       	std	Y+6, r25	; 0x06
    5046:	8d 83       	std	Y+5, r24	; 0x05
    5048:	0f c0       	rjmp	.+30     	; 0x5068 <LCD_vidWriteString+0xe8>
    504a:	80 e9       	ldi	r24, 0x90	; 144
    504c:	91 e0       	ldi	r25, 0x01	; 1
    504e:	9c 83       	std	Y+4, r25	; 0x04
    5050:	8b 83       	std	Y+3, r24	; 0x03
    5052:	8b 81       	ldd	r24, Y+3	; 0x03
    5054:	9c 81       	ldd	r25, Y+4	; 0x04
    5056:	01 97       	sbiw	r24, 0x01	; 1
    5058:	f1 f7       	brne	.-4      	; 0x5056 <LCD_vidWriteString+0xd6>
    505a:	9c 83       	std	Y+4, r25	; 0x04
    505c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    505e:	8d 81       	ldd	r24, Y+5	; 0x05
    5060:	9e 81       	ldd	r25, Y+6	; 0x06
    5062:	01 97       	sbiw	r24, 0x01	; 1
    5064:	9e 83       	std	Y+6, r25	; 0x06
    5066:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5068:	8d 81       	ldd	r24, Y+5	; 0x05
    506a:	9e 81       	ldd	r25, Y+6	; 0x06
    506c:	00 97       	sbiw	r24, 0x00	; 0
    506e:	69 f7       	brne	.-38     	; 0x504a <LCD_vidWriteString+0xca>
    5070:	14 c0       	rjmp	.+40     	; 0x509a <LCD_vidWriteString+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5072:	6f 81       	ldd	r22, Y+7	; 0x07
    5074:	78 85       	ldd	r23, Y+8	; 0x08
    5076:	89 85       	ldd	r24, Y+9	; 0x09
    5078:	9a 85       	ldd	r25, Y+10	; 0x0a
    507a:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    507e:	dc 01       	movw	r26, r24
    5080:	cb 01       	movw	r24, r22
    5082:	9e 83       	std	Y+6, r25	; 0x06
    5084:	8d 83       	std	Y+5, r24	; 0x05
    5086:	8d 81       	ldd	r24, Y+5	; 0x05
    5088:	9e 81       	ldd	r25, Y+6	; 0x06
    508a:	9a 83       	std	Y+2, r25	; 0x02
    508c:	89 83       	std	Y+1, r24	; 0x01
    508e:	89 81       	ldd	r24, Y+1	; 0x01
    5090:	9a 81       	ldd	r25, Y+2	; 0x02
    5092:	01 97       	sbiw	r24, 0x01	; 1
    5094:	f1 f7       	brne	.-4      	; 0x5092 <LCD_vidWriteString+0x112>
    5096:	9a 83       	std	Y+2, r25	; 0x02
    5098:	89 83       	std	Y+1, r24	; 0x01

//	/* Local loop index */
//	u8 u8Index = 0;
	u8 iteration=0;
//	while (pu8StringCpy[u8Index] != '\0')
	for (iteration=0; iteration<u8Index ; iteration++)
    509a:	8f 85       	ldd	r24, Y+15	; 0x0f
    509c:	8f 5f       	subi	r24, 0xFF	; 255
    509e:	8f 87       	std	Y+15, r24	; 0x0f
    50a0:	9f 85       	ldd	r25, Y+15	; 0x0f
    50a2:	8a 89       	ldd	r24, Y+18	; 0x12
    50a4:	98 17       	cp	r25, r24
    50a6:	08 f4       	brcc	.+2      	; 0x50aa <LCD_vidWriteString+0x12a>
    50a8:	7b cf       	rjmp	.-266    	; 0x4fa0 <LCD_vidWriteString+0x20>

		/* Delay to let the LCD show the character */
		_delay_ms(2);
	}

}
    50aa:	62 96       	adiw	r28, 0x12	; 18
    50ac:	0f b6       	in	r0, 0x3f	; 63
    50ae:	f8 94       	cli
    50b0:	de bf       	out	0x3e, r29	; 62
    50b2:	0f be       	out	0x3f, r0	; 63
    50b4:	cd bf       	out	0x3d, r28	; 61
    50b6:	cf 91       	pop	r28
    50b8:	df 91       	pop	r29
    50ba:	08 95       	ret

000050bc <Gotoxy>:
/* Description! Interface to start the writing process at certain digit in the LCD     */
/* Input      ! Y = Row position , X = Column position                                 */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void Gotoxy (u8 Y,u8 X)
{
    50bc:	df 93       	push	r29
    50be:	cf 93       	push	r28
    50c0:	00 d0       	rcall	.+0      	; 0x50c2 <Gotoxy+0x6>
    50c2:	00 d0       	rcall	.+0      	; 0x50c4 <Gotoxy+0x8>
    50c4:	cd b7       	in	r28, 0x3d	; 61
    50c6:	de b7       	in	r29, 0x3e	; 62
    50c8:	89 83       	std	Y+1, r24	; 0x01
    50ca:	6a 83       	std	Y+2, r22	; 0x02
	if (X>0 && X<=16)
    50cc:	8a 81       	ldd	r24, Y+2	; 0x02
    50ce:	88 23       	and	r24, r24
    50d0:	e1 f0       	breq	.+56     	; 0x510a <Gotoxy+0x4e>
    50d2:	8a 81       	ldd	r24, Y+2	; 0x02
    50d4:	81 31       	cpi	r24, 0x11	; 17
    50d6:	c8 f4       	brcc	.+50     	; 0x510a <Gotoxy+0x4e>
	{
	    switch(Y)
    50d8:	89 81       	ldd	r24, Y+1	; 0x01
    50da:	28 2f       	mov	r18, r24
    50dc:	30 e0       	ldi	r19, 0x00	; 0
    50de:	3c 83       	std	Y+4, r19	; 0x04
    50e0:	2b 83       	std	Y+3, r18	; 0x03
    50e2:	8b 81       	ldd	r24, Y+3	; 0x03
    50e4:	9c 81       	ldd	r25, Y+4	; 0x04
    50e6:	81 30       	cpi	r24, 0x01	; 1
    50e8:	91 05       	cpc	r25, r1
    50ea:	31 f0       	breq	.+12     	; 0x50f8 <Gotoxy+0x3c>
    50ec:	2b 81       	ldd	r18, Y+3	; 0x03
    50ee:	3c 81       	ldd	r19, Y+4	; 0x04
    50f0:	22 30       	cpi	r18, 0x02	; 2
    50f2:	31 05       	cpc	r19, r1
    50f4:	31 f0       	breq	.+12     	; 0x5102 <Gotoxy+0x46>
    50f6:	09 c0       	rjmp	.+18     	; 0x510a <Gotoxy+0x4e>
	    {
		    case 1:
		    	LCD_vidSendCommand(X+127);
    50f8:	8a 81       	ldd	r24, Y+2	; 0x02
    50fa:	81 58       	subi	r24, 0x81	; 129
    50fc:	0e 94 9e 25 	call	0x4b3c	; 0x4b3c <LCD_vidSendCommand>
    5100:	04 c0       	rjmp	.+8      	; 0x510a <Gotoxy+0x4e>
		    break;
		    case 2:
		    	LCD_vidSendCommand(X+191);
    5102:	8a 81       	ldd	r24, Y+2	; 0x02
    5104:	81 54       	subi	r24, 0x41	; 65
    5106:	0e 94 9e 25 	call	0x4b3c	; 0x4b3c <LCD_vidSendCommand>
		    break;
		    default:
		    break;
	    }
	}
}
    510a:	0f 90       	pop	r0
    510c:	0f 90       	pop	r0
    510e:	0f 90       	pop	r0
    5110:	0f 90       	pop	r0
    5112:	cf 91       	pop	r28
    5114:	df 91       	pop	r29
    5116:	08 95       	ret

00005118 <LCD_vidWriteExtraChar>:
/* Description! Interface to write extra characters saved in the CGRAM                 */
/* Input      ! Y = Row position , X = Column position                                 */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidWriteExtraChar (u8 Y,u8 X)
{
    5118:	df 93       	push	r29
    511a:	cf 93       	push	r28
    511c:	cd b7       	in	r28, 0x3d	; 61
    511e:	de b7       	in	r29, 0x3e	; 62
    5120:	62 97       	sbiw	r28, 0x12	; 18
    5122:	0f b6       	in	r0, 0x3f	; 63
    5124:	f8 94       	cli
    5126:	de bf       	out	0x3e, r29	; 62
    5128:	0f be       	out	0x3f, r0	; 63
    512a:	cd bf       	out	0x3d, r28	; 61
    512c:	89 8b       	std	Y+17, r24	; 0x11
    512e:	6a 8b       	std	Y+18, r22	; 0x12
    u8 iteration1,iteration2;

    /*DDRAM-->CGRAM*/
    LCD_vidSendCommand(64);
    5130:	80 e4       	ldi	r24, 0x40	; 64
    5132:	0e 94 9e 25 	call	0x4b3c	; 0x4b3c <LCD_vidSendCommand>
	for(iteration1=0 ; iteration1<64 ; iteration1++)
    5136:	18 8a       	std	Y+16, r1	; 0x10
    5138:	0c c0       	rjmp	.+24     	; 0x5152 <LCD_vidWriteExtraChar+0x3a>
	{
		LCD_vidWriteCharctr(ExtraChar[iteration1]);
    513a:	88 89       	ldd	r24, Y+16	; 0x10
    513c:	88 2f       	mov	r24, r24
    513e:	90 e0       	ldi	r25, 0x00	; 0
    5140:	fc 01       	movw	r30, r24
    5142:	ee 54       	subi	r30, 0x4E	; 78
    5144:	fe 4f       	sbci	r31, 0xFE	; 254
    5146:	80 81       	ld	r24, Z
    5148:	0e 94 af 26 	call	0x4d5e	; 0x4d5e <LCD_vidWriteCharctr>
{
    u8 iteration1,iteration2;

    /*DDRAM-->CGRAM*/
    LCD_vidSendCommand(64);
	for(iteration1=0 ; iteration1<64 ; iteration1++)
    514c:	88 89       	ldd	r24, Y+16	; 0x10
    514e:	8f 5f       	subi	r24, 0xFF	; 255
    5150:	88 8b       	std	Y+16, r24	; 0x10
    5152:	88 89       	ldd	r24, Y+16	; 0x10
    5154:	80 34       	cpi	r24, 0x40	; 64
    5156:	88 f3       	brcs	.-30     	; 0x513a <LCD_vidWriteExtraChar+0x22>
	{
		LCD_vidWriteCharctr(ExtraChar[iteration1]);
	}
	/*CGRAM-->DDRAM*/
	LCD_vidSendCommand(128);
    5158:	80 e8       	ldi	r24, 0x80	; 128
    515a:	0e 94 9e 25 	call	0x4b3c	; 0x4b3c <LCD_vidSendCommand>
	Gotoxy(Y,X);
    515e:	89 89       	ldd	r24, Y+17	; 0x11
    5160:	6a 89       	ldd	r22, Y+18	; 0x12
    5162:	0e 94 5e 28 	call	0x50bc	; 0x50bc <Gotoxy>
	/*First eight character which saved at CGRAM*/
	for (iteration2=0; iteration2<=7 ; iteration2++)
    5166:	1f 86       	std	Y+15, r1	; 0x0f
    5168:	78 c0       	rjmp	.+240    	; 0x525a <LCD_vidWriteExtraChar+0x142>
	{
		/* Write bytes of DDRAM */
		LCD_vidWriteCharctr(iteration2);
    516a:	8f 85       	ldd	r24, Y+15	; 0x0f
    516c:	0e 94 af 26 	call	0x4d5e	; 0x4d5e <LCD_vidWriteCharctr>
    5170:	80 e0       	ldi	r24, 0x00	; 0
    5172:	90 e0       	ldi	r25, 0x00	; 0
    5174:	a0 ea       	ldi	r26, 0xA0	; 160
    5176:	b0 e4       	ldi	r27, 0x40	; 64
    5178:	8b 87       	std	Y+11, r24	; 0x0b
    517a:	9c 87       	std	Y+12, r25	; 0x0c
    517c:	ad 87       	std	Y+13, r26	; 0x0d
    517e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5180:	6b 85       	ldd	r22, Y+11	; 0x0b
    5182:	7c 85       	ldd	r23, Y+12	; 0x0c
    5184:	8d 85       	ldd	r24, Y+13	; 0x0d
    5186:	9e 85       	ldd	r25, Y+14	; 0x0e
    5188:	20 e0       	ldi	r18, 0x00	; 0
    518a:	30 e0       	ldi	r19, 0x00	; 0
    518c:	4a e7       	ldi	r20, 0x7A	; 122
    518e:	55 e4       	ldi	r21, 0x45	; 69
    5190:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    5194:	dc 01       	movw	r26, r24
    5196:	cb 01       	movw	r24, r22
    5198:	8f 83       	std	Y+7, r24	; 0x07
    519a:	98 87       	std	Y+8, r25	; 0x08
    519c:	a9 87       	std	Y+9, r26	; 0x09
    519e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    51a0:	6f 81       	ldd	r22, Y+7	; 0x07
    51a2:	78 85       	ldd	r23, Y+8	; 0x08
    51a4:	89 85       	ldd	r24, Y+9	; 0x09
    51a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    51a8:	20 e0       	ldi	r18, 0x00	; 0
    51aa:	30 e0       	ldi	r19, 0x00	; 0
    51ac:	40 e8       	ldi	r20, 0x80	; 128
    51ae:	5f e3       	ldi	r21, 0x3F	; 63
    51b0:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    51b4:	88 23       	and	r24, r24
    51b6:	2c f4       	brge	.+10     	; 0x51c2 <LCD_vidWriteExtraChar+0xaa>
		__ticks = 1;
    51b8:	81 e0       	ldi	r24, 0x01	; 1
    51ba:	90 e0       	ldi	r25, 0x00	; 0
    51bc:	9e 83       	std	Y+6, r25	; 0x06
    51be:	8d 83       	std	Y+5, r24	; 0x05
    51c0:	3f c0       	rjmp	.+126    	; 0x5240 <LCD_vidWriteExtraChar+0x128>
	else if (__tmp > 65535)
    51c2:	6f 81       	ldd	r22, Y+7	; 0x07
    51c4:	78 85       	ldd	r23, Y+8	; 0x08
    51c6:	89 85       	ldd	r24, Y+9	; 0x09
    51c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    51ca:	20 e0       	ldi	r18, 0x00	; 0
    51cc:	3f ef       	ldi	r19, 0xFF	; 255
    51ce:	4f e7       	ldi	r20, 0x7F	; 127
    51d0:	57 e4       	ldi	r21, 0x47	; 71
    51d2:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    51d6:	18 16       	cp	r1, r24
    51d8:	4c f5       	brge	.+82     	; 0x522c <LCD_vidWriteExtraChar+0x114>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    51da:	6b 85       	ldd	r22, Y+11	; 0x0b
    51dc:	7c 85       	ldd	r23, Y+12	; 0x0c
    51de:	8d 85       	ldd	r24, Y+13	; 0x0d
    51e0:	9e 85       	ldd	r25, Y+14	; 0x0e
    51e2:	20 e0       	ldi	r18, 0x00	; 0
    51e4:	30 e0       	ldi	r19, 0x00	; 0
    51e6:	40 e2       	ldi	r20, 0x20	; 32
    51e8:	51 e4       	ldi	r21, 0x41	; 65
    51ea:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    51ee:	dc 01       	movw	r26, r24
    51f0:	cb 01       	movw	r24, r22
    51f2:	bc 01       	movw	r22, r24
    51f4:	cd 01       	movw	r24, r26
    51f6:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    51fa:	dc 01       	movw	r26, r24
    51fc:	cb 01       	movw	r24, r22
    51fe:	9e 83       	std	Y+6, r25	; 0x06
    5200:	8d 83       	std	Y+5, r24	; 0x05
    5202:	0f c0       	rjmp	.+30     	; 0x5222 <LCD_vidWriteExtraChar+0x10a>
    5204:	80 e9       	ldi	r24, 0x90	; 144
    5206:	91 e0       	ldi	r25, 0x01	; 1
    5208:	9c 83       	std	Y+4, r25	; 0x04
    520a:	8b 83       	std	Y+3, r24	; 0x03
    520c:	8b 81       	ldd	r24, Y+3	; 0x03
    520e:	9c 81       	ldd	r25, Y+4	; 0x04
    5210:	01 97       	sbiw	r24, 0x01	; 1
    5212:	f1 f7       	brne	.-4      	; 0x5210 <LCD_vidWriteExtraChar+0xf8>
    5214:	9c 83       	std	Y+4, r25	; 0x04
    5216:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5218:	8d 81       	ldd	r24, Y+5	; 0x05
    521a:	9e 81       	ldd	r25, Y+6	; 0x06
    521c:	01 97       	sbiw	r24, 0x01	; 1
    521e:	9e 83       	std	Y+6, r25	; 0x06
    5220:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5222:	8d 81       	ldd	r24, Y+5	; 0x05
    5224:	9e 81       	ldd	r25, Y+6	; 0x06
    5226:	00 97       	sbiw	r24, 0x00	; 0
    5228:	69 f7       	brne	.-38     	; 0x5204 <LCD_vidWriteExtraChar+0xec>
    522a:	14 c0       	rjmp	.+40     	; 0x5254 <LCD_vidWriteExtraChar+0x13c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    522c:	6f 81       	ldd	r22, Y+7	; 0x07
    522e:	78 85       	ldd	r23, Y+8	; 0x08
    5230:	89 85       	ldd	r24, Y+9	; 0x09
    5232:	9a 85       	ldd	r25, Y+10	; 0x0a
    5234:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    5238:	dc 01       	movw	r26, r24
    523a:	cb 01       	movw	r24, r22
    523c:	9e 83       	std	Y+6, r25	; 0x06
    523e:	8d 83       	std	Y+5, r24	; 0x05
    5240:	8d 81       	ldd	r24, Y+5	; 0x05
    5242:	9e 81       	ldd	r25, Y+6	; 0x06
    5244:	9a 83       	std	Y+2, r25	; 0x02
    5246:	89 83       	std	Y+1, r24	; 0x01
    5248:	89 81       	ldd	r24, Y+1	; 0x01
    524a:	9a 81       	ldd	r25, Y+2	; 0x02
    524c:	01 97       	sbiw	r24, 0x01	; 1
    524e:	f1 f7       	brne	.-4      	; 0x524c <LCD_vidWriteExtraChar+0x134>
    5250:	9a 83       	std	Y+2, r25	; 0x02
    5252:	89 83       	std	Y+1, r24	; 0x01
	}
	/*CGRAM-->DDRAM*/
	LCD_vidSendCommand(128);
	Gotoxy(Y,X);
	/*First eight character which saved at CGRAM*/
	for (iteration2=0; iteration2<=7 ; iteration2++)
    5254:	8f 85       	ldd	r24, Y+15	; 0x0f
    5256:	8f 5f       	subi	r24, 0xFF	; 255
    5258:	8f 87       	std	Y+15, r24	; 0x0f
    525a:	8f 85       	ldd	r24, Y+15	; 0x0f
    525c:	88 30       	cpi	r24, 0x08	; 8
    525e:	08 f4       	brcc	.+2      	; 0x5262 <LCD_vidWriteExtraChar+0x14a>
    5260:	84 cf       	rjmp	.-248    	; 0x516a <LCD_vidWriteExtraChar+0x52>
		/* Write bytes of DDRAM */
		LCD_vidWriteCharctr(iteration2);

		_delay_ms(5);
	}
}
    5262:	62 96       	adiw	r28, 0x12	; 18
    5264:	0f b6       	in	r0, 0x3f	; 63
    5266:	f8 94       	cli
    5268:	de bf       	out	0x3e, r29	; 62
    526a:	0f be       	out	0x3f, r0	; 63
    526c:	cd bf       	out	0x3d, r28	; 61
    526e:	cf 91       	pop	r28
    5270:	df 91       	pop	r29
    5272:	08 95       	ret

00005274 <Lcd_Init>:
static void Lcd_SendData(u8 data);
#if LCD_MODE == LCD_MODE_4_BIT
static void Lcd_Enter_4Bit_Mode(void);
#endif

void Lcd_Init(const Lcd_DisplayControlType* control) {
    5274:	df 93       	push	r29
    5276:	cf 93       	push	r28
    5278:	00 d0       	rcall	.+0      	; 0x527a <Lcd_Init+0x6>
    527a:	cd b7       	in	r28, 0x3d	; 61
    527c:	de b7       	in	r29, 0x3e	; 62
    527e:	9a 83       	std	Y+2, r25	; 0x02
    5280:	89 83       	std	Y+1, r24	; 0x01
#if LCD_MODE == LCD_MODE_4_BIT
    Lcd_Enter_4Bit_Mode();
#endif

    Lcd_ControlDisplay(control);
    5282:	89 81       	ldd	r24, Y+1	; 0x01
    5284:	9a 81       	ldd	r25, Y+2	; 0x02
    5286:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <Lcd_ControlDisplay>

   /* Display Clear */
   Lcd_SendCommand(0b00000001);
    528a:	81 e0       	ldi	r24, 0x01	; 1
    528c:	0e 94 f2 2e 	call	0x5de4	; 0x5de4 <Lcd_SendCommand>
}
    5290:	0f 90       	pop	r0
    5292:	0f 90       	pop	r0
    5294:	cf 91       	pop	r28
    5296:	df 91       	pop	r29
    5298:	08 95       	ret

0000529a <Lcd_DisplayCharcter>:


void Lcd_DisplayCharcter(char data) {
    529a:	df 93       	push	r29
    529c:	cf 93       	push	r28
    529e:	0f 92       	push	r0
    52a0:	cd b7       	in	r28, 0x3d	; 61
    52a2:	de b7       	in	r29, 0x3e	; 62
    52a4:	89 83       	std	Y+1, r24	; 0x01
    Lcd_SendData(data);
    52a6:	89 81       	ldd	r24, Y+1	; 0x01
    52a8:	0e 94 94 2f 	call	0x5f28	; 0x5f28 <Lcd_SendData>
}
    52ac:	0f 90       	pop	r0
    52ae:	cf 91       	pop	r28
    52b0:	df 91       	pop	r29
    52b2:	08 95       	ret

000052b4 <Lcd_DisplayString>:

void Lcd_DisplayString(const char* str) {
    52b4:	df 93       	push	r29
    52b6:	cf 93       	push	r28
    52b8:	00 d0       	rcall	.+0      	; 0x52ba <Lcd_DisplayString+0x6>
    52ba:	00 d0       	rcall	.+0      	; 0x52bc <Lcd_DisplayString+0x8>
    52bc:	cd b7       	in	r28, 0x3d	; 61
    52be:	de b7       	in	r29, 0x3e	; 62
    52c0:	9c 83       	std	Y+4, r25	; 0x04
    52c2:	8b 83       	std	Y+3, r24	; 0x03
	int i = 0;
    52c4:	1a 82       	std	Y+2, r1	; 0x02
    52c6:	19 82       	std	Y+1, r1	; 0x01
    52c8:	0f c0       	rjmp	.+30     	; 0x52e8 <Lcd_DisplayString+0x34>
    while (str[i] != '\0') {
        Lcd_SendData(str[i]);
    52ca:	29 81       	ldd	r18, Y+1	; 0x01
    52cc:	3a 81       	ldd	r19, Y+2	; 0x02
    52ce:	8b 81       	ldd	r24, Y+3	; 0x03
    52d0:	9c 81       	ldd	r25, Y+4	; 0x04
    52d2:	fc 01       	movw	r30, r24
    52d4:	e2 0f       	add	r30, r18
    52d6:	f3 1f       	adc	r31, r19
    52d8:	80 81       	ld	r24, Z
    52da:	0e 94 94 2f 	call	0x5f28	; 0x5f28 <Lcd_SendData>
        i++;
    52de:	89 81       	ldd	r24, Y+1	; 0x01
    52e0:	9a 81       	ldd	r25, Y+2	; 0x02
    52e2:	01 96       	adiw	r24, 0x01	; 1
    52e4:	9a 83       	std	Y+2, r25	; 0x02
    52e6:	89 83       	std	Y+1, r24	; 0x01
    Lcd_SendData(data);
}

void Lcd_DisplayString(const char* str) {
	int i = 0;
    while (str[i] != '\0') {
    52e8:	29 81       	ldd	r18, Y+1	; 0x01
    52ea:	3a 81       	ldd	r19, Y+2	; 0x02
    52ec:	8b 81       	ldd	r24, Y+3	; 0x03
    52ee:	9c 81       	ldd	r25, Y+4	; 0x04
    52f0:	fc 01       	movw	r30, r24
    52f2:	e2 0f       	add	r30, r18
    52f4:	f3 1f       	adc	r31, r19
    52f6:	80 81       	ld	r24, Z
    52f8:	88 23       	and	r24, r24
    52fa:	39 f7       	brne	.-50     	; 0x52ca <Lcd_DisplayString+0x16>
        Lcd_SendData(str[i]);
        i++;
    }
}
    52fc:	0f 90       	pop	r0
    52fe:	0f 90       	pop	r0
    5300:	0f 90       	pop	r0
    5302:	0f 90       	pop	r0
    5304:	cf 91       	pop	r28
    5306:	df 91       	pop	r29
    5308:	08 95       	ret

0000530a <Lcd_DisplayNumber>:

void Lcd_DisplayNumber(s32 number) {
    530a:	af 92       	push	r10
    530c:	bf 92       	push	r11
    530e:	cf 92       	push	r12
    5310:	df 92       	push	r13
    5312:	ef 92       	push	r14
    5314:	ff 92       	push	r15
    5316:	0f 93       	push	r16
    5318:	1f 93       	push	r17
    531a:	df 93       	push	r29
    531c:	cf 93       	push	r28
    531e:	cd b7       	in	r28, 0x3d	; 61
    5320:	de b7       	in	r29, 0x3e	; 62
    5322:	c3 56       	subi	r28, 0x63	; 99
    5324:	d0 40       	sbci	r29, 0x00	; 0
    5326:	0f b6       	in	r0, 0x3f	; 63
    5328:	f8 94       	cli
    532a:	de bf       	out	0x3e, r29	; 62
    532c:	0f be       	out	0x3f, r0	; 63
    532e:	cd bf       	out	0x3d, r28	; 61
    5330:	6a 87       	std	Y+10, r22	; 0x0a
    5332:	7b 87       	std	Y+11, r23	; 0x0b
    5334:	8c 87       	std	Y+12, r24	; 0x0c
    5336:	9d 87       	std	Y+13, r25	; 0x0d
    u64 reversed = 0;
    5338:	1a 82       	std	Y+2, r1	; 0x02
    533a:	1b 82       	std	Y+3, r1	; 0x03
    533c:	1c 82       	std	Y+4, r1	; 0x04
    533e:	1d 82       	std	Y+5, r1	; 0x05
    5340:	1e 82       	std	Y+6, r1	; 0x06
    5342:	1f 82       	std	Y+7, r1	; 0x07
    5344:	18 86       	std	Y+8, r1	; 0x08
    5346:	19 86       	std	Y+9, r1	; 0x09
    u8 digitsCounter = 0;
    5348:	19 82       	std	Y+1, r1	; 0x01
    if (number < 0) {
    534a:	8a 85       	ldd	r24, Y+10	; 0x0a
    534c:	9b 85       	ldd	r25, Y+11	; 0x0b
    534e:	ac 85       	ldd	r26, Y+12	; 0x0c
    5350:	bd 85       	ldd	r27, Y+13	; 0x0d
    5352:	bb 23       	and	r27, r27
    5354:	94 f4       	brge	.+36     	; 0x537a <Lcd_DisplayNumber+0x70>
        number = number * -1;
    5356:	8a 85       	ldd	r24, Y+10	; 0x0a
    5358:	9b 85       	ldd	r25, Y+11	; 0x0b
    535a:	ac 85       	ldd	r26, Y+12	; 0x0c
    535c:	bd 85       	ldd	r27, Y+13	; 0x0d
    535e:	b0 95       	com	r27
    5360:	a0 95       	com	r26
    5362:	90 95       	com	r25
    5364:	81 95       	neg	r24
    5366:	9f 4f       	sbci	r25, 0xFF	; 255
    5368:	af 4f       	sbci	r26, 0xFF	; 255
    536a:	bf 4f       	sbci	r27, 0xFF	; 255
    536c:	8a 87       	std	Y+10, r24	; 0x0a
    536e:	9b 87       	std	Y+11, r25	; 0x0b
    5370:	ac 87       	std	Y+12, r26	; 0x0c
    5372:	bd 87       	std	Y+13, r27	; 0x0d
        Lcd_SendData('-');
    5374:	8d e2       	ldi	r24, 0x2D	; 45
    5376:	0e 94 94 2f 	call	0x5f28	; 0x5f28 <Lcd_SendData>
    }
    do {
        reversed = (reversed*10) + (number%10);
    537a:	2a 81       	ldd	r18, Y+2	; 0x02
    537c:	3b 81       	ldd	r19, Y+3	; 0x03
    537e:	4c 81       	ldd	r20, Y+4	; 0x04
    5380:	5d 81       	ldd	r21, Y+5	; 0x05
    5382:	6e 81       	ldd	r22, Y+6	; 0x06
    5384:	7f 81       	ldd	r23, Y+7	; 0x07
    5386:	88 85       	ldd	r24, Y+8	; 0x08
    5388:	99 85       	ldd	r25, Y+9	; 0x09
    538a:	a2 2e       	mov	r10, r18
    538c:	b3 2e       	mov	r11, r19
    538e:	c4 2e       	mov	r12, r20
    5390:	d5 2e       	mov	r13, r21
    5392:	e6 2e       	mov	r14, r22
    5394:	f7 2e       	mov	r15, r23
    5396:	08 2f       	mov	r16, r24
    5398:	19 2f       	mov	r17, r25
    539a:	2a 2d       	mov	r18, r10
    539c:	3b 2d       	mov	r19, r11
    539e:	4c 2d       	mov	r20, r12
    53a0:	5d 2d       	mov	r21, r13
    53a2:	6e 2d       	mov	r22, r14
    53a4:	7f 2d       	mov	r23, r15
    53a6:	80 2f       	mov	r24, r16
    53a8:	91 2f       	mov	r25, r17
    53aa:	01 e0       	ldi	r16, 0x01	; 1
    53ac:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    53b0:	2e 8f       	std	Y+30, r18	; 0x1e
    53b2:	3f 8f       	std	Y+31, r19	; 0x1f
    53b4:	48 a3       	std	Y+32, r20	; 0x20
    53b6:	59 a3       	std	Y+33, r21	; 0x21
    53b8:	6a a3       	std	Y+34, r22	; 0x22
    53ba:	7b a3       	std	Y+35, r23	; 0x23
    53bc:	8c a3       	std	Y+36, r24	; 0x24
    53be:	9d a3       	std	Y+37, r25	; 0x25
    53c0:	2e 8d       	ldd	r18, Y+30	; 0x1e
    53c2:	3f 8d       	ldd	r19, Y+31	; 0x1f
    53c4:	48 a1       	ldd	r20, Y+32	; 0x20
    53c6:	59 a1       	ldd	r21, Y+33	; 0x21
    53c8:	6a a1       	ldd	r22, Y+34	; 0x22
    53ca:	7b a1       	ldd	r23, Y+35	; 0x23
    53cc:	8c a1       	ldd	r24, Y+36	; 0x24
    53ce:	9d a1       	ldd	r25, Y+37	; 0x25
    53d0:	02 e0       	ldi	r16, 0x02	; 2
    53d2:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    53d6:	2e a3       	std	Y+38, r18	; 0x26
    53d8:	3f a3       	std	Y+39, r19	; 0x27
    53da:	48 a7       	std	Y+40, r20	; 0x28
    53dc:	59 a7       	std	Y+41, r21	; 0x29
    53de:	6a a7       	std	Y+42, r22	; 0x2a
    53e0:	7b a7       	std	Y+43, r23	; 0x2b
    53e2:	8c a7       	std	Y+44, r24	; 0x2c
    53e4:	9d a7       	std	Y+45, r25	; 0x2d
    53e6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    53e8:	9e a1       	ldd	r25, Y+38	; 0x26
    53ea:	89 0f       	add	r24, r25
    53ec:	8e a7       	std	Y+46, r24	; 0x2e
    53ee:	81 e0       	ldi	r24, 0x01	; 1
    53f0:	8e ab       	std	Y+54, r24	; 0x36
    53f2:	9e a5       	ldd	r25, Y+46	; 0x2e
    53f4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    53f6:	98 17       	cp	r25, r24
    53f8:	08 f0       	brcs	.+2      	; 0x53fc <Lcd_DisplayNumber+0xf2>
    53fa:	1e aa       	std	Y+54, r1	; 0x36
    53fc:	9f 8d       	ldd	r25, Y+31	; 0x1f
    53fe:	8f a1       	ldd	r24, Y+39	; 0x27
    5400:	98 0f       	add	r25, r24
    5402:	9f a7       	std	Y+47, r25	; 0x2f
    5404:	91 e0       	ldi	r25, 0x01	; 1
    5406:	9f ab       	std	Y+55, r25	; 0x37
    5408:	8f a5       	ldd	r24, Y+47	; 0x2f
    540a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    540c:	89 17       	cp	r24, r25
    540e:	08 f0       	brcs	.+2      	; 0x5412 <Lcd_DisplayNumber+0x108>
    5410:	1f aa       	std	Y+55, r1	; 0x37
    5412:	8e a9       	ldd	r24, Y+54	; 0x36
    5414:	9f a5       	ldd	r25, Y+47	; 0x2f
    5416:	89 0f       	add	r24, r25
    5418:	88 af       	std	Y+56, r24	; 0x38
    541a:	81 e0       	ldi	r24, 0x01	; 1
    541c:	89 af       	std	Y+57, r24	; 0x39
    541e:	98 ad       	ldd	r25, Y+56	; 0x38
    5420:	8f a5       	ldd	r24, Y+47	; 0x2f
    5422:	98 17       	cp	r25, r24
    5424:	08 f0       	brcs	.+2      	; 0x5428 <Lcd_DisplayNumber+0x11e>
    5426:	19 ae       	std	Y+57, r1	; 0x39
    5428:	9f a9       	ldd	r25, Y+55	; 0x37
    542a:	89 ad       	ldd	r24, Y+57	; 0x39
    542c:	98 2b       	or	r25, r24
    542e:	9f ab       	std	Y+55, r25	; 0x37
    5430:	98 ad       	ldd	r25, Y+56	; 0x38
    5432:	9f a7       	std	Y+47, r25	; 0x2f
    5434:	88 a1       	ldd	r24, Y+32	; 0x20
    5436:	98 a5       	ldd	r25, Y+40	; 0x28
    5438:	89 0f       	add	r24, r25
    543a:	88 ab       	std	Y+48, r24	; 0x30
    543c:	81 e0       	ldi	r24, 0x01	; 1
    543e:	8a af       	std	Y+58, r24	; 0x3a
    5440:	98 a9       	ldd	r25, Y+48	; 0x30
    5442:	88 a1       	ldd	r24, Y+32	; 0x20
    5444:	98 17       	cp	r25, r24
    5446:	08 f0       	brcs	.+2      	; 0x544a <Lcd_DisplayNumber+0x140>
    5448:	1a ae       	std	Y+58, r1	; 0x3a
    544a:	9f a9       	ldd	r25, Y+55	; 0x37
    544c:	88 a9       	ldd	r24, Y+48	; 0x30
    544e:	98 0f       	add	r25, r24
    5450:	9b af       	std	Y+59, r25	; 0x3b
    5452:	91 e0       	ldi	r25, 0x01	; 1
    5454:	9c af       	std	Y+60, r25	; 0x3c
    5456:	8b ad       	ldd	r24, Y+59	; 0x3b
    5458:	98 a9       	ldd	r25, Y+48	; 0x30
    545a:	89 17       	cp	r24, r25
    545c:	08 f0       	brcs	.+2      	; 0x5460 <Lcd_DisplayNumber+0x156>
    545e:	1c ae       	std	Y+60, r1	; 0x3c
    5460:	8a ad       	ldd	r24, Y+58	; 0x3a
    5462:	9c ad       	ldd	r25, Y+60	; 0x3c
    5464:	89 2b       	or	r24, r25
    5466:	8a af       	std	Y+58, r24	; 0x3a
    5468:	8b ad       	ldd	r24, Y+59	; 0x3b
    546a:	88 ab       	std	Y+48, r24	; 0x30
    546c:	99 a1       	ldd	r25, Y+33	; 0x21
    546e:	89 a5       	ldd	r24, Y+41	; 0x29
    5470:	98 0f       	add	r25, r24
    5472:	99 ab       	std	Y+49, r25	; 0x31
    5474:	91 e0       	ldi	r25, 0x01	; 1
    5476:	9d af       	std	Y+61, r25	; 0x3d
    5478:	89 a9       	ldd	r24, Y+49	; 0x31
    547a:	99 a1       	ldd	r25, Y+33	; 0x21
    547c:	89 17       	cp	r24, r25
    547e:	08 f0       	brcs	.+2      	; 0x5482 <Lcd_DisplayNumber+0x178>
    5480:	1d ae       	std	Y+61, r1	; 0x3d
    5482:	8a ad       	ldd	r24, Y+58	; 0x3a
    5484:	99 a9       	ldd	r25, Y+49	; 0x31
    5486:	89 0f       	add	r24, r25
    5488:	8e af       	std	Y+62, r24	; 0x3e
    548a:	81 e0       	ldi	r24, 0x01	; 1
    548c:	8f af       	std	Y+63, r24	; 0x3f
    548e:	9e ad       	ldd	r25, Y+62	; 0x3e
    5490:	89 a9       	ldd	r24, Y+49	; 0x31
    5492:	98 17       	cp	r25, r24
    5494:	08 f0       	brcs	.+2      	; 0x5498 <Lcd_DisplayNumber+0x18e>
    5496:	1f ae       	std	Y+63, r1	; 0x3f
    5498:	9d ad       	ldd	r25, Y+61	; 0x3d
    549a:	8f ad       	ldd	r24, Y+63	; 0x3f
    549c:	98 2b       	or	r25, r24
    549e:	9d af       	std	Y+61, r25	; 0x3d
    54a0:	9e ad       	ldd	r25, Y+62	; 0x3e
    54a2:	99 ab       	std	Y+49, r25	; 0x31
    54a4:	8a a1       	ldd	r24, Y+34	; 0x22
    54a6:	9a a5       	ldd	r25, Y+42	; 0x2a
    54a8:	89 0f       	add	r24, r25
    54aa:	8a ab       	std	Y+50, r24	; 0x32
    54ac:	81 e0       	ldi	r24, 0x01	; 1
    54ae:	21 96       	adiw	r28, 0x01	; 1
    54b0:	8f af       	std	Y+63, r24	; 0x3f
    54b2:	21 97       	sbiw	r28, 0x01	; 1
    54b4:	9a a9       	ldd	r25, Y+50	; 0x32
    54b6:	8a a1       	ldd	r24, Y+34	; 0x22
    54b8:	98 17       	cp	r25, r24
    54ba:	18 f0       	brcs	.+6      	; 0x54c2 <Lcd_DisplayNumber+0x1b8>
    54bc:	21 96       	adiw	r28, 0x01	; 1
    54be:	1f ae       	std	Y+63, r1	; 0x3f
    54c0:	21 97       	sbiw	r28, 0x01	; 1
    54c2:	9d ad       	ldd	r25, Y+61	; 0x3d
    54c4:	8a a9       	ldd	r24, Y+50	; 0x32
    54c6:	98 0f       	add	r25, r24
    54c8:	22 96       	adiw	r28, 0x02	; 2
    54ca:	9f af       	std	Y+63, r25	; 0x3f
    54cc:	22 97       	sbiw	r28, 0x02	; 2
    54ce:	91 e0       	ldi	r25, 0x01	; 1
    54d0:	23 96       	adiw	r28, 0x03	; 3
    54d2:	9f af       	std	Y+63, r25	; 0x3f
    54d4:	23 97       	sbiw	r28, 0x03	; 3
    54d6:	22 96       	adiw	r28, 0x02	; 2
    54d8:	8f ad       	ldd	r24, Y+63	; 0x3f
    54da:	22 97       	sbiw	r28, 0x02	; 2
    54dc:	9a a9       	ldd	r25, Y+50	; 0x32
    54de:	89 17       	cp	r24, r25
    54e0:	18 f0       	brcs	.+6      	; 0x54e8 <Lcd_DisplayNumber+0x1de>
    54e2:	23 96       	adiw	r28, 0x03	; 3
    54e4:	1f ae       	std	Y+63, r1	; 0x3f
    54e6:	23 97       	sbiw	r28, 0x03	; 3
    54e8:	21 96       	adiw	r28, 0x01	; 1
    54ea:	8f ad       	ldd	r24, Y+63	; 0x3f
    54ec:	21 97       	sbiw	r28, 0x01	; 1
    54ee:	23 96       	adiw	r28, 0x03	; 3
    54f0:	9f ad       	ldd	r25, Y+63	; 0x3f
    54f2:	23 97       	sbiw	r28, 0x03	; 3
    54f4:	89 2b       	or	r24, r25
    54f6:	21 96       	adiw	r28, 0x01	; 1
    54f8:	8f af       	std	Y+63, r24	; 0x3f
    54fa:	21 97       	sbiw	r28, 0x01	; 1
    54fc:	22 96       	adiw	r28, 0x02	; 2
    54fe:	8f ad       	ldd	r24, Y+63	; 0x3f
    5500:	22 97       	sbiw	r28, 0x02	; 2
    5502:	8a ab       	std	Y+50, r24	; 0x32
    5504:	9b a1       	ldd	r25, Y+35	; 0x23
    5506:	8b a5       	ldd	r24, Y+43	; 0x2b
    5508:	98 0f       	add	r25, r24
    550a:	9b ab       	std	Y+51, r25	; 0x33
    550c:	91 e0       	ldi	r25, 0x01	; 1
    550e:	24 96       	adiw	r28, 0x04	; 4
    5510:	9f af       	std	Y+63, r25	; 0x3f
    5512:	24 97       	sbiw	r28, 0x04	; 4
    5514:	8b a9       	ldd	r24, Y+51	; 0x33
    5516:	9b a1       	ldd	r25, Y+35	; 0x23
    5518:	89 17       	cp	r24, r25
    551a:	18 f0       	brcs	.+6      	; 0x5522 <Lcd_DisplayNumber+0x218>
    551c:	24 96       	adiw	r28, 0x04	; 4
    551e:	1f ae       	std	Y+63, r1	; 0x3f
    5520:	24 97       	sbiw	r28, 0x04	; 4
    5522:	21 96       	adiw	r28, 0x01	; 1
    5524:	8f ad       	ldd	r24, Y+63	; 0x3f
    5526:	21 97       	sbiw	r28, 0x01	; 1
    5528:	9b a9       	ldd	r25, Y+51	; 0x33
    552a:	89 0f       	add	r24, r25
    552c:	25 96       	adiw	r28, 0x05	; 5
    552e:	8f af       	std	Y+63, r24	; 0x3f
    5530:	25 97       	sbiw	r28, 0x05	; 5
    5532:	81 e0       	ldi	r24, 0x01	; 1
    5534:	26 96       	adiw	r28, 0x06	; 6
    5536:	8f af       	std	Y+63, r24	; 0x3f
    5538:	26 97       	sbiw	r28, 0x06	; 6
    553a:	25 96       	adiw	r28, 0x05	; 5
    553c:	9f ad       	ldd	r25, Y+63	; 0x3f
    553e:	25 97       	sbiw	r28, 0x05	; 5
    5540:	8b a9       	ldd	r24, Y+51	; 0x33
    5542:	98 17       	cp	r25, r24
    5544:	18 f0       	brcs	.+6      	; 0x554c <Lcd_DisplayNumber+0x242>
    5546:	26 96       	adiw	r28, 0x06	; 6
    5548:	1f ae       	std	Y+63, r1	; 0x3f
    554a:	26 97       	sbiw	r28, 0x06	; 6
    554c:	24 96       	adiw	r28, 0x04	; 4
    554e:	9f ad       	ldd	r25, Y+63	; 0x3f
    5550:	24 97       	sbiw	r28, 0x04	; 4
    5552:	26 96       	adiw	r28, 0x06	; 6
    5554:	8f ad       	ldd	r24, Y+63	; 0x3f
    5556:	26 97       	sbiw	r28, 0x06	; 6
    5558:	98 2b       	or	r25, r24
    555a:	24 96       	adiw	r28, 0x04	; 4
    555c:	9f af       	std	Y+63, r25	; 0x3f
    555e:	24 97       	sbiw	r28, 0x04	; 4
    5560:	25 96       	adiw	r28, 0x05	; 5
    5562:	9f ad       	ldd	r25, Y+63	; 0x3f
    5564:	25 97       	sbiw	r28, 0x05	; 5
    5566:	9b ab       	std	Y+51, r25	; 0x33
    5568:	8c a1       	ldd	r24, Y+36	; 0x24
    556a:	9c a5       	ldd	r25, Y+44	; 0x2c
    556c:	89 0f       	add	r24, r25
    556e:	8c ab       	std	Y+52, r24	; 0x34
    5570:	81 e0       	ldi	r24, 0x01	; 1
    5572:	27 96       	adiw	r28, 0x07	; 7
    5574:	8f af       	std	Y+63, r24	; 0x3f
    5576:	27 97       	sbiw	r28, 0x07	; 7
    5578:	9c a9       	ldd	r25, Y+52	; 0x34
    557a:	8c a1       	ldd	r24, Y+36	; 0x24
    557c:	98 17       	cp	r25, r24
    557e:	18 f0       	brcs	.+6      	; 0x5586 <Lcd_DisplayNumber+0x27c>
    5580:	27 96       	adiw	r28, 0x07	; 7
    5582:	1f ae       	std	Y+63, r1	; 0x3f
    5584:	27 97       	sbiw	r28, 0x07	; 7
    5586:	24 96       	adiw	r28, 0x04	; 4
    5588:	9f ad       	ldd	r25, Y+63	; 0x3f
    558a:	24 97       	sbiw	r28, 0x04	; 4
    558c:	8c a9       	ldd	r24, Y+52	; 0x34
    558e:	98 0f       	add	r25, r24
    5590:	28 96       	adiw	r28, 0x08	; 8
    5592:	9f af       	std	Y+63, r25	; 0x3f
    5594:	28 97       	sbiw	r28, 0x08	; 8
    5596:	91 e0       	ldi	r25, 0x01	; 1
    5598:	29 96       	adiw	r28, 0x09	; 9
    559a:	9f af       	std	Y+63, r25	; 0x3f
    559c:	29 97       	sbiw	r28, 0x09	; 9
    559e:	28 96       	adiw	r28, 0x08	; 8
    55a0:	8f ad       	ldd	r24, Y+63	; 0x3f
    55a2:	28 97       	sbiw	r28, 0x08	; 8
    55a4:	9c a9       	ldd	r25, Y+52	; 0x34
    55a6:	89 17       	cp	r24, r25
    55a8:	18 f0       	brcs	.+6      	; 0x55b0 <Lcd_DisplayNumber+0x2a6>
    55aa:	29 96       	adiw	r28, 0x09	; 9
    55ac:	1f ae       	std	Y+63, r1	; 0x3f
    55ae:	29 97       	sbiw	r28, 0x09	; 9
    55b0:	27 96       	adiw	r28, 0x07	; 7
    55b2:	8f ad       	ldd	r24, Y+63	; 0x3f
    55b4:	27 97       	sbiw	r28, 0x07	; 7
    55b6:	29 96       	adiw	r28, 0x09	; 9
    55b8:	9f ad       	ldd	r25, Y+63	; 0x3f
    55ba:	29 97       	sbiw	r28, 0x09	; 9
    55bc:	89 2b       	or	r24, r25
    55be:	27 96       	adiw	r28, 0x07	; 7
    55c0:	8f af       	std	Y+63, r24	; 0x3f
    55c2:	27 97       	sbiw	r28, 0x07	; 7
    55c4:	28 96       	adiw	r28, 0x08	; 8
    55c6:	8f ad       	ldd	r24, Y+63	; 0x3f
    55c8:	28 97       	sbiw	r28, 0x08	; 8
    55ca:	8c ab       	std	Y+52, r24	; 0x34
    55cc:	9d a1       	ldd	r25, Y+37	; 0x25
    55ce:	8d a5       	ldd	r24, Y+45	; 0x2d
    55d0:	98 0f       	add	r25, r24
    55d2:	9d ab       	std	Y+53, r25	; 0x35
    55d4:	27 96       	adiw	r28, 0x07	; 7
    55d6:	8f ad       	ldd	r24, Y+63	; 0x3f
    55d8:	27 97       	sbiw	r28, 0x07	; 7
    55da:	9d a9       	ldd	r25, Y+53	; 0x35
    55dc:	89 0f       	add	r24, r25
    55de:	8d ab       	std	Y+53, r24	; 0x35
    55e0:	8e a5       	ldd	r24, Y+46	; 0x2e
    55e2:	8e 8b       	std	Y+22, r24	; 0x16
    55e4:	9f a5       	ldd	r25, Y+47	; 0x2f
    55e6:	9f 8b       	std	Y+23, r25	; 0x17
    55e8:	88 a9       	ldd	r24, Y+48	; 0x30
    55ea:	88 8f       	std	Y+24, r24	; 0x18
    55ec:	99 a9       	ldd	r25, Y+49	; 0x31
    55ee:	99 8f       	std	Y+25, r25	; 0x19
    55f0:	8a a9       	ldd	r24, Y+50	; 0x32
    55f2:	8a 8f       	std	Y+26, r24	; 0x1a
    55f4:	9b a9       	ldd	r25, Y+51	; 0x33
    55f6:	9b 8f       	std	Y+27, r25	; 0x1b
    55f8:	8c a9       	ldd	r24, Y+52	; 0x34
    55fa:	8c 8f       	std	Y+28, r24	; 0x1c
    55fc:	9d a9       	ldd	r25, Y+53	; 0x35
    55fe:	9d 8f       	std	Y+29, r25	; 0x1d
    5600:	8a 85       	ldd	r24, Y+10	; 0x0a
    5602:	9b 85       	ldd	r25, Y+11	; 0x0b
    5604:	ac 85       	ldd	r26, Y+12	; 0x0c
    5606:	bd 85       	ldd	r27, Y+13	; 0x0d
    5608:	2a e0       	ldi	r18, 0x0A	; 10
    560a:	30 e0       	ldi	r19, 0x00	; 0
    560c:	40 e0       	ldi	r20, 0x00	; 0
    560e:	50 e0       	ldi	r21, 0x00	; 0
    5610:	bc 01       	movw	r22, r24
    5612:	cd 01       	movw	r24, r26
    5614:	0e 94 3d 32 	call	0x647a	; 0x647a <__divmodsi4>
    5618:	dc 01       	movw	r26, r24
    561a:	cb 01       	movw	r24, r22
    561c:	9c 01       	movw	r18, r24
    561e:	ad 01       	movw	r20, r26
    5620:	da 01       	movw	r26, r20
    5622:	c9 01       	movw	r24, r18
    5624:	bb 0f       	add	r27, r27
    5626:	88 0b       	sbc	r24, r24
    5628:	98 2f       	mov	r25, r24
    562a:	dc 01       	movw	r26, r24
    562c:	2e 87       	std	Y+14, r18	; 0x0e
    562e:	3f 87       	std	Y+15, r19	; 0x0f
    5630:	48 8b       	std	Y+16, r20	; 0x10
    5632:	59 8b       	std	Y+17, r21	; 0x11
    5634:	8a 8b       	std	Y+18, r24	; 0x12
    5636:	8b 8b       	std	Y+19, r24	; 0x13
    5638:	8c 8b       	std	Y+20, r24	; 0x14
    563a:	8d 8b       	std	Y+21, r24	; 0x15
    563c:	8e 89       	ldd	r24, Y+22	; 0x16
    563e:	9e 85       	ldd	r25, Y+14	; 0x0e
    5640:	89 0f       	add	r24, r25
    5642:	2a 96       	adiw	r28, 0x0a	; 10
    5644:	8f af       	std	Y+63, r24	; 0x3f
    5646:	2a 97       	sbiw	r28, 0x0a	; 10
    5648:	81 e0       	ldi	r24, 0x01	; 1
    564a:	62 96       	adiw	r28, 0x12	; 18
    564c:	8f af       	std	Y+63, r24	; 0x3f
    564e:	62 97       	sbiw	r28, 0x12	; 18
    5650:	2a 96       	adiw	r28, 0x0a	; 10
    5652:	9f ad       	ldd	r25, Y+63	; 0x3f
    5654:	2a 97       	sbiw	r28, 0x0a	; 10
    5656:	8e 89       	ldd	r24, Y+22	; 0x16
    5658:	98 17       	cp	r25, r24
    565a:	18 f0       	brcs	.+6      	; 0x5662 <Lcd_DisplayNumber+0x358>
    565c:	62 96       	adiw	r28, 0x12	; 18
    565e:	1f ae       	std	Y+63, r1	; 0x3f
    5660:	62 97       	sbiw	r28, 0x12	; 18
    5662:	9f 89       	ldd	r25, Y+23	; 0x17
    5664:	8f 85       	ldd	r24, Y+15	; 0x0f
    5666:	98 0f       	add	r25, r24
    5668:	2b 96       	adiw	r28, 0x0b	; 11
    566a:	9f af       	std	Y+63, r25	; 0x3f
    566c:	2b 97       	sbiw	r28, 0x0b	; 11
    566e:	91 e0       	ldi	r25, 0x01	; 1
    5670:	63 96       	adiw	r28, 0x13	; 19
    5672:	9f af       	std	Y+63, r25	; 0x3f
    5674:	63 97       	sbiw	r28, 0x13	; 19
    5676:	2b 96       	adiw	r28, 0x0b	; 11
    5678:	8f ad       	ldd	r24, Y+63	; 0x3f
    567a:	2b 97       	sbiw	r28, 0x0b	; 11
    567c:	9f 89       	ldd	r25, Y+23	; 0x17
    567e:	89 17       	cp	r24, r25
    5680:	18 f0       	brcs	.+6      	; 0x5688 <Lcd_DisplayNumber+0x37e>
    5682:	63 96       	adiw	r28, 0x13	; 19
    5684:	1f ae       	std	Y+63, r1	; 0x3f
    5686:	63 97       	sbiw	r28, 0x13	; 19
    5688:	62 96       	adiw	r28, 0x12	; 18
    568a:	8f ad       	ldd	r24, Y+63	; 0x3f
    568c:	62 97       	sbiw	r28, 0x12	; 18
    568e:	2b 96       	adiw	r28, 0x0b	; 11
    5690:	9f ad       	ldd	r25, Y+63	; 0x3f
    5692:	2b 97       	sbiw	r28, 0x0b	; 11
    5694:	89 0f       	add	r24, r25
    5696:	64 96       	adiw	r28, 0x14	; 20
    5698:	8f af       	std	Y+63, r24	; 0x3f
    569a:	64 97       	sbiw	r28, 0x14	; 20
    569c:	81 e0       	ldi	r24, 0x01	; 1
    569e:	65 96       	adiw	r28, 0x15	; 21
    56a0:	8f af       	std	Y+63, r24	; 0x3f
    56a2:	65 97       	sbiw	r28, 0x15	; 21
    56a4:	64 96       	adiw	r28, 0x14	; 20
    56a6:	9f ad       	ldd	r25, Y+63	; 0x3f
    56a8:	64 97       	sbiw	r28, 0x14	; 20
    56aa:	2b 96       	adiw	r28, 0x0b	; 11
    56ac:	8f ad       	ldd	r24, Y+63	; 0x3f
    56ae:	2b 97       	sbiw	r28, 0x0b	; 11
    56b0:	98 17       	cp	r25, r24
    56b2:	18 f0       	brcs	.+6      	; 0x56ba <Lcd_DisplayNumber+0x3b0>
    56b4:	65 96       	adiw	r28, 0x15	; 21
    56b6:	1f ae       	std	Y+63, r1	; 0x3f
    56b8:	65 97       	sbiw	r28, 0x15	; 21
    56ba:	63 96       	adiw	r28, 0x13	; 19
    56bc:	9f ad       	ldd	r25, Y+63	; 0x3f
    56be:	63 97       	sbiw	r28, 0x13	; 19
    56c0:	65 96       	adiw	r28, 0x15	; 21
    56c2:	8f ad       	ldd	r24, Y+63	; 0x3f
    56c4:	65 97       	sbiw	r28, 0x15	; 21
    56c6:	98 2b       	or	r25, r24
    56c8:	63 96       	adiw	r28, 0x13	; 19
    56ca:	9f af       	std	Y+63, r25	; 0x3f
    56cc:	63 97       	sbiw	r28, 0x13	; 19
    56ce:	64 96       	adiw	r28, 0x14	; 20
    56d0:	9f ad       	ldd	r25, Y+63	; 0x3f
    56d2:	64 97       	sbiw	r28, 0x14	; 20
    56d4:	2b 96       	adiw	r28, 0x0b	; 11
    56d6:	9f af       	std	Y+63, r25	; 0x3f
    56d8:	2b 97       	sbiw	r28, 0x0b	; 11
    56da:	88 8d       	ldd	r24, Y+24	; 0x18
    56dc:	98 89       	ldd	r25, Y+16	; 0x10
    56de:	89 0f       	add	r24, r25
    56e0:	2c 96       	adiw	r28, 0x0c	; 12
    56e2:	8f af       	std	Y+63, r24	; 0x3f
    56e4:	2c 97       	sbiw	r28, 0x0c	; 12
    56e6:	81 e0       	ldi	r24, 0x01	; 1
    56e8:	66 96       	adiw	r28, 0x16	; 22
    56ea:	8f af       	std	Y+63, r24	; 0x3f
    56ec:	66 97       	sbiw	r28, 0x16	; 22
    56ee:	2c 96       	adiw	r28, 0x0c	; 12
    56f0:	9f ad       	ldd	r25, Y+63	; 0x3f
    56f2:	2c 97       	sbiw	r28, 0x0c	; 12
    56f4:	88 8d       	ldd	r24, Y+24	; 0x18
    56f6:	98 17       	cp	r25, r24
    56f8:	18 f0       	brcs	.+6      	; 0x5700 <Lcd_DisplayNumber+0x3f6>
    56fa:	66 96       	adiw	r28, 0x16	; 22
    56fc:	1f ae       	std	Y+63, r1	; 0x3f
    56fe:	66 97       	sbiw	r28, 0x16	; 22
    5700:	63 96       	adiw	r28, 0x13	; 19
    5702:	9f ad       	ldd	r25, Y+63	; 0x3f
    5704:	63 97       	sbiw	r28, 0x13	; 19
    5706:	2c 96       	adiw	r28, 0x0c	; 12
    5708:	8f ad       	ldd	r24, Y+63	; 0x3f
    570a:	2c 97       	sbiw	r28, 0x0c	; 12
    570c:	98 0f       	add	r25, r24
    570e:	67 96       	adiw	r28, 0x17	; 23
    5710:	9f af       	std	Y+63, r25	; 0x3f
    5712:	67 97       	sbiw	r28, 0x17	; 23
    5714:	91 e0       	ldi	r25, 0x01	; 1
    5716:	68 96       	adiw	r28, 0x18	; 24
    5718:	9f af       	std	Y+63, r25	; 0x3f
    571a:	68 97       	sbiw	r28, 0x18	; 24
    571c:	67 96       	adiw	r28, 0x17	; 23
    571e:	8f ad       	ldd	r24, Y+63	; 0x3f
    5720:	67 97       	sbiw	r28, 0x17	; 23
    5722:	2c 96       	adiw	r28, 0x0c	; 12
    5724:	9f ad       	ldd	r25, Y+63	; 0x3f
    5726:	2c 97       	sbiw	r28, 0x0c	; 12
    5728:	89 17       	cp	r24, r25
    572a:	18 f0       	brcs	.+6      	; 0x5732 <Lcd_DisplayNumber+0x428>
    572c:	68 96       	adiw	r28, 0x18	; 24
    572e:	1f ae       	std	Y+63, r1	; 0x3f
    5730:	68 97       	sbiw	r28, 0x18	; 24
    5732:	66 96       	adiw	r28, 0x16	; 22
    5734:	8f ad       	ldd	r24, Y+63	; 0x3f
    5736:	66 97       	sbiw	r28, 0x16	; 22
    5738:	68 96       	adiw	r28, 0x18	; 24
    573a:	9f ad       	ldd	r25, Y+63	; 0x3f
    573c:	68 97       	sbiw	r28, 0x18	; 24
    573e:	89 2b       	or	r24, r25
    5740:	66 96       	adiw	r28, 0x16	; 22
    5742:	8f af       	std	Y+63, r24	; 0x3f
    5744:	66 97       	sbiw	r28, 0x16	; 22
    5746:	67 96       	adiw	r28, 0x17	; 23
    5748:	8f ad       	ldd	r24, Y+63	; 0x3f
    574a:	67 97       	sbiw	r28, 0x17	; 23
    574c:	2c 96       	adiw	r28, 0x0c	; 12
    574e:	8f af       	std	Y+63, r24	; 0x3f
    5750:	2c 97       	sbiw	r28, 0x0c	; 12
    5752:	99 8d       	ldd	r25, Y+25	; 0x19
    5754:	89 89       	ldd	r24, Y+17	; 0x11
    5756:	98 0f       	add	r25, r24
    5758:	2d 96       	adiw	r28, 0x0d	; 13
    575a:	9f af       	std	Y+63, r25	; 0x3f
    575c:	2d 97       	sbiw	r28, 0x0d	; 13
    575e:	91 e0       	ldi	r25, 0x01	; 1
    5760:	69 96       	adiw	r28, 0x19	; 25
    5762:	9f af       	std	Y+63, r25	; 0x3f
    5764:	69 97       	sbiw	r28, 0x19	; 25
    5766:	2d 96       	adiw	r28, 0x0d	; 13
    5768:	8f ad       	ldd	r24, Y+63	; 0x3f
    576a:	2d 97       	sbiw	r28, 0x0d	; 13
    576c:	99 8d       	ldd	r25, Y+25	; 0x19
    576e:	89 17       	cp	r24, r25
    5770:	18 f0       	brcs	.+6      	; 0x5778 <Lcd_DisplayNumber+0x46e>
    5772:	69 96       	adiw	r28, 0x19	; 25
    5774:	1f ae       	std	Y+63, r1	; 0x3f
    5776:	69 97       	sbiw	r28, 0x19	; 25
    5778:	66 96       	adiw	r28, 0x16	; 22
    577a:	8f ad       	ldd	r24, Y+63	; 0x3f
    577c:	66 97       	sbiw	r28, 0x16	; 22
    577e:	2d 96       	adiw	r28, 0x0d	; 13
    5780:	9f ad       	ldd	r25, Y+63	; 0x3f
    5782:	2d 97       	sbiw	r28, 0x0d	; 13
    5784:	89 0f       	add	r24, r25
    5786:	6a 96       	adiw	r28, 0x1a	; 26
    5788:	8f af       	std	Y+63, r24	; 0x3f
    578a:	6a 97       	sbiw	r28, 0x1a	; 26
    578c:	81 e0       	ldi	r24, 0x01	; 1
    578e:	6b 96       	adiw	r28, 0x1b	; 27
    5790:	8f af       	std	Y+63, r24	; 0x3f
    5792:	6b 97       	sbiw	r28, 0x1b	; 27
    5794:	6a 96       	adiw	r28, 0x1a	; 26
    5796:	9f ad       	ldd	r25, Y+63	; 0x3f
    5798:	6a 97       	sbiw	r28, 0x1a	; 26
    579a:	2d 96       	adiw	r28, 0x0d	; 13
    579c:	8f ad       	ldd	r24, Y+63	; 0x3f
    579e:	2d 97       	sbiw	r28, 0x0d	; 13
    57a0:	98 17       	cp	r25, r24
    57a2:	18 f0       	brcs	.+6      	; 0x57aa <Lcd_DisplayNumber+0x4a0>
    57a4:	6b 96       	adiw	r28, 0x1b	; 27
    57a6:	1f ae       	std	Y+63, r1	; 0x3f
    57a8:	6b 97       	sbiw	r28, 0x1b	; 27
    57aa:	69 96       	adiw	r28, 0x19	; 25
    57ac:	9f ad       	ldd	r25, Y+63	; 0x3f
    57ae:	69 97       	sbiw	r28, 0x19	; 25
    57b0:	6b 96       	adiw	r28, 0x1b	; 27
    57b2:	8f ad       	ldd	r24, Y+63	; 0x3f
    57b4:	6b 97       	sbiw	r28, 0x1b	; 27
    57b6:	98 2b       	or	r25, r24
    57b8:	69 96       	adiw	r28, 0x19	; 25
    57ba:	9f af       	std	Y+63, r25	; 0x3f
    57bc:	69 97       	sbiw	r28, 0x19	; 25
    57be:	6a 96       	adiw	r28, 0x1a	; 26
    57c0:	9f ad       	ldd	r25, Y+63	; 0x3f
    57c2:	6a 97       	sbiw	r28, 0x1a	; 26
    57c4:	2d 96       	adiw	r28, 0x0d	; 13
    57c6:	9f af       	std	Y+63, r25	; 0x3f
    57c8:	2d 97       	sbiw	r28, 0x0d	; 13
    57ca:	8a 8d       	ldd	r24, Y+26	; 0x1a
    57cc:	9a 89       	ldd	r25, Y+18	; 0x12
    57ce:	89 0f       	add	r24, r25
    57d0:	2e 96       	adiw	r28, 0x0e	; 14
    57d2:	8f af       	std	Y+63, r24	; 0x3f
    57d4:	2e 97       	sbiw	r28, 0x0e	; 14
    57d6:	81 e0       	ldi	r24, 0x01	; 1
    57d8:	6c 96       	adiw	r28, 0x1c	; 28
    57da:	8f af       	std	Y+63, r24	; 0x3f
    57dc:	6c 97       	sbiw	r28, 0x1c	; 28
    57de:	2e 96       	adiw	r28, 0x0e	; 14
    57e0:	9f ad       	ldd	r25, Y+63	; 0x3f
    57e2:	2e 97       	sbiw	r28, 0x0e	; 14
    57e4:	8a 8d       	ldd	r24, Y+26	; 0x1a
    57e6:	98 17       	cp	r25, r24
    57e8:	18 f0       	brcs	.+6      	; 0x57f0 <Lcd_DisplayNumber+0x4e6>
    57ea:	6c 96       	adiw	r28, 0x1c	; 28
    57ec:	1f ae       	std	Y+63, r1	; 0x3f
    57ee:	6c 97       	sbiw	r28, 0x1c	; 28
    57f0:	69 96       	adiw	r28, 0x19	; 25
    57f2:	9f ad       	ldd	r25, Y+63	; 0x3f
    57f4:	69 97       	sbiw	r28, 0x19	; 25
    57f6:	2e 96       	adiw	r28, 0x0e	; 14
    57f8:	8f ad       	ldd	r24, Y+63	; 0x3f
    57fa:	2e 97       	sbiw	r28, 0x0e	; 14
    57fc:	98 0f       	add	r25, r24
    57fe:	6d 96       	adiw	r28, 0x1d	; 29
    5800:	9f af       	std	Y+63, r25	; 0x3f
    5802:	6d 97       	sbiw	r28, 0x1d	; 29
    5804:	91 e0       	ldi	r25, 0x01	; 1
    5806:	6e 96       	adiw	r28, 0x1e	; 30
    5808:	9f af       	std	Y+63, r25	; 0x3f
    580a:	6e 97       	sbiw	r28, 0x1e	; 30
    580c:	6d 96       	adiw	r28, 0x1d	; 29
    580e:	8f ad       	ldd	r24, Y+63	; 0x3f
    5810:	6d 97       	sbiw	r28, 0x1d	; 29
    5812:	2e 96       	adiw	r28, 0x0e	; 14
    5814:	9f ad       	ldd	r25, Y+63	; 0x3f
    5816:	2e 97       	sbiw	r28, 0x0e	; 14
    5818:	89 17       	cp	r24, r25
    581a:	18 f0       	brcs	.+6      	; 0x5822 <Lcd_DisplayNumber+0x518>
    581c:	6e 96       	adiw	r28, 0x1e	; 30
    581e:	1f ae       	std	Y+63, r1	; 0x3f
    5820:	6e 97       	sbiw	r28, 0x1e	; 30
    5822:	6c 96       	adiw	r28, 0x1c	; 28
    5824:	8f ad       	ldd	r24, Y+63	; 0x3f
    5826:	6c 97       	sbiw	r28, 0x1c	; 28
    5828:	6e 96       	adiw	r28, 0x1e	; 30
    582a:	9f ad       	ldd	r25, Y+63	; 0x3f
    582c:	6e 97       	sbiw	r28, 0x1e	; 30
    582e:	89 2b       	or	r24, r25
    5830:	6c 96       	adiw	r28, 0x1c	; 28
    5832:	8f af       	std	Y+63, r24	; 0x3f
    5834:	6c 97       	sbiw	r28, 0x1c	; 28
    5836:	6d 96       	adiw	r28, 0x1d	; 29
    5838:	8f ad       	ldd	r24, Y+63	; 0x3f
    583a:	6d 97       	sbiw	r28, 0x1d	; 29
    583c:	2e 96       	adiw	r28, 0x0e	; 14
    583e:	8f af       	std	Y+63, r24	; 0x3f
    5840:	2e 97       	sbiw	r28, 0x0e	; 14
    5842:	9b 8d       	ldd	r25, Y+27	; 0x1b
    5844:	8b 89       	ldd	r24, Y+19	; 0x13
    5846:	98 0f       	add	r25, r24
    5848:	2f 96       	adiw	r28, 0x0f	; 15
    584a:	9f af       	std	Y+63, r25	; 0x3f
    584c:	2f 97       	sbiw	r28, 0x0f	; 15
    584e:	91 e0       	ldi	r25, 0x01	; 1
    5850:	6f 96       	adiw	r28, 0x1f	; 31
    5852:	9f af       	std	Y+63, r25	; 0x3f
    5854:	6f 97       	sbiw	r28, 0x1f	; 31
    5856:	2f 96       	adiw	r28, 0x0f	; 15
    5858:	8f ad       	ldd	r24, Y+63	; 0x3f
    585a:	2f 97       	sbiw	r28, 0x0f	; 15
    585c:	9b 8d       	ldd	r25, Y+27	; 0x1b
    585e:	89 17       	cp	r24, r25
    5860:	18 f0       	brcs	.+6      	; 0x5868 <Lcd_DisplayNumber+0x55e>
    5862:	6f 96       	adiw	r28, 0x1f	; 31
    5864:	1f ae       	std	Y+63, r1	; 0x3f
    5866:	6f 97       	sbiw	r28, 0x1f	; 31
    5868:	6c 96       	adiw	r28, 0x1c	; 28
    586a:	8f ad       	ldd	r24, Y+63	; 0x3f
    586c:	6c 97       	sbiw	r28, 0x1c	; 28
    586e:	2f 96       	adiw	r28, 0x0f	; 15
    5870:	9f ad       	ldd	r25, Y+63	; 0x3f
    5872:	2f 97       	sbiw	r28, 0x0f	; 15
    5874:	89 0f       	add	r24, r25
    5876:	a0 96       	adiw	r28, 0x20	; 32
    5878:	8f af       	std	Y+63, r24	; 0x3f
    587a:	a0 97       	sbiw	r28, 0x20	; 32
    587c:	81 e0       	ldi	r24, 0x01	; 1
    587e:	a1 96       	adiw	r28, 0x21	; 33
    5880:	8f af       	std	Y+63, r24	; 0x3f
    5882:	a1 97       	sbiw	r28, 0x21	; 33
    5884:	a0 96       	adiw	r28, 0x20	; 32
    5886:	9f ad       	ldd	r25, Y+63	; 0x3f
    5888:	a0 97       	sbiw	r28, 0x20	; 32
    588a:	2f 96       	adiw	r28, 0x0f	; 15
    588c:	8f ad       	ldd	r24, Y+63	; 0x3f
    588e:	2f 97       	sbiw	r28, 0x0f	; 15
    5890:	98 17       	cp	r25, r24
    5892:	18 f0       	brcs	.+6      	; 0x589a <Lcd_DisplayNumber+0x590>
    5894:	a1 96       	adiw	r28, 0x21	; 33
    5896:	1f ae       	std	Y+63, r1	; 0x3f
    5898:	a1 97       	sbiw	r28, 0x21	; 33
    589a:	6f 96       	adiw	r28, 0x1f	; 31
    589c:	9f ad       	ldd	r25, Y+63	; 0x3f
    589e:	6f 97       	sbiw	r28, 0x1f	; 31
    58a0:	a1 96       	adiw	r28, 0x21	; 33
    58a2:	8f ad       	ldd	r24, Y+63	; 0x3f
    58a4:	a1 97       	sbiw	r28, 0x21	; 33
    58a6:	98 2b       	or	r25, r24
    58a8:	6f 96       	adiw	r28, 0x1f	; 31
    58aa:	9f af       	std	Y+63, r25	; 0x3f
    58ac:	6f 97       	sbiw	r28, 0x1f	; 31
    58ae:	a0 96       	adiw	r28, 0x20	; 32
    58b0:	9f ad       	ldd	r25, Y+63	; 0x3f
    58b2:	a0 97       	sbiw	r28, 0x20	; 32
    58b4:	2f 96       	adiw	r28, 0x0f	; 15
    58b6:	9f af       	std	Y+63, r25	; 0x3f
    58b8:	2f 97       	sbiw	r28, 0x0f	; 15
    58ba:	8c 8d       	ldd	r24, Y+28	; 0x1c
    58bc:	9c 89       	ldd	r25, Y+20	; 0x14
    58be:	89 0f       	add	r24, r25
    58c0:	60 96       	adiw	r28, 0x10	; 16
    58c2:	8f af       	std	Y+63, r24	; 0x3f
    58c4:	60 97       	sbiw	r28, 0x10	; 16
    58c6:	81 e0       	ldi	r24, 0x01	; 1
    58c8:	a2 96       	adiw	r28, 0x22	; 34
    58ca:	8f af       	std	Y+63, r24	; 0x3f
    58cc:	a2 97       	sbiw	r28, 0x22	; 34
    58ce:	60 96       	adiw	r28, 0x10	; 16
    58d0:	9f ad       	ldd	r25, Y+63	; 0x3f
    58d2:	60 97       	sbiw	r28, 0x10	; 16
    58d4:	8c 8d       	ldd	r24, Y+28	; 0x1c
    58d6:	98 17       	cp	r25, r24
    58d8:	18 f0       	brcs	.+6      	; 0x58e0 <Lcd_DisplayNumber+0x5d6>
    58da:	a2 96       	adiw	r28, 0x22	; 34
    58dc:	1f ae       	std	Y+63, r1	; 0x3f
    58de:	a2 97       	sbiw	r28, 0x22	; 34
    58e0:	6f 96       	adiw	r28, 0x1f	; 31
    58e2:	9f ad       	ldd	r25, Y+63	; 0x3f
    58e4:	6f 97       	sbiw	r28, 0x1f	; 31
    58e6:	60 96       	adiw	r28, 0x10	; 16
    58e8:	8f ad       	ldd	r24, Y+63	; 0x3f
    58ea:	60 97       	sbiw	r28, 0x10	; 16
    58ec:	98 0f       	add	r25, r24
    58ee:	a3 96       	adiw	r28, 0x23	; 35
    58f0:	9f af       	std	Y+63, r25	; 0x3f
    58f2:	a3 97       	sbiw	r28, 0x23	; 35
    58f4:	91 e0       	ldi	r25, 0x01	; 1
    58f6:	a4 96       	adiw	r28, 0x24	; 36
    58f8:	9f af       	std	Y+63, r25	; 0x3f
    58fa:	a4 97       	sbiw	r28, 0x24	; 36
    58fc:	a3 96       	adiw	r28, 0x23	; 35
    58fe:	8f ad       	ldd	r24, Y+63	; 0x3f
    5900:	a3 97       	sbiw	r28, 0x23	; 35
    5902:	60 96       	adiw	r28, 0x10	; 16
    5904:	9f ad       	ldd	r25, Y+63	; 0x3f
    5906:	60 97       	sbiw	r28, 0x10	; 16
    5908:	89 17       	cp	r24, r25
    590a:	18 f0       	brcs	.+6      	; 0x5912 <Lcd_DisplayNumber+0x608>
    590c:	a4 96       	adiw	r28, 0x24	; 36
    590e:	1f ae       	std	Y+63, r1	; 0x3f
    5910:	a4 97       	sbiw	r28, 0x24	; 36
    5912:	a2 96       	adiw	r28, 0x22	; 34
    5914:	8f ad       	ldd	r24, Y+63	; 0x3f
    5916:	a2 97       	sbiw	r28, 0x22	; 34
    5918:	a4 96       	adiw	r28, 0x24	; 36
    591a:	9f ad       	ldd	r25, Y+63	; 0x3f
    591c:	a4 97       	sbiw	r28, 0x24	; 36
    591e:	89 2b       	or	r24, r25
    5920:	a2 96       	adiw	r28, 0x22	; 34
    5922:	8f af       	std	Y+63, r24	; 0x3f
    5924:	a2 97       	sbiw	r28, 0x22	; 34
    5926:	a3 96       	adiw	r28, 0x23	; 35
    5928:	8f ad       	ldd	r24, Y+63	; 0x3f
    592a:	a3 97       	sbiw	r28, 0x23	; 35
    592c:	60 96       	adiw	r28, 0x10	; 16
    592e:	8f af       	std	Y+63, r24	; 0x3f
    5930:	60 97       	sbiw	r28, 0x10	; 16
    5932:	9d 8d       	ldd	r25, Y+29	; 0x1d
    5934:	8d 89       	ldd	r24, Y+21	; 0x15
    5936:	98 0f       	add	r25, r24
    5938:	61 96       	adiw	r28, 0x11	; 17
    593a:	9f af       	std	Y+63, r25	; 0x3f
    593c:	61 97       	sbiw	r28, 0x11	; 17
    593e:	a2 96       	adiw	r28, 0x22	; 34
    5940:	8f ad       	ldd	r24, Y+63	; 0x3f
    5942:	a2 97       	sbiw	r28, 0x22	; 34
    5944:	61 96       	adiw	r28, 0x11	; 17
    5946:	9f ad       	ldd	r25, Y+63	; 0x3f
    5948:	61 97       	sbiw	r28, 0x11	; 17
    594a:	89 0f       	add	r24, r25
    594c:	61 96       	adiw	r28, 0x11	; 17
    594e:	8f af       	std	Y+63, r24	; 0x3f
    5950:	61 97       	sbiw	r28, 0x11	; 17
    5952:	2a 96       	adiw	r28, 0x0a	; 10
    5954:	8f ad       	ldd	r24, Y+63	; 0x3f
    5956:	2a 97       	sbiw	r28, 0x0a	; 10
    5958:	8a 83       	std	Y+2, r24	; 0x02
    595a:	2b 96       	adiw	r28, 0x0b	; 11
    595c:	9f ad       	ldd	r25, Y+63	; 0x3f
    595e:	2b 97       	sbiw	r28, 0x0b	; 11
    5960:	9b 83       	std	Y+3, r25	; 0x03
    5962:	2c 96       	adiw	r28, 0x0c	; 12
    5964:	8f ad       	ldd	r24, Y+63	; 0x3f
    5966:	2c 97       	sbiw	r28, 0x0c	; 12
    5968:	8c 83       	std	Y+4, r24	; 0x04
    596a:	2d 96       	adiw	r28, 0x0d	; 13
    596c:	9f ad       	ldd	r25, Y+63	; 0x3f
    596e:	2d 97       	sbiw	r28, 0x0d	; 13
    5970:	9d 83       	std	Y+5, r25	; 0x05
    5972:	2e 96       	adiw	r28, 0x0e	; 14
    5974:	8f ad       	ldd	r24, Y+63	; 0x3f
    5976:	2e 97       	sbiw	r28, 0x0e	; 14
    5978:	8e 83       	std	Y+6, r24	; 0x06
    597a:	2f 96       	adiw	r28, 0x0f	; 15
    597c:	9f ad       	ldd	r25, Y+63	; 0x3f
    597e:	2f 97       	sbiw	r28, 0x0f	; 15
    5980:	9f 83       	std	Y+7, r25	; 0x07
    5982:	60 96       	adiw	r28, 0x10	; 16
    5984:	8f ad       	ldd	r24, Y+63	; 0x3f
    5986:	60 97       	sbiw	r28, 0x10	; 16
    5988:	88 87       	std	Y+8, r24	; 0x08
    598a:	61 96       	adiw	r28, 0x11	; 17
    598c:	9f ad       	ldd	r25, Y+63	; 0x3f
    598e:	61 97       	sbiw	r28, 0x11	; 17
    5990:	99 87       	std	Y+9, r25	; 0x09
        number /= 10;
    5992:	8a 85       	ldd	r24, Y+10	; 0x0a
    5994:	9b 85       	ldd	r25, Y+11	; 0x0b
    5996:	ac 85       	ldd	r26, Y+12	; 0x0c
    5998:	bd 85       	ldd	r27, Y+13	; 0x0d
    599a:	2a e0       	ldi	r18, 0x0A	; 10
    599c:	30 e0       	ldi	r19, 0x00	; 0
    599e:	40 e0       	ldi	r20, 0x00	; 0
    59a0:	50 e0       	ldi	r21, 0x00	; 0
    59a2:	bc 01       	movw	r22, r24
    59a4:	cd 01       	movw	r24, r26
    59a6:	0e 94 3d 32 	call	0x647a	; 0x647a <__divmodsi4>
    59aa:	da 01       	movw	r26, r20
    59ac:	c9 01       	movw	r24, r18
    59ae:	8a 87       	std	Y+10, r24	; 0x0a
    59b0:	9b 87       	std	Y+11, r25	; 0x0b
    59b2:	ac 87       	std	Y+12, r26	; 0x0c
    59b4:	bd 87       	std	Y+13, r27	; 0x0d
        digitsCounter++;
    59b6:	89 81       	ldd	r24, Y+1	; 0x01
    59b8:	8f 5f       	subi	r24, 0xFF	; 255
    59ba:	89 83       	std	Y+1, r24	; 0x01
    } while (number > 0);
    59bc:	8a 85       	ldd	r24, Y+10	; 0x0a
    59be:	9b 85       	ldd	r25, Y+11	; 0x0b
    59c0:	ac 85       	ldd	r26, Y+12	; 0x0c
    59c2:	bd 85       	ldd	r27, Y+13	; 0x0d
    59c4:	18 16       	cp	r1, r24
    59c6:	19 06       	cpc	r1, r25
    59c8:	1a 06       	cpc	r1, r26
    59ca:	1b 06       	cpc	r1, r27
    59cc:	0c f4       	brge	.+2      	; 0x59d0 <Lcd_DisplayNumber+0x6c6>
    59ce:	d5 cc       	rjmp	.-1622   	; 0x537a <Lcd_DisplayNumber+0x70>
    59d0:	61 c0       	rjmp	.+194    	; 0x5a94 <Lcd_DisplayNumber+0x78a>
    while (digitsCounter > 0) {
        Lcd_SendData(reversed%10 + '0');
    59d2:	aa 80       	ldd	r10, Y+2	; 0x02
    59d4:	bb 80       	ldd	r11, Y+3	; 0x03
    59d6:	cc 80       	ldd	r12, Y+4	; 0x04
    59d8:	dd 80       	ldd	r13, Y+5	; 0x05
    59da:	ee 80       	ldd	r14, Y+6	; 0x06
    59dc:	ff 80       	ldd	r15, Y+7	; 0x07
    59de:	08 85       	ldd	r16, Y+8	; 0x08
    59e0:	19 85       	ldd	r17, Y+9	; 0x09
    59e2:	2a 2d       	mov	r18, r10
    59e4:	3b 2d       	mov	r19, r11
    59e6:	4c 2d       	mov	r20, r12
    59e8:	5d 2d       	mov	r21, r13
    59ea:	6e 2d       	mov	r22, r14
    59ec:	7f 2d       	mov	r23, r15
    59ee:	80 2f       	mov	r24, r16
    59f0:	91 2f       	mov	r25, r17
    59f2:	0f 2e       	mov	r0, r31
    59f4:	fa e0       	ldi	r31, 0x0A	; 10
    59f6:	af 2e       	mov	r10, r31
    59f8:	f0 2d       	mov	r31, r0
    59fa:	bb 24       	eor	r11, r11
    59fc:	cc 24       	eor	r12, r12
    59fe:	dd 24       	eor	r13, r13
    5a00:	ee 24       	eor	r14, r14
    5a02:	ff 24       	eor	r15, r15
    5a04:	00 e0       	ldi	r16, 0x00	; 0
    5a06:	10 e0       	ldi	r17, 0x00	; 0
    5a08:	0e 94 69 07 	call	0xed2	; 0xed2 <__umoddi3>
    5a0c:	a2 2e       	mov	r10, r18
    5a0e:	b3 2e       	mov	r11, r19
    5a10:	c4 2e       	mov	r12, r20
    5a12:	d5 2e       	mov	r13, r21
    5a14:	e6 2e       	mov	r14, r22
    5a16:	f7 2e       	mov	r15, r23
    5a18:	08 2f       	mov	r16, r24
    5a1a:	19 2f       	mov	r17, r25
    5a1c:	2a 2d       	mov	r18, r10
    5a1e:	3b 2d       	mov	r19, r11
    5a20:	4c 2d       	mov	r20, r12
    5a22:	5d 2d       	mov	r21, r13
    5a24:	6e 2d       	mov	r22, r14
    5a26:	7f 2d       	mov	r23, r15
    5a28:	80 2f       	mov	r24, r16
    5a2a:	91 2f       	mov	r25, r17
    5a2c:	82 2f       	mov	r24, r18
    5a2e:	80 5d       	subi	r24, 0xD0	; 208
    5a30:	0e 94 94 2f 	call	0x5f28	; 0x5f28 <Lcd_SendData>
        reversed /= 10;
    5a34:	aa 80       	ldd	r10, Y+2	; 0x02
    5a36:	bb 80       	ldd	r11, Y+3	; 0x03
    5a38:	cc 80       	ldd	r12, Y+4	; 0x04
    5a3a:	dd 80       	ldd	r13, Y+5	; 0x05
    5a3c:	ee 80       	ldd	r14, Y+6	; 0x06
    5a3e:	ff 80       	ldd	r15, Y+7	; 0x07
    5a40:	08 85       	ldd	r16, Y+8	; 0x08
    5a42:	19 85       	ldd	r17, Y+9	; 0x09
    5a44:	2a 2d       	mov	r18, r10
    5a46:	3b 2d       	mov	r19, r11
    5a48:	4c 2d       	mov	r20, r12
    5a4a:	5d 2d       	mov	r21, r13
    5a4c:	6e 2d       	mov	r22, r14
    5a4e:	7f 2d       	mov	r23, r15
    5a50:	80 2f       	mov	r24, r16
    5a52:	91 2f       	mov	r25, r17
    5a54:	0f 2e       	mov	r0, r31
    5a56:	fa e0       	ldi	r31, 0x0A	; 10
    5a58:	af 2e       	mov	r10, r31
    5a5a:	f0 2d       	mov	r31, r0
    5a5c:	bb 24       	eor	r11, r11
    5a5e:	cc 24       	eor	r12, r12
    5a60:	dd 24       	eor	r13, r13
    5a62:	ee 24       	eor	r14, r14
    5a64:	ff 24       	eor	r15, r15
    5a66:	00 e0       	ldi	r16, 0x00	; 0
    5a68:	10 e0       	ldi	r17, 0x00	; 0
    5a6a:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <__udivdi3>
    5a6e:	a2 2e       	mov	r10, r18
    5a70:	b3 2e       	mov	r11, r19
    5a72:	c4 2e       	mov	r12, r20
    5a74:	d5 2e       	mov	r13, r21
    5a76:	e6 2e       	mov	r14, r22
    5a78:	f7 2e       	mov	r15, r23
    5a7a:	08 2f       	mov	r16, r24
    5a7c:	19 2f       	mov	r17, r25
    5a7e:	aa 82       	std	Y+2, r10	; 0x02
    5a80:	bb 82       	std	Y+3, r11	; 0x03
    5a82:	cc 82       	std	Y+4, r12	; 0x04
    5a84:	dd 82       	std	Y+5, r13	; 0x05
    5a86:	ee 82       	std	Y+6, r14	; 0x06
    5a88:	ff 82       	std	Y+7, r15	; 0x07
    5a8a:	08 87       	std	Y+8, r16	; 0x08
    5a8c:	19 87       	std	Y+9, r17	; 0x09
        digitsCounter--;
    5a8e:	89 81       	ldd	r24, Y+1	; 0x01
    5a90:	81 50       	subi	r24, 0x01	; 1
    5a92:	89 83       	std	Y+1, r24	; 0x01
    do {
        reversed = (reversed*10) + (number%10);
        number /= 10;
        digitsCounter++;
    } while (number > 0);
    while (digitsCounter > 0) {
    5a94:	89 81       	ldd	r24, Y+1	; 0x01
    5a96:	88 23       	and	r24, r24
    5a98:	09 f0       	breq	.+2      	; 0x5a9c <Lcd_DisplayNumber+0x792>
    5a9a:	9b cf       	rjmp	.-202    	; 0x59d2 <Lcd_DisplayNumber+0x6c8>
        Lcd_SendData(reversed%10 + '0');
        reversed /= 10;
        digitsCounter--;
    }
}
    5a9c:	cd 59       	subi	r28, 0x9D	; 157
    5a9e:	df 4f       	sbci	r29, 0xFF	; 255
    5aa0:	0f b6       	in	r0, 0x3f	; 63
    5aa2:	f8 94       	cli
    5aa4:	de bf       	out	0x3e, r29	; 62
    5aa6:	0f be       	out	0x3f, r0	; 63
    5aa8:	cd bf       	out	0x3d, r28	; 61
    5aaa:	cf 91       	pop	r28
    5aac:	df 91       	pop	r29
    5aae:	1f 91       	pop	r17
    5ab0:	0f 91       	pop	r16
    5ab2:	ff 90       	pop	r15
    5ab4:	ef 90       	pop	r14
    5ab6:	df 90       	pop	r13
    5ab8:	cf 90       	pop	r12
    5aba:	bf 90       	pop	r11
    5abc:	af 90       	pop	r10
    5abe:	08 95       	ret

00005ac0 <Lcd_ClearDisplay>:

void Lcd_ClearDisplay(void) {
    5ac0:	df 93       	push	r29
    5ac2:	cf 93       	push	r28
    5ac4:	cd b7       	in	r28, 0x3d	; 61
    5ac6:	de b7       	in	r29, 0x3e	; 62
    Lcd_SendCommand(1);
    5ac8:	81 e0       	ldi	r24, 0x01	; 1
    5aca:	0e 94 f2 2e 	call	0x5de4	; 0x5de4 <Lcd_SendCommand>
}
    5ace:	cf 91       	pop	r28
    5ad0:	df 91       	pop	r29
    5ad2:	08 95       	ret

00005ad4 <Lcd_SetCursorPosition>:
// 1, 39 -> 1*0x40 + 39 = 0x40 + 0x27 = 0x67
void Lcd_SetCursorPosition(u8 row, u8 column) {
    5ad4:	df 93       	push	r29
    5ad6:	cf 93       	push	r28
    5ad8:	00 d0       	rcall	.+0      	; 0x5ada <Lcd_SetCursorPosition+0x6>
    5ada:	0f 92       	push	r0
    5adc:	cd b7       	in	r28, 0x3d	; 61
    5ade:	de b7       	in	r29, 0x3e	; 62
    5ae0:	8a 83       	std	Y+2, r24	; 0x02
    5ae2:	6b 83       	std	Y+3, r22	; 0x03
    u8 address = row*0x40 + column;
    5ae4:	8a 81       	ldd	r24, Y+2	; 0x02
    5ae6:	88 2f       	mov	r24, r24
    5ae8:	90 e0       	ldi	r25, 0x00	; 0
    5aea:	00 24       	eor	r0, r0
    5aec:	96 95       	lsr	r25
    5aee:	87 95       	ror	r24
    5af0:	07 94       	ror	r0
    5af2:	96 95       	lsr	r25
    5af4:	87 95       	ror	r24
    5af6:	07 94       	ror	r0
    5af8:	98 2f       	mov	r25, r24
    5afa:	80 2d       	mov	r24, r0
    5afc:	98 2f       	mov	r25, r24
    5afe:	8b 81       	ldd	r24, Y+3	; 0x03
    5b00:	89 0f       	add	r24, r25
    5b02:	89 83       	std	Y+1, r24	; 0x01
    SET_BIT(address, 7);
    5b04:	89 81       	ldd	r24, Y+1	; 0x01
    5b06:	80 68       	ori	r24, 0x80	; 128
    5b08:	89 83       	std	Y+1, r24	; 0x01
    Lcd_SendCommand(address);
    5b0a:	89 81       	ldd	r24, Y+1	; 0x01
    5b0c:	0e 94 f2 2e 	call	0x5de4	; 0x5de4 <Lcd_SendCommand>
}
    5b10:	0f 90       	pop	r0
    5b12:	0f 90       	pop	r0
    5b14:	0f 90       	pop	r0
    5b16:	cf 91       	pop	r28
    5b18:	df 91       	pop	r29
    5b1a:	08 95       	ret

00005b1c <Lcd_ShiftDisplayLeft>:

void Lcd_ShiftDisplayLeft(u8 count) {
    5b1c:	df 93       	push	r29
    5b1e:	cf 93       	push	r28
    5b20:	0f 92       	push	r0
    5b22:	cd b7       	in	r28, 0x3d	; 61
    5b24:	de b7       	in	r29, 0x3e	; 62
    5b26:	89 83       	std	Y+1, r24	; 0x01
    5b28:	06 c0       	rjmp	.+12     	; 0x5b36 <Lcd_ShiftDisplayLeft+0x1a>
    while (count > 0) {
        Lcd_SendCommand(0b00011000);
    5b2a:	88 e1       	ldi	r24, 0x18	; 24
    5b2c:	0e 94 f2 2e 	call	0x5de4	; 0x5de4 <Lcd_SendCommand>
        count--;
    5b30:	89 81       	ldd	r24, Y+1	; 0x01
    5b32:	81 50       	subi	r24, 0x01	; 1
    5b34:	89 83       	std	Y+1, r24	; 0x01
    SET_BIT(address, 7);
    Lcd_SendCommand(address);
}

void Lcd_ShiftDisplayLeft(u8 count) {
    while (count > 0) {
    5b36:	89 81       	ldd	r24, Y+1	; 0x01
    5b38:	88 23       	and	r24, r24
    5b3a:	b9 f7       	brne	.-18     	; 0x5b2a <Lcd_ShiftDisplayLeft+0xe>
        Lcd_SendCommand(0b00011000);
        count--;
    }
}
    5b3c:	0f 90       	pop	r0
    5b3e:	cf 91       	pop	r28
    5b40:	df 91       	pop	r29
    5b42:	08 95       	ret

00005b44 <Lcd_ShiftDisplayRight>:

void Lcd_ShiftDisplayRight(u8 count) {
    5b44:	df 93       	push	r29
    5b46:	cf 93       	push	r28
    5b48:	0f 92       	push	r0
    5b4a:	cd b7       	in	r28, 0x3d	; 61
    5b4c:	de b7       	in	r29, 0x3e	; 62
    5b4e:	89 83       	std	Y+1, r24	; 0x01
    5b50:	06 c0       	rjmp	.+12     	; 0x5b5e <Lcd_ShiftDisplayRight+0x1a>
    while (count > 0) {
        Lcd_SendCommand(0b00011100);
    5b52:	8c e1       	ldi	r24, 0x1C	; 28
    5b54:	0e 94 f2 2e 	call	0x5de4	; 0x5de4 <Lcd_SendCommand>
        count--;
    5b58:	89 81       	ldd	r24, Y+1	; 0x01
    5b5a:	81 50       	subi	r24, 0x01	; 1
    5b5c:	89 83       	std	Y+1, r24	; 0x01
        count--;
    }
}

void Lcd_ShiftDisplayRight(u8 count) {
    while (count > 0) {
    5b5e:	89 81       	ldd	r24, Y+1	; 0x01
    5b60:	88 23       	and	r24, r24
    5b62:	b9 f7       	brne	.-18     	; 0x5b52 <Lcd_ShiftDisplayRight+0xe>
        Lcd_SendCommand(0b00011100);
        count--;
    }
}
    5b64:	0f 90       	pop	r0
    5b66:	cf 91       	pop	r28
    5b68:	df 91       	pop	r29
    5b6a:	08 95       	ret

00005b6c <Lcd_ReturnHome>:

void Lcd_ReturnHome(void) {
    5b6c:	df 93       	push	r29
    5b6e:	cf 93       	push	r28
    5b70:	cd b7       	in	r28, 0x3d	; 61
    5b72:	de b7       	in	r29, 0x3e	; 62
    Lcd_SendCommand(0b00000010);
    5b74:	82 e0       	ldi	r24, 0x02	; 2
    5b76:	0e 94 f2 2e 	call	0x5de4	; 0x5de4 <Lcd_SendCommand>
}
    5b7a:	cf 91       	pop	r28
    5b7c:	df 91       	pop	r29
    5b7e:	08 95       	ret

00005b80 <Lcd_ShiftCursorRight>:

void Lcd_ShiftCursorRight(u8 count) {
    5b80:	df 93       	push	r29
    5b82:	cf 93       	push	r28
    5b84:	0f 92       	push	r0
    5b86:	cd b7       	in	r28, 0x3d	; 61
    5b88:	de b7       	in	r29, 0x3e	; 62
    5b8a:	89 83       	std	Y+1, r24	; 0x01
    5b8c:	06 c0       	rjmp	.+12     	; 0x5b9a <Lcd_ShiftCursorRight+0x1a>
    while (count > 0) {
        Lcd_SendCommand(0b00010100);
    5b8e:	84 e1       	ldi	r24, 0x14	; 20
    5b90:	0e 94 f2 2e 	call	0x5de4	; 0x5de4 <Lcd_SendCommand>
        count--;
    5b94:	89 81       	ldd	r24, Y+1	; 0x01
    5b96:	81 50       	subi	r24, 0x01	; 1
    5b98:	89 83       	std	Y+1, r24	; 0x01
void Lcd_ReturnHome(void) {
    Lcd_SendCommand(0b00000010);
}

void Lcd_ShiftCursorRight(u8 count) {
    while (count > 0) {
    5b9a:	89 81       	ldd	r24, Y+1	; 0x01
    5b9c:	88 23       	and	r24, r24
    5b9e:	b9 f7       	brne	.-18     	; 0x5b8e <Lcd_ShiftCursorRight+0xe>
        Lcd_SendCommand(0b00010100);
        count--;
    }
}
    5ba0:	0f 90       	pop	r0
    5ba2:	cf 91       	pop	r28
    5ba4:	df 91       	pop	r29
    5ba6:	08 95       	ret

00005ba8 <Lcd_ShiftCursorLeft>:

void Lcd_ShiftCursorLeft(u8 count) {
    5ba8:	df 93       	push	r29
    5baa:	cf 93       	push	r28
    5bac:	0f 92       	push	r0
    5bae:	cd b7       	in	r28, 0x3d	; 61
    5bb0:	de b7       	in	r29, 0x3e	; 62
    5bb2:	89 83       	std	Y+1, r24	; 0x01
    5bb4:	06 c0       	rjmp	.+12     	; 0x5bc2 <Lcd_ShiftCursorLeft+0x1a>
    while (count > 0) {
        Lcd_SendCommand(0b00010000);
    5bb6:	80 e1       	ldi	r24, 0x10	; 16
    5bb8:	0e 94 f2 2e 	call	0x5de4	; 0x5de4 <Lcd_SendCommand>
        count--;
    5bbc:	89 81       	ldd	r24, Y+1	; 0x01
    5bbe:	81 50       	subi	r24, 0x01	; 1
    5bc0:	89 83       	std	Y+1, r24	; 0x01
        count--;
    }
}

void Lcd_ShiftCursorLeft(u8 count) {
    while (count > 0) {
    5bc2:	89 81       	ldd	r24, Y+1	; 0x01
    5bc4:	88 23       	and	r24, r24
    5bc6:	b9 f7       	brne	.-18     	; 0x5bb6 <Lcd_ShiftCursorLeft+0xe>
        Lcd_SendCommand(0b00010000);
        count--;
    }
}
    5bc8:	0f 90       	pop	r0
    5bca:	cf 91       	pop	r28
    5bcc:	df 91       	pop	r29
    5bce:	08 95       	ret

00005bd0 <Lcd_ControlDisplay>:

void Lcd_ControlDisplay(const Lcd_DisplayControlType* control) {
    5bd0:	df 93       	push	r29
    5bd2:	cf 93       	push	r28
    5bd4:	00 d0       	rcall	.+0      	; 0x5bd6 <Lcd_ControlDisplay+0x6>
    5bd6:	0f 92       	push	r0
    5bd8:	cd b7       	in	r28, 0x3d	; 61
    5bda:	de b7       	in	r29, 0x3e	; 62
    5bdc:	9b 83       	std	Y+3, r25	; 0x03
    5bde:	8a 83       	std	Y+2, r24	; 0x02
    u8 command;
    /* Display ON/OFF Control */
    command = 0b00001000;
    5be0:	88 e0       	ldi	r24, 0x08	; 8
    5be2:	89 83       	std	Y+1, r24	; 0x01
    if (control->display == LCD_STATE_ON) {
    5be4:	ea 81       	ldd	r30, Y+2	; 0x02
    5be6:	fb 81       	ldd	r31, Y+3	; 0x03
    5be8:	80 81       	ld	r24, Z
    5bea:	81 30       	cpi	r24, 0x01	; 1
    5bec:	99 f4       	brne	.+38     	; 0x5c14 <Lcd_ControlDisplay+0x44>
        SET_BIT(command, 2);
    5bee:	89 81       	ldd	r24, Y+1	; 0x01
    5bf0:	84 60       	ori	r24, 0x04	; 4
    5bf2:	89 83       	std	Y+1, r24	; 0x01
        if (control->cursor == LCD_STATE_ON) {
    5bf4:	ea 81       	ldd	r30, Y+2	; 0x02
    5bf6:	fb 81       	ldd	r31, Y+3	; 0x03
    5bf8:	81 81       	ldd	r24, Z+1	; 0x01
    5bfa:	81 30       	cpi	r24, 0x01	; 1
    5bfc:	59 f4       	brne	.+22     	; 0x5c14 <Lcd_ControlDisplay+0x44>
            SET_BIT(command, 1);
    5bfe:	89 81       	ldd	r24, Y+1	; 0x01
    5c00:	82 60       	ori	r24, 0x02	; 2
    5c02:	89 83       	std	Y+1, r24	; 0x01
            if (control->cursorBlink == LCD_STATE_ON) {
    5c04:	ea 81       	ldd	r30, Y+2	; 0x02
    5c06:	fb 81       	ldd	r31, Y+3	; 0x03
    5c08:	82 81       	ldd	r24, Z+2	; 0x02
    5c0a:	81 30       	cpi	r24, 0x01	; 1
    5c0c:	19 f4       	brne	.+6      	; 0x5c14 <Lcd_ControlDisplay+0x44>
                SET_BIT(command, 0);
    5c0e:	89 81       	ldd	r24, Y+1	; 0x01
    5c10:	81 60       	ori	r24, 0x01	; 1
    5c12:	89 83       	std	Y+1, r24	; 0x01
            }
        }
    }
    Lcd_SendCommand(command);
    5c14:	89 81       	ldd	r24, Y+1	; 0x01
    5c16:	0e 94 f2 2e 	call	0x5de4	; 0x5de4 <Lcd_SendCommand>
    /* Function Set */
#if LCD_MODE == LCD_MODE_8_BIT
    command = 0b00110000;
    5c1a:	80 e3       	ldi	r24, 0x30	; 48
    5c1c:	89 83       	std	Y+1, r24	; 0x01
#elif LCD_MODE == LCD_MODE_4_BIT
    command = 0b00100000;
#endif
    if (control->lines == LCD_LINES_2) {
    5c1e:	ea 81       	ldd	r30, Y+2	; 0x02
    5c20:	fb 81       	ldd	r31, Y+3	; 0x03
    5c22:	83 81       	ldd	r24, Z+3	; 0x03
    5c24:	81 30       	cpi	r24, 0x01	; 1
    5c26:	19 f4       	brne	.+6      	; 0x5c2e <Lcd_ControlDisplay+0x5e>
        SET_BIT(command, 3);
    5c28:	89 81       	ldd	r24, Y+1	; 0x01
    5c2a:	88 60       	ori	r24, 0x08	; 8
    5c2c:	89 83       	std	Y+1, r24	; 0x01
    }
    if (control->font == LCD_FONT_5X10) {
    5c2e:	ea 81       	ldd	r30, Y+2	; 0x02
    5c30:	fb 81       	ldd	r31, Y+3	; 0x03
    5c32:	84 81       	ldd	r24, Z+4	; 0x04
    5c34:	81 30       	cpi	r24, 0x01	; 1
    5c36:	19 f4       	brne	.+6      	; 0x5c3e <Lcd_ControlDisplay+0x6e>
        SET_BIT(command, 2);
    5c38:	89 81       	ldd	r24, Y+1	; 0x01
    5c3a:	84 60       	ori	r24, 0x04	; 4
    5c3c:	89 83       	std	Y+1, r24	; 0x01
    }
    Lcd_SendCommand(command);
    5c3e:	89 81       	ldd	r24, Y+1	; 0x01
    5c40:	0e 94 f2 2e 	call	0x5de4	; 0x5de4 <Lcd_SendCommand>
}
    5c44:	0f 90       	pop	r0
    5c46:	0f 90       	pop	r0
    5c48:	0f 90       	pop	r0
    5c4a:	cf 91       	pop	r28
    5c4c:	df 91       	pop	r29
    5c4e:	08 95       	ret

00005c50 <Lcd_SaveSpecialCharacter>:

void Lcd_SaveSpecialCharacter(u8 location, u8* pattern) {
    5c50:	df 93       	push	r29
    5c52:	cf 93       	push	r28
    5c54:	00 d0       	rcall	.+0      	; 0x5c56 <Lcd_SaveSpecialCharacter+0x6>
    5c56:	00 d0       	rcall	.+0      	; 0x5c58 <Lcd_SaveSpecialCharacter+0x8>
    5c58:	cd b7       	in	r28, 0x3d	; 61
    5c5a:	de b7       	in	r29, 0x3e	; 62
    5c5c:	8a 83       	std	Y+2, r24	; 0x02
    5c5e:	7c 83       	std	Y+4, r23	; 0x04
    5c60:	6b 83       	std	Y+3, r22	; 0x03
    u8 i;
    if (location < 8) {
    5c62:	8a 81       	ldd	r24, Y+2	; 0x02
    5c64:	88 30       	cpi	r24, 0x08	; 8
    5c66:	18 f5       	brcc	.+70     	; 0x5cae <Lcd_SaveSpecialCharacter+0x5e>
        location *= 8;
    5c68:	8a 81       	ldd	r24, Y+2	; 0x02
    5c6a:	88 2f       	mov	r24, r24
    5c6c:	90 e0       	ldi	r25, 0x00	; 0
    5c6e:	88 0f       	add	r24, r24
    5c70:	99 1f       	adc	r25, r25
    5c72:	88 0f       	add	r24, r24
    5c74:	99 1f       	adc	r25, r25
    5c76:	88 0f       	add	r24, r24
    5c78:	99 1f       	adc	r25, r25
    5c7a:	8a 83       	std	Y+2, r24	; 0x02
        SET_BIT(location, 6);
    5c7c:	8a 81       	ldd	r24, Y+2	; 0x02
    5c7e:	80 64       	ori	r24, 0x40	; 64
    5c80:	8a 83       	std	Y+2, r24	; 0x02
        Lcd_SendCommand(location);
    5c82:	8a 81       	ldd	r24, Y+2	; 0x02
    5c84:	0e 94 f2 2e 	call	0x5de4	; 0x5de4 <Lcd_SendCommand>
        for (i=0; i<8; i++) {
    5c88:	19 82       	std	Y+1, r1	; 0x01
    5c8a:	0e c0       	rjmp	.+28     	; 0x5ca8 <Lcd_SaveSpecialCharacter+0x58>
            Lcd_SendData(pattern[i]);
    5c8c:	89 81       	ldd	r24, Y+1	; 0x01
    5c8e:	28 2f       	mov	r18, r24
    5c90:	30 e0       	ldi	r19, 0x00	; 0
    5c92:	8b 81       	ldd	r24, Y+3	; 0x03
    5c94:	9c 81       	ldd	r25, Y+4	; 0x04
    5c96:	fc 01       	movw	r30, r24
    5c98:	e2 0f       	add	r30, r18
    5c9a:	f3 1f       	adc	r31, r19
    5c9c:	80 81       	ld	r24, Z
    5c9e:	0e 94 94 2f 	call	0x5f28	; 0x5f28 <Lcd_SendData>
    u8 i;
    if (location < 8) {
        location *= 8;
        SET_BIT(location, 6);
        Lcd_SendCommand(location);
        for (i=0; i<8; i++) {
    5ca2:	89 81       	ldd	r24, Y+1	; 0x01
    5ca4:	8f 5f       	subi	r24, 0xFF	; 255
    5ca6:	89 83       	std	Y+1, r24	; 0x01
    5ca8:	89 81       	ldd	r24, Y+1	; 0x01
    5caa:	88 30       	cpi	r24, 0x08	; 8
    5cac:	78 f3       	brcs	.-34     	; 0x5c8c <Lcd_SaveSpecialCharacter+0x3c>
            Lcd_SendData(pattern[i]);
        }
    }
}
    5cae:	0f 90       	pop	r0
    5cb0:	0f 90       	pop	r0
    5cb2:	0f 90       	pop	r0
    5cb4:	0f 90       	pop	r0
    5cb6:	cf 91       	pop	r28
    5cb8:	df 91       	pop	r29
    5cba:	08 95       	ret

00005cbc <Lcd_Print>:

void Lcd_Print(char* str, ...) {
    5cbc:	df 93       	push	r29
    5cbe:	cf 93       	push	r28
    5cc0:	00 d0       	rcall	.+0      	; 0x5cc2 <Lcd_Print+0x6>
    5cc2:	00 d0       	rcall	.+0      	; 0x5cc4 <Lcd_Print+0x8>
    5cc4:	cd b7       	in	r28, 0x3d	; 61
    5cc6:	de b7       	in	r29, 0x3e	; 62
	va_list var_list;
	va_start(var_list, str);
    5cc8:	ce 01       	movw	r24, r28
    5cca:	0b 96       	adiw	r24, 0x0b	; 11
    5ccc:	9a 83       	std	Y+2, r25	; 0x02
    5cce:	89 83       	std	Y+1, r24	; 0x01
    5cd0:	7c c0       	rjmp	.+248    	; 0x5dca <Lcd_Print+0x10e>
	while(*str != '\0') {
		if (*str == '%') {
    5cd2:	e9 85       	ldd	r30, Y+9	; 0x09
    5cd4:	fa 85       	ldd	r31, Y+10	; 0x0a
    5cd6:	80 81       	ld	r24, Z
    5cd8:	85 32       	cpi	r24, 0x25	; 37
    5cda:	09 f0       	breq	.+2      	; 0x5cde <Lcd_Print+0x22>
    5cdc:	6c c0       	rjmp	.+216    	; 0x5db6 <Lcd_Print+0xfa>
			str++;
    5cde:	89 85       	ldd	r24, Y+9	; 0x09
    5ce0:	9a 85       	ldd	r25, Y+10	; 0x0a
    5ce2:	01 96       	adiw	r24, 0x01	; 1
    5ce4:	9a 87       	std	Y+10, r25	; 0x0a
    5ce6:	89 87       	std	Y+9, r24	; 0x09
			switch(*str) {
    5ce8:	e9 85       	ldd	r30, Y+9	; 0x09
    5cea:	fa 85       	ldd	r31, Y+10	; 0x0a
    5cec:	80 81       	ld	r24, Z
    5cee:	28 2f       	mov	r18, r24
    5cf0:	30 e0       	ldi	r19, 0x00	; 0
    5cf2:	3c 83       	std	Y+4, r19	; 0x04
    5cf4:	2b 83       	std	Y+3, r18	; 0x03
    5cf6:	8b 81       	ldd	r24, Y+3	; 0x03
    5cf8:	9c 81       	ldd	r25, Y+4	; 0x04
    5cfa:	84 36       	cpi	r24, 0x64	; 100
    5cfc:	91 05       	cpc	r25, r1
    5cfe:	11 f1       	breq	.+68     	; 0x5d44 <Lcd_Print+0x88>
    5d00:	2b 81       	ldd	r18, Y+3	; 0x03
    5d02:	3c 81       	ldd	r19, Y+4	; 0x04
    5d04:	25 36       	cpi	r18, 0x65	; 101
    5d06:	31 05       	cpc	r19, r1
    5d08:	34 f4       	brge	.+12     	; 0x5d16 <Lcd_Print+0x5a>
    5d0a:	8b 81       	ldd	r24, Y+3	; 0x03
    5d0c:	9c 81       	ldd	r25, Y+4	; 0x04
    5d0e:	83 36       	cpi	r24, 0x63	; 99
    5d10:	91 05       	cpc	r25, r1
    5d12:	61 f0       	breq	.+24     	; 0x5d2c <Lcd_Print+0x70>
    5d14:	4a c0       	rjmp	.+148    	; 0x5daa <Lcd_Print+0xee>
    5d16:	2b 81       	ldd	r18, Y+3	; 0x03
    5d18:	3c 81       	ldd	r19, Y+4	; 0x04
    5d1a:	2c 36       	cpi	r18, 0x6C	; 108
    5d1c:	31 05       	cpc	r19, r1
    5d1e:	a9 f1       	breq	.+106    	; 0x5d8a <Lcd_Print+0xce>
    5d20:	8b 81       	ldd	r24, Y+3	; 0x03
    5d22:	9c 81       	ldd	r25, Y+4	; 0x04
    5d24:	85 37       	cpi	r24, 0x75	; 117
    5d26:	91 05       	cpc	r25, r1
    5d28:	f9 f0       	breq	.+62     	; 0x5d68 <Lcd_Print+0xac>
    5d2a:	3f c0       	rjmp	.+126    	; 0x5daa <Lcd_Print+0xee>
				case 'c':
                    Lcd_DisplayCharcter((char)va_arg(var_list, int));
    5d2c:	29 81       	ldd	r18, Y+1	; 0x01
    5d2e:	3a 81       	ldd	r19, Y+2	; 0x02
    5d30:	c9 01       	movw	r24, r18
    5d32:	02 96       	adiw	r24, 0x02	; 2
    5d34:	9a 83       	std	Y+2, r25	; 0x02
    5d36:	89 83       	std	Y+1, r24	; 0x01
    5d38:	f9 01       	movw	r30, r18
    5d3a:	80 81       	ld	r24, Z
    5d3c:	91 81       	ldd	r25, Z+1	; 0x01
    5d3e:	0e 94 4d 29 	call	0x529a	; 0x529a <Lcd_DisplayCharcter>
    5d42:	3e c0       	rjmp	.+124    	; 0x5dc0 <Lcd_Print+0x104>
					break;
				case 'd':
                    Lcd_DisplayNumber((int)va_arg(var_list, int));
    5d44:	29 81       	ldd	r18, Y+1	; 0x01
    5d46:	3a 81       	ldd	r19, Y+2	; 0x02
    5d48:	c9 01       	movw	r24, r18
    5d4a:	02 96       	adiw	r24, 0x02	; 2
    5d4c:	9a 83       	std	Y+2, r25	; 0x02
    5d4e:	89 83       	std	Y+1, r24	; 0x01
    5d50:	f9 01       	movw	r30, r18
    5d52:	80 81       	ld	r24, Z
    5d54:	91 81       	ldd	r25, Z+1	; 0x01
    5d56:	aa 27       	eor	r26, r26
    5d58:	97 fd       	sbrc	r25, 7
    5d5a:	a0 95       	com	r26
    5d5c:	ba 2f       	mov	r27, r26
    5d5e:	bc 01       	movw	r22, r24
    5d60:	cd 01       	movw	r24, r26
    5d62:	0e 94 85 29 	call	0x530a	; 0x530a <Lcd_DisplayNumber>
    5d66:	2c c0       	rjmp	.+88     	; 0x5dc0 <Lcd_Print+0x104>
					break;
				case 'u':
                    Lcd_DisplayNumber((unsigned int)va_arg(var_list, unsigned int));
    5d68:	29 81       	ldd	r18, Y+1	; 0x01
    5d6a:	3a 81       	ldd	r19, Y+2	; 0x02
    5d6c:	c9 01       	movw	r24, r18
    5d6e:	02 96       	adiw	r24, 0x02	; 2
    5d70:	9a 83       	std	Y+2, r25	; 0x02
    5d72:	89 83       	std	Y+1, r24	; 0x01
    5d74:	f9 01       	movw	r30, r18
    5d76:	80 81       	ld	r24, Z
    5d78:	91 81       	ldd	r25, Z+1	; 0x01
    5d7a:	cc 01       	movw	r24, r24
    5d7c:	a0 e0       	ldi	r26, 0x00	; 0
    5d7e:	b0 e0       	ldi	r27, 0x00	; 0
    5d80:	bc 01       	movw	r22, r24
    5d82:	cd 01       	movw	r24, r26
    5d84:	0e 94 85 29 	call	0x530a	; 0x530a <Lcd_DisplayNumber>
    5d88:	1b c0       	rjmp	.+54     	; 0x5dc0 <Lcd_Print+0x104>
					break;
				case 'l':
                    Lcd_DisplayNumber((long int)va_arg(var_list, long int));
    5d8a:	29 81       	ldd	r18, Y+1	; 0x01
    5d8c:	3a 81       	ldd	r19, Y+2	; 0x02
    5d8e:	c9 01       	movw	r24, r18
    5d90:	04 96       	adiw	r24, 0x04	; 4
    5d92:	9a 83       	std	Y+2, r25	; 0x02
    5d94:	89 83       	std	Y+1, r24	; 0x01
    5d96:	f9 01       	movw	r30, r18
    5d98:	80 81       	ld	r24, Z
    5d9a:	91 81       	ldd	r25, Z+1	; 0x01
    5d9c:	a2 81       	ldd	r26, Z+2	; 0x02
    5d9e:	b3 81       	ldd	r27, Z+3	; 0x03
    5da0:	bc 01       	movw	r22, r24
    5da2:	cd 01       	movw	r24, r26
    5da4:	0e 94 85 29 	call	0x530a	; 0x530a <Lcd_DisplayNumber>
    5da8:	0b c0       	rjmp	.+22     	; 0x5dc0 <Lcd_Print+0x104>
					break;
				default:
					Lcd_DisplayCharcter(*str);
    5daa:	e9 85       	ldd	r30, Y+9	; 0x09
    5dac:	fa 85       	ldd	r31, Y+10	; 0x0a
    5dae:	80 81       	ld	r24, Z
    5db0:	0e 94 4d 29 	call	0x529a	; 0x529a <Lcd_DisplayCharcter>
    5db4:	05 c0       	rjmp	.+10     	; 0x5dc0 <Lcd_Print+0x104>
					break;
			}
		}
		else {
			Lcd_DisplayCharcter(*str);
    5db6:	e9 85       	ldd	r30, Y+9	; 0x09
    5db8:	fa 85       	ldd	r31, Y+10	; 0x0a
    5dba:	80 81       	ld	r24, Z
    5dbc:	0e 94 4d 29 	call	0x529a	; 0x529a <Lcd_DisplayCharcter>
		}
		str++;
    5dc0:	89 85       	ldd	r24, Y+9	; 0x09
    5dc2:	9a 85       	ldd	r25, Y+10	; 0x0a
    5dc4:	01 96       	adiw	r24, 0x01	; 1
    5dc6:	9a 87       	std	Y+10, r25	; 0x0a
    5dc8:	89 87       	std	Y+9, r24	; 0x09
}

void Lcd_Print(char* str, ...) {
	va_list var_list;
	va_start(var_list, str);
	while(*str != '\0') {
    5dca:	e9 85       	ldd	r30, Y+9	; 0x09
    5dcc:	fa 85       	ldd	r31, Y+10	; 0x0a
    5dce:	80 81       	ld	r24, Z
    5dd0:	88 23       	and	r24, r24
    5dd2:	09 f0       	breq	.+2      	; 0x5dd6 <Lcd_Print+0x11a>
    5dd4:	7e cf       	rjmp	.-260    	; 0x5cd2 <Lcd_Print+0x16>
		else {
			Lcd_DisplayCharcter(*str);
		}
		str++;
	}
}
    5dd6:	0f 90       	pop	r0
    5dd8:	0f 90       	pop	r0
    5dda:	0f 90       	pop	r0
    5ddc:	0f 90       	pop	r0
    5dde:	cf 91       	pop	r28
    5de0:	df 91       	pop	r29
    5de2:	08 95       	ret

00005de4 <Lcd_SendCommand>:



static void Lcd_SendCommand(u8 command) {
    5de4:	df 93       	push	r29
    5de6:	cf 93       	push	r28
    5de8:	cd b7       	in	r28, 0x3d	; 61
    5dea:	de b7       	in	r29, 0x3e	; 62
    5dec:	29 97       	sbiw	r28, 0x09	; 9
    5dee:	0f b6       	in	r0, 0x3f	; 63
    5df0:	f8 94       	cli
    5df2:	de bf       	out	0x3e, r29	; 62
    5df4:	0f be       	out	0x3f, r0	; 63
    5df6:	cd bf       	out	0x3d, r28	; 61
    5df8:	89 87       	std	Y+9, r24	; 0x09
    DIO_enuWritePin(LCD_PIN_RS, DIO_LOW);
    5dfa:	87 e1       	ldi	r24, 0x17	; 23
    5dfc:	60 e0       	ldi	r22, 0x00	; 0
    5dfe:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_RW, DIO_LOW);
    5e02:	86 e1       	ldi	r24, 0x16	; 22
    5e04:	60 e0       	ldi	r22, 0x00	; 0
    5e06:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
#if LCD_MODE == LCD_MODE_8_BIT
    DIO_enuWritePin(LCD_PIN_D0, GET_BIT(command, 0));
    5e0a:	89 85       	ldd	r24, Y+9	; 0x09
    5e0c:	98 2f       	mov	r25, r24
    5e0e:	91 70       	andi	r25, 0x01	; 1
    5e10:	88 e1       	ldi	r24, 0x18	; 24
    5e12:	69 2f       	mov	r22, r25
    5e14:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D1, GET_BIT(command, 1));
    5e18:	89 85       	ldd	r24, Y+9	; 0x09
    5e1a:	86 95       	lsr	r24
    5e1c:	98 2f       	mov	r25, r24
    5e1e:	91 70       	andi	r25, 0x01	; 1
    5e20:	89 e1       	ldi	r24, 0x19	; 25
    5e22:	69 2f       	mov	r22, r25
    5e24:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D2, GET_BIT(command, 2));
    5e28:	89 85       	ldd	r24, Y+9	; 0x09
    5e2a:	86 95       	lsr	r24
    5e2c:	86 95       	lsr	r24
    5e2e:	98 2f       	mov	r25, r24
    5e30:	91 70       	andi	r25, 0x01	; 1
    5e32:	8a e1       	ldi	r24, 0x1A	; 26
    5e34:	69 2f       	mov	r22, r25
    5e36:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D3, GET_BIT(command, 3));
    5e3a:	89 85       	ldd	r24, Y+9	; 0x09
    5e3c:	86 95       	lsr	r24
    5e3e:	86 95       	lsr	r24
    5e40:	86 95       	lsr	r24
    5e42:	98 2f       	mov	r25, r24
    5e44:	91 70       	andi	r25, 0x01	; 1
    5e46:	8b e1       	ldi	r24, 0x1B	; 27
    5e48:	69 2f       	mov	r22, r25
    5e4a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
#endif
    DIO_enuWritePin(LCD_PIN_D4, GET_BIT(command, 4));
    5e4e:	89 85       	ldd	r24, Y+9	; 0x09
    5e50:	82 95       	swap	r24
    5e52:	8f 70       	andi	r24, 0x0F	; 15
    5e54:	98 2f       	mov	r25, r24
    5e56:	91 70       	andi	r25, 0x01	; 1
    5e58:	8c e1       	ldi	r24, 0x1C	; 28
    5e5a:	69 2f       	mov	r22, r25
    5e5c:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D5, GET_BIT(command, 5));
    5e60:	89 85       	ldd	r24, Y+9	; 0x09
    5e62:	82 95       	swap	r24
    5e64:	86 95       	lsr	r24
    5e66:	87 70       	andi	r24, 0x07	; 7
    5e68:	98 2f       	mov	r25, r24
    5e6a:	91 70       	andi	r25, 0x01	; 1
    5e6c:	8d e1       	ldi	r24, 0x1D	; 29
    5e6e:	69 2f       	mov	r22, r25
    5e70:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D6, GET_BIT(command, 6));
    5e74:	89 85       	ldd	r24, Y+9	; 0x09
    5e76:	82 95       	swap	r24
    5e78:	86 95       	lsr	r24
    5e7a:	86 95       	lsr	r24
    5e7c:	83 70       	andi	r24, 0x03	; 3
    5e7e:	98 2f       	mov	r25, r24
    5e80:	91 70       	andi	r25, 0x01	; 1
    5e82:	8e e1       	ldi	r24, 0x1E	; 30
    5e84:	69 2f       	mov	r22, r25
    5e86:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D7, GET_BIT(command, 7));
    5e8a:	89 85       	ldd	r24, Y+9	; 0x09
    5e8c:	98 2f       	mov	r25, r24
    5e8e:	99 1f       	adc	r25, r25
    5e90:	99 27       	eor	r25, r25
    5e92:	99 1f       	adc	r25, r25
    5e94:	8f e1       	ldi	r24, 0x1F	; 31
    5e96:	69 2f       	mov	r22, r25
    5e98:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_EN, DIO_HIGH);
    5e9c:	85 e1       	ldi	r24, 0x15	; 21
    5e9e:	61 e0       	ldi	r22, 0x01	; 1
    5ea0:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    Delay_ms(2);
    5ea4:	1d 82       	std	Y+5, r1	; 0x05
    5ea6:	1e 82       	std	Y+6, r1	; 0x06
    5ea8:	1f 82       	std	Y+7, r1	; 0x07
    5eaa:	18 86       	std	Y+8, r1	; 0x08
    5eac:	28 c0       	rjmp	.+80     	; 0x5efe <Lcd_SendCommand+0x11a>
    5eae:	80 ed       	ldi	r24, 0xD0	; 208
    5eb0:	97 e0       	ldi	r25, 0x07	; 7
    5eb2:	a0 e0       	ldi	r26, 0x00	; 0
    5eb4:	b0 e0       	ldi	r27, 0x00	; 0
    5eb6:	89 83       	std	Y+1, r24	; 0x01
    5eb8:	9a 83       	std	Y+2, r25	; 0x02
    5eba:	ab 83       	std	Y+3, r26	; 0x03
    5ebc:	bc 83       	std	Y+4, r27	; 0x04
    5ebe:	0c c0       	rjmp	.+24     	; 0x5ed8 <Lcd_SendCommand+0xf4>
    5ec0:	00 00       	nop
    5ec2:	89 81       	ldd	r24, Y+1	; 0x01
    5ec4:	9a 81       	ldd	r25, Y+2	; 0x02
    5ec6:	ab 81       	ldd	r26, Y+3	; 0x03
    5ec8:	bc 81       	ldd	r27, Y+4	; 0x04
    5eca:	01 97       	sbiw	r24, 0x01	; 1
    5ecc:	a1 09       	sbc	r26, r1
    5ece:	b1 09       	sbc	r27, r1
    5ed0:	89 83       	std	Y+1, r24	; 0x01
    5ed2:	9a 83       	std	Y+2, r25	; 0x02
    5ed4:	ab 83       	std	Y+3, r26	; 0x03
    5ed6:	bc 83       	std	Y+4, r27	; 0x04
    5ed8:	89 81       	ldd	r24, Y+1	; 0x01
    5eda:	9a 81       	ldd	r25, Y+2	; 0x02
    5edc:	ab 81       	ldd	r26, Y+3	; 0x03
    5ede:	bc 81       	ldd	r27, Y+4	; 0x04
    5ee0:	00 97       	sbiw	r24, 0x00	; 0
    5ee2:	a1 05       	cpc	r26, r1
    5ee4:	b1 05       	cpc	r27, r1
    5ee6:	61 f7       	brne	.-40     	; 0x5ec0 <Lcd_SendCommand+0xdc>
    5ee8:	8d 81       	ldd	r24, Y+5	; 0x05
    5eea:	9e 81       	ldd	r25, Y+6	; 0x06
    5eec:	af 81       	ldd	r26, Y+7	; 0x07
    5eee:	b8 85       	ldd	r27, Y+8	; 0x08
    5ef0:	01 97       	sbiw	r24, 0x01	; 1
    5ef2:	a1 09       	sbc	r26, r1
    5ef4:	b1 09       	sbc	r27, r1
    5ef6:	8d 83       	std	Y+5, r24	; 0x05
    5ef8:	9e 83       	std	Y+6, r25	; 0x06
    5efa:	af 83       	std	Y+7, r26	; 0x07
    5efc:	b8 87       	std	Y+8, r27	; 0x08
    5efe:	8d 81       	ldd	r24, Y+5	; 0x05
    5f00:	9e 81       	ldd	r25, Y+6	; 0x06
    5f02:	af 81       	ldd	r26, Y+7	; 0x07
    5f04:	b8 85       	ldd	r27, Y+8	; 0x08
    5f06:	00 97       	sbiw	r24, 0x00	; 0
    5f08:	a1 05       	cpc	r26, r1
    5f0a:	b1 05       	cpc	r27, r1
    5f0c:	81 f6       	brne	.-96     	; 0x5eae <Lcd_SendCommand+0xca>
    DIO_enuWritePin(LCD_PIN_EN, DIO_LOW);
    5f0e:	85 e1       	ldi	r24, 0x15	; 21
    5f10:	60 e0       	ldi	r22, 0x00	; 0
    5f12:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D7, GET_BIT(command, 3));
    DIO_enuWritePin(LCD_PIN_EN, DIO_u8_HIGH);
    Delay_ms(2);
    DIO_enuWritePin(LCD_PIN_EN, DIO_u8_LOW);
#endif
}
    5f16:	29 96       	adiw	r28, 0x09	; 9
    5f18:	0f b6       	in	r0, 0x3f	; 63
    5f1a:	f8 94       	cli
    5f1c:	de bf       	out	0x3e, r29	; 62
    5f1e:	0f be       	out	0x3f, r0	; 63
    5f20:	cd bf       	out	0x3d, r28	; 61
    5f22:	cf 91       	pop	r28
    5f24:	df 91       	pop	r29
    5f26:	08 95       	ret

00005f28 <Lcd_SendData>:

static void Lcd_SendData(u8 data) {
    5f28:	df 93       	push	r29
    5f2a:	cf 93       	push	r28
    5f2c:	cd b7       	in	r28, 0x3d	; 61
    5f2e:	de b7       	in	r29, 0x3e	; 62
    5f30:	29 97       	sbiw	r28, 0x09	; 9
    5f32:	0f b6       	in	r0, 0x3f	; 63
    5f34:	f8 94       	cli
    5f36:	de bf       	out	0x3e, r29	; 62
    5f38:	0f be       	out	0x3f, r0	; 63
    5f3a:	cd bf       	out	0x3d, r28	; 61
    5f3c:	89 87       	std	Y+9, r24	; 0x09
	DIO_enuWritePin(LCD_PIN_RS, DIO_HIGH);
    5f3e:	87 e1       	ldi	r24, 0x17	; 23
    5f40:	61 e0       	ldi	r22, 0x01	; 1
    5f42:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(LCD_PIN_RW, DIO_LOW);
    5f46:	86 e1       	ldi	r24, 0x16	; 22
    5f48:	60 e0       	ldi	r22, 0x00	; 0
    5f4a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
#if LCD_MODE == LCD_MODE_8_BIT
	DIO_enuWritePin(LCD_PIN_D0, GET_BIT(data, 0));
    5f4e:	89 85       	ldd	r24, Y+9	; 0x09
    5f50:	98 2f       	mov	r25, r24
    5f52:	91 70       	andi	r25, 0x01	; 1
    5f54:	88 e1       	ldi	r24, 0x18	; 24
    5f56:	69 2f       	mov	r22, r25
    5f58:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
	DIO_enuWritePin(LCD_PIN_D1, GET_BIT(data, 1));
    5f5c:	89 85       	ldd	r24, Y+9	; 0x09
    5f5e:	86 95       	lsr	r24
    5f60:	98 2f       	mov	r25, r24
    5f62:	91 70       	andi	r25, 0x01	; 1
    5f64:	89 e1       	ldi	r24, 0x19	; 25
    5f66:	69 2f       	mov	r22, r25
    5f68:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D2, GET_BIT(data, 2));
    5f6c:	89 85       	ldd	r24, Y+9	; 0x09
    5f6e:	86 95       	lsr	r24
    5f70:	86 95       	lsr	r24
    5f72:	98 2f       	mov	r25, r24
    5f74:	91 70       	andi	r25, 0x01	; 1
    5f76:	8a e1       	ldi	r24, 0x1A	; 26
    5f78:	69 2f       	mov	r22, r25
    5f7a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D3, GET_BIT(data, 3));
    5f7e:	89 85       	ldd	r24, Y+9	; 0x09
    5f80:	86 95       	lsr	r24
    5f82:	86 95       	lsr	r24
    5f84:	86 95       	lsr	r24
    5f86:	98 2f       	mov	r25, r24
    5f88:	91 70       	andi	r25, 0x01	; 1
    5f8a:	8b e1       	ldi	r24, 0x1B	; 27
    5f8c:	69 2f       	mov	r22, r25
    5f8e:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
#endif
    DIO_enuWritePin(LCD_PIN_D4, GET_BIT(data, 4));
    5f92:	89 85       	ldd	r24, Y+9	; 0x09
    5f94:	82 95       	swap	r24
    5f96:	8f 70       	andi	r24, 0x0F	; 15
    5f98:	98 2f       	mov	r25, r24
    5f9a:	91 70       	andi	r25, 0x01	; 1
    5f9c:	8c e1       	ldi	r24, 0x1C	; 28
    5f9e:	69 2f       	mov	r22, r25
    5fa0:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D5, GET_BIT(data, 5));
    5fa4:	89 85       	ldd	r24, Y+9	; 0x09
    5fa6:	82 95       	swap	r24
    5fa8:	86 95       	lsr	r24
    5faa:	87 70       	andi	r24, 0x07	; 7
    5fac:	98 2f       	mov	r25, r24
    5fae:	91 70       	andi	r25, 0x01	; 1
    5fb0:	8d e1       	ldi	r24, 0x1D	; 29
    5fb2:	69 2f       	mov	r22, r25
    5fb4:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D6, GET_BIT(data, 6));
    5fb8:	89 85       	ldd	r24, Y+9	; 0x09
    5fba:	82 95       	swap	r24
    5fbc:	86 95       	lsr	r24
    5fbe:	86 95       	lsr	r24
    5fc0:	83 70       	andi	r24, 0x03	; 3
    5fc2:	98 2f       	mov	r25, r24
    5fc4:	91 70       	andi	r25, 0x01	; 1
    5fc6:	8e e1       	ldi	r24, 0x1E	; 30
    5fc8:	69 2f       	mov	r22, r25
    5fca:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D7, GET_BIT(data, 7));
    5fce:	89 85       	ldd	r24, Y+9	; 0x09
    5fd0:	98 2f       	mov	r25, r24
    5fd2:	99 1f       	adc	r25, r25
    5fd4:	99 27       	eor	r25, r25
    5fd6:	99 1f       	adc	r25, r25
    5fd8:	8f e1       	ldi	r24, 0x1F	; 31
    5fda:	69 2f       	mov	r22, r25
    5fdc:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_EN, DIO_HIGH);
    5fe0:	85 e1       	ldi	r24, 0x15	; 21
    5fe2:	61 e0       	ldi	r22, 0x01	; 1
    5fe4:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    Delay_ms(2);
    5fe8:	1d 82       	std	Y+5, r1	; 0x05
    5fea:	1e 82       	std	Y+6, r1	; 0x06
    5fec:	1f 82       	std	Y+7, r1	; 0x07
    5fee:	18 86       	std	Y+8, r1	; 0x08
    5ff0:	28 c0       	rjmp	.+80     	; 0x6042 <Lcd_SendData+0x11a>
    5ff2:	80 ed       	ldi	r24, 0xD0	; 208
    5ff4:	97 e0       	ldi	r25, 0x07	; 7
    5ff6:	a0 e0       	ldi	r26, 0x00	; 0
    5ff8:	b0 e0       	ldi	r27, 0x00	; 0
    5ffa:	89 83       	std	Y+1, r24	; 0x01
    5ffc:	9a 83       	std	Y+2, r25	; 0x02
    5ffe:	ab 83       	std	Y+3, r26	; 0x03
    6000:	bc 83       	std	Y+4, r27	; 0x04
    6002:	0c c0       	rjmp	.+24     	; 0x601c <Lcd_SendData+0xf4>
    6004:	00 00       	nop
    6006:	89 81       	ldd	r24, Y+1	; 0x01
    6008:	9a 81       	ldd	r25, Y+2	; 0x02
    600a:	ab 81       	ldd	r26, Y+3	; 0x03
    600c:	bc 81       	ldd	r27, Y+4	; 0x04
    600e:	01 97       	sbiw	r24, 0x01	; 1
    6010:	a1 09       	sbc	r26, r1
    6012:	b1 09       	sbc	r27, r1
    6014:	89 83       	std	Y+1, r24	; 0x01
    6016:	9a 83       	std	Y+2, r25	; 0x02
    6018:	ab 83       	std	Y+3, r26	; 0x03
    601a:	bc 83       	std	Y+4, r27	; 0x04
    601c:	89 81       	ldd	r24, Y+1	; 0x01
    601e:	9a 81       	ldd	r25, Y+2	; 0x02
    6020:	ab 81       	ldd	r26, Y+3	; 0x03
    6022:	bc 81       	ldd	r27, Y+4	; 0x04
    6024:	00 97       	sbiw	r24, 0x00	; 0
    6026:	a1 05       	cpc	r26, r1
    6028:	b1 05       	cpc	r27, r1
    602a:	61 f7       	brne	.-40     	; 0x6004 <Lcd_SendData+0xdc>
    602c:	8d 81       	ldd	r24, Y+5	; 0x05
    602e:	9e 81       	ldd	r25, Y+6	; 0x06
    6030:	af 81       	ldd	r26, Y+7	; 0x07
    6032:	b8 85       	ldd	r27, Y+8	; 0x08
    6034:	01 97       	sbiw	r24, 0x01	; 1
    6036:	a1 09       	sbc	r26, r1
    6038:	b1 09       	sbc	r27, r1
    603a:	8d 83       	std	Y+5, r24	; 0x05
    603c:	9e 83       	std	Y+6, r25	; 0x06
    603e:	af 83       	std	Y+7, r26	; 0x07
    6040:	b8 87       	std	Y+8, r27	; 0x08
    6042:	8d 81       	ldd	r24, Y+5	; 0x05
    6044:	9e 81       	ldd	r25, Y+6	; 0x06
    6046:	af 81       	ldd	r26, Y+7	; 0x07
    6048:	b8 85       	ldd	r27, Y+8	; 0x08
    604a:	00 97       	sbiw	r24, 0x00	; 0
    604c:	a1 05       	cpc	r26, r1
    604e:	b1 05       	cpc	r27, r1
    6050:	81 f6       	brne	.-96     	; 0x5ff2 <Lcd_SendData+0xca>
    DIO_enuWritePin(LCD_PIN_EN, DIO_LOW);
    6052:	85 e1       	ldi	r24, 0x15	; 21
    6054:	60 e0       	ldi	r22, 0x00	; 0
    6056:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(LCD_PIN_D7, GET_BIT(data, 3));
    DIO_enuWritePin(LCD_PIN_EN, DIO_HIGH);
    Delay_ms(2);
    DIO_enuWritePin(LCD_PIN_EN, DIO_LOW);
#endif
}
    605a:	29 96       	adiw	r28, 0x09	; 9
    605c:	0f b6       	in	r0, 0x3f	; 63
    605e:	f8 94       	cli
    6060:	de bf       	out	0x3e, r29	; 62
    6062:	0f be       	out	0x3f, r0	; 63
    6064:	cd bf       	out	0x3d, r28	; 61
    6066:	cf 91       	pop	r28
    6068:	df 91       	pop	r29
    606a:	08 95       	ret

0000606c <KPD_u8GetPressedKeyy>:
/*              pressed at the same time                               	     		   */
/* Input      ! Nothing                                                                */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
u8 KPD_u8GetPressedKeyy(void)
{
    606c:	df 93       	push	r29
    606e:	cf 93       	push	r28
    6070:	cd b7       	in	r28, 0x3d	; 61
    6072:	de b7       	in	r29, 0x3e	; 62
    6074:	62 97       	sbiw	r28, 0x12	; 18
    6076:	0f b6       	in	r0, 0x3f	; 63
    6078:	f8 94       	cli
    607a:	de bf       	out	0x3e, r29	; 62
    607c:	0f be       	out	0x3f, r0	; 63
    607e:	cd bf       	out	0x3d, r28	; 61
  u8 LOC_u8Column;

  u8 LOC_u8Row;

  /* Initialize the switch status to NOT Pressed                                                                     */
  u8 LOC_u8Retrun = NOT_PRESSED;
    6080:	1f 86       	std	Y+15, r1	; 0x0f
  u8 status;
  /* Looping on columns of the Key Pad                                                                               */
  for (LOC_u8Column = 0 + COL_INIT; LOC_u8Column < COL_FIN; LOC_u8Column++)
    6082:	19 8a       	std	Y+17, r1	; 0x11
    6084:	b1 c0       	rjmp	.+354    	; 0x61e8 <KPD_u8GetPressedKeyy+0x17c>
  {
    /* Activate the Column                                                                                           */
    DIO_enuWritePin(LOC_u8Column, DIO_LOW);
    6086:	89 89       	ldd	r24, Y+17	; 0x11
    6088:	60 e0       	ldi	r22, 0x00	; 0
    608a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>

    /* Loop on the rows of the Key Pad                                                                               */
    for (LOC_u8Row = 0 + ROW_INIT; LOC_u8Row < ROW_FIN; LOC_u8Row++)
    608e:	84 e0       	ldi	r24, 0x04	; 4
    6090:	88 8b       	std	Y+16, r24	; 0x10
    6092:	9f c0       	rjmp	.+318    	; 0x61d2 <KPD_u8GetPressedKeyy+0x166>
    {
    	DIO_enuReadPin(LOC_u8Row, &status);
    6094:	9e 01       	movw	r18, r28
    6096:	2e 5e       	subi	r18, 0xEE	; 238
    6098:	3f 4f       	sbci	r19, 0xFF	; 255
    609a:	88 89       	ldd	r24, Y+16	; 0x10
    609c:	b9 01       	movw	r22, r18
    609e:	0e 94 b0 16 	call	0x2d60	; 0x2d60 <DIO_enuReadPin>
      /* Check the status of the switch                                                                              */
      if (!status)
    60a2:	8a 89       	ldd	r24, Y+18	; 0x12
    60a4:	88 23       	and	r24, r24
    60a6:	09 f0       	breq	.+2      	; 0x60aa <KPD_u8GetPressedKeyy+0x3e>
    60a8:	91 c0       	rjmp	.+290    	; 0x61cc <KPD_u8GetPressedKeyy+0x160>
      {
        /* Get the value of the currently pressed switch                                                             */
        LOC_u8Retrun = KPD_au8SwitchVal[LOC_u8Column - COL_INIT][LOC_u8Row - ROW_INIT];
    60aa:	89 89       	ldd	r24, Y+17	; 0x11
    60ac:	48 2f       	mov	r20, r24
    60ae:	50 e0       	ldi	r21, 0x00	; 0
    60b0:	88 89       	ldd	r24, Y+16	; 0x10
    60b2:	88 2f       	mov	r24, r24
    60b4:	90 e0       	ldi	r25, 0x00	; 0
    60b6:	9c 01       	movw	r18, r24
    60b8:	24 50       	subi	r18, 0x04	; 4
    60ba:	30 40       	sbci	r19, 0x00	; 0
    60bc:	ca 01       	movw	r24, r20
    60be:	88 0f       	add	r24, r24
    60c0:	99 1f       	adc	r25, r25
    60c2:	88 0f       	add	r24, r24
    60c4:	99 1f       	adc	r25, r25
    60c6:	82 0f       	add	r24, r18
    60c8:	93 1f       	adc	r25, r19
    60ca:	fc 01       	movw	r30, r24
    60cc:	ee 50       	subi	r30, 0x0E	; 14
    60ce:	fe 4f       	sbci	r31, 0xFE	; 254
    60d0:	80 81       	ld	r24, Z
    60d2:	8f 87       	std	Y+15, r24	; 0x0f
        DIO_enuReadPin(LOC_u8Row, &status);
    60d4:	9e 01       	movw	r18, r28
    60d6:	2e 5e       	subi	r18, 0xEE	; 238
    60d8:	3f 4f       	sbci	r19, 0xFF	; 255
    60da:	88 89       	ldd	r24, Y+16	; 0x10
    60dc:	b9 01       	movw	r22, r18
    60de:	0e 94 b0 16 	call	0x2d60	; 0x2d60 <DIO_enuReadPin>
        /* Wait until the switch is released (Single Press)                                                          */
        while (!status)
    60e2:	8a 89       	ldd	r24, Y+18	; 0x12
    60e4:	88 23       	and	r24, r24
    60e6:	e9 f3       	breq	.-6      	; 0x60e2 <KPD_u8GetPressedKeyy+0x76>
    60e8:	80 e0       	ldi	r24, 0x00	; 0
    60ea:	90 e0       	ldi	r25, 0x00	; 0
    60ec:	a0 e2       	ldi	r26, 0x20	; 32
    60ee:	b1 e4       	ldi	r27, 0x41	; 65
    60f0:	8b 87       	std	Y+11, r24	; 0x0b
    60f2:	9c 87       	std	Y+12, r25	; 0x0c
    60f4:	ad 87       	std	Y+13, r26	; 0x0d
    60f6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    60f8:	6b 85       	ldd	r22, Y+11	; 0x0b
    60fa:	7c 85       	ldd	r23, Y+12	; 0x0c
    60fc:	8d 85       	ldd	r24, Y+13	; 0x0d
    60fe:	9e 85       	ldd	r25, Y+14	; 0x0e
    6100:	20 e0       	ldi	r18, 0x00	; 0
    6102:	30 e0       	ldi	r19, 0x00	; 0
    6104:	4a ef       	ldi	r20, 0xFA	; 250
    6106:	54 e4       	ldi	r21, 0x44	; 68
    6108:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    610c:	dc 01       	movw	r26, r24
    610e:	cb 01       	movw	r24, r22
    6110:	8f 83       	std	Y+7, r24	; 0x07
    6112:	98 87       	std	Y+8, r25	; 0x08
    6114:	a9 87       	std	Y+9, r26	; 0x09
    6116:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    6118:	6f 81       	ldd	r22, Y+7	; 0x07
    611a:	78 85       	ldd	r23, Y+8	; 0x08
    611c:	89 85       	ldd	r24, Y+9	; 0x09
    611e:	9a 85       	ldd	r25, Y+10	; 0x0a
    6120:	20 e0       	ldi	r18, 0x00	; 0
    6122:	30 e0       	ldi	r19, 0x00	; 0
    6124:	40 e8       	ldi	r20, 0x80	; 128
    6126:	5f e3       	ldi	r21, 0x3F	; 63
    6128:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    612c:	88 23       	and	r24, r24
    612e:	2c f4       	brge	.+10     	; 0x613a <KPD_u8GetPressedKeyy+0xce>
		__ticks = 1;
    6130:	81 e0       	ldi	r24, 0x01	; 1
    6132:	90 e0       	ldi	r25, 0x00	; 0
    6134:	9e 83       	std	Y+6, r25	; 0x06
    6136:	8d 83       	std	Y+5, r24	; 0x05
    6138:	3f c0       	rjmp	.+126    	; 0x61b8 <KPD_u8GetPressedKeyy+0x14c>
	else if (__tmp > 65535)
    613a:	6f 81       	ldd	r22, Y+7	; 0x07
    613c:	78 85       	ldd	r23, Y+8	; 0x08
    613e:	89 85       	ldd	r24, Y+9	; 0x09
    6140:	9a 85       	ldd	r25, Y+10	; 0x0a
    6142:	20 e0       	ldi	r18, 0x00	; 0
    6144:	3f ef       	ldi	r19, 0xFF	; 255
    6146:	4f e7       	ldi	r20, 0x7F	; 127
    6148:	57 e4       	ldi	r21, 0x47	; 71
    614a:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    614e:	18 16       	cp	r1, r24
    6150:	4c f5       	brge	.+82     	; 0x61a4 <KPD_u8GetPressedKeyy+0x138>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6152:	6b 85       	ldd	r22, Y+11	; 0x0b
    6154:	7c 85       	ldd	r23, Y+12	; 0x0c
    6156:	8d 85       	ldd	r24, Y+13	; 0x0d
    6158:	9e 85       	ldd	r25, Y+14	; 0x0e
    615a:	20 e0       	ldi	r18, 0x00	; 0
    615c:	30 e0       	ldi	r19, 0x00	; 0
    615e:	40 e2       	ldi	r20, 0x20	; 32
    6160:	51 e4       	ldi	r21, 0x41	; 65
    6162:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    6166:	dc 01       	movw	r26, r24
    6168:	cb 01       	movw	r24, r22
    616a:	bc 01       	movw	r22, r24
    616c:	cd 01       	movw	r24, r26
    616e:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    6172:	dc 01       	movw	r26, r24
    6174:	cb 01       	movw	r24, r22
    6176:	9e 83       	std	Y+6, r25	; 0x06
    6178:	8d 83       	std	Y+5, r24	; 0x05
    617a:	0f c0       	rjmp	.+30     	; 0x619a <KPD_u8GetPressedKeyy+0x12e>
    617c:	88 ec       	ldi	r24, 0xC8	; 200
    617e:	90 e0       	ldi	r25, 0x00	; 0
    6180:	9c 83       	std	Y+4, r25	; 0x04
    6182:	8b 83       	std	Y+3, r24	; 0x03
    6184:	8b 81       	ldd	r24, Y+3	; 0x03
    6186:	9c 81       	ldd	r25, Y+4	; 0x04
    6188:	01 97       	sbiw	r24, 0x01	; 1
    618a:	f1 f7       	brne	.-4      	; 0x6188 <KPD_u8GetPressedKeyy+0x11c>
    618c:	9c 83       	std	Y+4, r25	; 0x04
    618e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6190:	8d 81       	ldd	r24, Y+5	; 0x05
    6192:	9e 81       	ldd	r25, Y+6	; 0x06
    6194:	01 97       	sbiw	r24, 0x01	; 1
    6196:	9e 83       	std	Y+6, r25	; 0x06
    6198:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    619a:	8d 81       	ldd	r24, Y+5	; 0x05
    619c:	9e 81       	ldd	r25, Y+6	; 0x06
    619e:	00 97       	sbiw	r24, 0x00	; 0
    61a0:	69 f7       	brne	.-38     	; 0x617c <KPD_u8GetPressedKeyy+0x110>
    61a2:	14 c0       	rjmp	.+40     	; 0x61cc <KPD_u8GetPressedKeyy+0x160>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    61a4:	6f 81       	ldd	r22, Y+7	; 0x07
    61a6:	78 85       	ldd	r23, Y+8	; 0x08
    61a8:	89 85       	ldd	r24, Y+9	; 0x09
    61aa:	9a 85       	ldd	r25, Y+10	; 0x0a
    61ac:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    61b0:	dc 01       	movw	r26, r24
    61b2:	cb 01       	movw	r24, r22
    61b4:	9e 83       	std	Y+6, r25	; 0x06
    61b6:	8d 83       	std	Y+5, r24	; 0x05
    61b8:	8d 81       	ldd	r24, Y+5	; 0x05
    61ba:	9e 81       	ldd	r25, Y+6	; 0x06
    61bc:	9a 83       	std	Y+2, r25	; 0x02
    61be:	89 83       	std	Y+1, r24	; 0x01
    61c0:	89 81       	ldd	r24, Y+1	; 0x01
    61c2:	9a 81       	ldd	r25, Y+2	; 0x02
    61c4:	01 97       	sbiw	r24, 0x01	; 1
    61c6:	f1 f7       	brne	.-4      	; 0x61c4 <KPD_u8GetPressedKeyy+0x158>
    61c8:	9a 83       	std	Y+2, r25	; 0x02
    61ca:	89 83       	std	Y+1, r24	; 0x01
  {
    /* Activate the Column                                                                                           */
    DIO_enuWritePin(LOC_u8Column, DIO_LOW);

    /* Loop on the rows of the Key Pad                                                                               */
    for (LOC_u8Row = 0 + ROW_INIT; LOC_u8Row < ROW_FIN; LOC_u8Row++)
    61cc:	88 89       	ldd	r24, Y+16	; 0x10
    61ce:	8f 5f       	subi	r24, 0xFF	; 255
    61d0:	88 8b       	std	Y+16, r24	; 0x10
    61d2:	88 89       	ldd	r24, Y+16	; 0x10
    61d4:	88 30       	cpi	r24, 0x08	; 8
    61d6:	08 f4       	brcc	.+2      	; 0x61da <KPD_u8GetPressedKeyy+0x16e>
    61d8:	5d cf       	rjmp	.-326    	; 0x6094 <KPD_u8GetPressedKeyy+0x28>

      }
    }

    /* Deactivate the Column                                                                                         */
    DIO_enuWritePin(LOC_u8Column, DIO_HIGH);
    61da:	89 89       	ldd	r24, Y+17	; 0x11
    61dc:	61 e0       	ldi	r22, 0x01	; 1
    61de:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>

  /* Initialize the switch status to NOT Pressed                                                                     */
  u8 LOC_u8Retrun = NOT_PRESSED;
  u8 status;
  /* Looping on columns of the Key Pad                                                                               */
  for (LOC_u8Column = 0 + COL_INIT; LOC_u8Column < COL_FIN; LOC_u8Column++)
    61e2:	89 89       	ldd	r24, Y+17	; 0x11
    61e4:	8f 5f       	subi	r24, 0xFF	; 255
    61e6:	89 8b       	std	Y+17, r24	; 0x11
    61e8:	89 89       	ldd	r24, Y+17	; 0x11
    61ea:	84 30       	cpi	r24, 0x04	; 4
    61ec:	08 f4       	brcc	.+2      	; 0x61f0 <KPD_u8GetPressedKeyy+0x184>
    61ee:	4b cf       	rjmp	.-362    	; 0x6086 <KPD_u8GetPressedKeyy+0x1a>

    /* Deactivate the Column                                                                                         */
    DIO_enuWritePin(LOC_u8Column, DIO_HIGH);
  }

  return LOC_u8Retrun;
    61f0:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    61f2:	62 96       	adiw	r28, 0x12	; 18
    61f4:	0f b6       	in	r0, 0x3f	; 63
    61f6:	f8 94       	cli
    61f8:	de bf       	out	0x3e, r29	; 62
    61fa:	0f be       	out	0x3f, r0	; 63
    61fc:	cd bf       	out	0x3d, r28	; 61
    61fe:	cf 91       	pop	r28
    6200:	df 91       	pop	r29
    6202:	08 95       	ret

00006204 <Keypad_voidInit>:
#include "KPD_prog.h"
#include "KPD_cfg.h"
#include "KPD_priv.h"

void Keypad_voidInit(void)
{
    6204:	df 93       	push	r29
    6206:	cf 93       	push	r28
    6208:	cd b7       	in	r28, 0x3d	; 61
    620a:	de b7       	in	r29, 0x3e	; 62
    /* Set Column Initial Values to 1111 */
    DIO_enuWritePin(C1, DIO_HIGH);
    620c:	8c e0       	ldi	r24, 0x0C	; 12
    620e:	61 e0       	ldi	r22, 0x01	; 1
    6210:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(C2, DIO_HIGH);
    6214:	8d e0       	ldi	r24, 0x0D	; 13
    6216:	61 e0       	ldi	r22, 0x01	; 1
    6218:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(C3, DIO_HIGH);;
    621c:	8e e0       	ldi	r24, 0x0E	; 14
    621e:	61 e0       	ldi	r22, 0x01	; 1
    6220:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(C4, DIO_HIGH);
    6224:	8f e0       	ldi	r24, 0x0F	; 15
    6226:	61 e0       	ldi	r22, 0x01	; 1
    6228:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    /* Enable Pull down Resistors at Input Rows */
    DIO_enuWritePin(R1, DIO_LOW);;
    622c:	88 e0       	ldi	r24, 0x08	; 8
    622e:	60 e0       	ldi	r22, 0x00	; 0
    6230:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(R2, DIO_LOW);
    6234:	89 e0       	ldi	r24, 0x09	; 9
    6236:	60 e0       	ldi	r22, 0x00	; 0
    6238:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(R3, DIO_LOW);
    623c:	8a e0       	ldi	r24, 0x0A	; 10
    623e:	60 e0       	ldi	r22, 0x00	; 0
    6240:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    DIO_enuWritePin(R4, DIO_LOW);
    6244:	8b e0       	ldi	r24, 0x0B	; 11
    6246:	60 e0       	ldi	r22, 0x00	; 0
    6248:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
}
    624c:	cf 91       	pop	r28
    624e:	df 91       	pop	r29
    6250:	08 95       	ret

00006252 <Keypad_u8GetPressedButtonValue>:

Keypad_enuState Keypad_u8GetPressedButtonValue(u8 *u8PtrToVal)
{
    6252:	df 93       	push	r29
    6254:	cf 93       	push	r28
    6256:	cd b7       	in	r28, 0x3d	; 61
    6258:	de b7       	in	r29, 0x3e	; 62
    625a:	2f 97       	sbiw	r28, 0x0f	; 15
    625c:	0f b6       	in	r0, 0x3f	; 63
    625e:	f8 94       	cli
    6260:	de bf       	out	0x3e, r29	; 62
    6262:	0f be       	out	0x3f, r0	; 63
    6264:	cd bf       	out	0x3d, r28	; 61
    6266:	9f 87       	std	Y+15, r25	; 0x0f
    6268:	8e 87       	std	Y+14, r24	; 0x0e
	Keypad_enuState Local_KeypadState;
    u8 Local_ColCount, Local_RowCount;
    u8 rowVal;
    u8 flag = 0;
    626a:	19 86       	std	Y+9, r1	; 0x09
    if (u8PtrToVal != NULL_Ptr)
    626c:	8e 85       	ldd	r24, Y+14	; 0x0e
    626e:	9f 85       	ldd	r25, Y+15	; 0x0f
    6270:	00 97       	sbiw	r24, 0x00	; 0
    6272:	09 f4       	brne	.+2      	; 0x6276 <Keypad_u8GetPressedButtonValue+0x24>
    6274:	96 c0       	rjmp	.+300    	; 0x63a2 <Keypad_u8GetPressedButtonValue+0x150>
    {
        for (Local_ColCount = 0; Local_ColCount < KEYPADSIZE; Local_ColCount++)
    6276:	1b 86       	std	Y+11, r1	; 0x0b
    6278:	8e c0       	rjmp	.+284    	; 0x6396 <Keypad_u8GetPressedButtonValue+0x144>
        {
            //activate current colmun
        	DIO_enuWritePin(ColArr[Local_ColCount], DIO_HIGH);
    627a:	8b 85       	ldd	r24, Y+11	; 0x0b
    627c:	88 2f       	mov	r24, r24
    627e:	90 e0       	ldi	r25, 0x00	; 0
    6280:	fc 01       	movw	r30, r24
    6282:	e0 57       	subi	r30, 0x70	; 112
    6284:	fe 4f       	sbci	r31, 0xFE	; 254
    6286:	80 81       	ld	r24, Z
    6288:	61 e0       	ldi	r22, 0x01	; 1
    628a:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
            for (Local_RowCount = 0; Local_RowCount < KEYPADSIZE; Local_RowCount++)
    628e:	1a 86       	std	Y+10, r1	; 0x0a
    6290:	71 c0       	rjmp	.+226    	; 0x6374 <Keypad_u8GetPressedButtonValue+0x122>
            {
                //check row value if it is 0 then this column and row is connected
                DIO_enuReadPin(RowArr[Local_RowCount], &rowVal);
    6292:	8a 85       	ldd	r24, Y+10	; 0x0a
    6294:	88 2f       	mov	r24, r24
    6296:	90 e0       	ldi	r25, 0x00	; 0
    6298:	fc 01       	movw	r30, r24
    629a:	ec 56       	subi	r30, 0x6C	; 108
    629c:	fe 4f       	sbci	r31, 0xFE	; 254
    629e:	80 81       	ld	r24, Z
    62a0:	9e 01       	movw	r18, r28
    62a2:	23 5f       	subi	r18, 0xF3	; 243
    62a4:	3f 4f       	sbci	r19, 0xFF	; 255
    62a6:	b9 01       	movw	r22, r18
    62a8:	0e 94 b0 16 	call	0x2d60	; 0x2d60 <DIO_enuReadPin>
                if (rowVal)
    62ac:	8d 85       	ldd	r24, Y+13	; 0x0d
    62ae:	88 23       	and	r24, r24
    62b0:	09 f4       	brne	.+2      	; 0x62b4 <Keypad_u8GetPressedButtonValue+0x62>
    62b2:	5d c0       	rjmp	.+186    	; 0x636e <Keypad_u8GetPressedButtonValue+0x11c>
                {
                	*u8PtrToVal = buttonArr[Local_ColCount][Local_RowCount];
    62b4:	8b 85       	ldd	r24, Y+11	; 0x0b
    62b6:	48 2f       	mov	r20, r24
    62b8:	50 e0       	ldi	r21, 0x00	; 0
    62ba:	8a 85       	ldd	r24, Y+10	; 0x0a
    62bc:	28 2f       	mov	r18, r24
    62be:	30 e0       	ldi	r19, 0x00	; 0
    62c0:	ca 01       	movw	r24, r20
    62c2:	88 0f       	add	r24, r24
    62c4:	99 1f       	adc	r25, r25
    62c6:	88 0f       	add	r24, r24
    62c8:	99 1f       	adc	r25, r25
    62ca:	82 0f       	add	r24, r18
    62cc:	93 1f       	adc	r25, r19
    62ce:	fc 01       	movw	r30, r24
    62d0:	e8 56       	subi	r30, 0x68	; 104
    62d2:	fe 4f       	sbci	r31, 0xFE	; 254
    62d4:	80 81       	ld	r24, Z
    62d6:	ee 85       	ldd	r30, Y+14	; 0x0e
    62d8:	ff 85       	ldd	r31, Y+15	; 0x0f
    62da:	80 83       	st	Z, r24
                	 /* Wait until the switch is released (Single Press)                                                          */
                	 DIO_enuReadPin(RowArr[Local_RowCount], &rowVal);
    62dc:	8a 85       	ldd	r24, Y+10	; 0x0a
    62de:	88 2f       	mov	r24, r24
    62e0:	90 e0       	ldi	r25, 0x00	; 0
    62e2:	fc 01       	movw	r30, r24
    62e4:	ec 56       	subi	r30, 0x6C	; 108
    62e6:	fe 4f       	sbci	r31, 0xFE	; 254
    62e8:	80 81       	ld	r24, Z
    62ea:	9e 01       	movw	r18, r28
    62ec:	23 5f       	subi	r18, 0xF3	; 243
    62ee:	3f 4f       	sbci	r19, 0xFF	; 255
    62f0:	b9 01       	movw	r22, r18
    62f2:	0e 94 b0 16 	call	0x2d60	; 0x2d60 <DIO_enuReadPin>
                	while (rowVal);
    62f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    62f8:	88 23       	and	r24, r24
    62fa:	e9 f7       	brne	.-6      	; 0x62f6 <Keypad_u8GetPressedButtonValue+0xa4>

					/* Delay to avoid bouncing                                                                                   */
					Delay_ms(10);
    62fc:	81 e0       	ldi	r24, 0x01	; 1
    62fe:	90 e0       	ldi	r25, 0x00	; 0
    6300:	a0 e0       	ldi	r26, 0x00	; 0
    6302:	b0 e0       	ldi	r27, 0x00	; 0
    6304:	8d 83       	std	Y+5, r24	; 0x05
    6306:	9e 83       	std	Y+6, r25	; 0x06
    6308:	af 83       	std	Y+7, r26	; 0x07
    630a:	b8 87       	std	Y+8, r27	; 0x08
    630c:	28 c0       	rjmp	.+80     	; 0x635e <Keypad_u8GetPressedButtonValue+0x10c>
    630e:	80 ed       	ldi	r24, 0xD0	; 208
    6310:	97 e0       	ldi	r25, 0x07	; 7
    6312:	a0 e0       	ldi	r26, 0x00	; 0
    6314:	b0 e0       	ldi	r27, 0x00	; 0
    6316:	89 83       	std	Y+1, r24	; 0x01
    6318:	9a 83       	std	Y+2, r25	; 0x02
    631a:	ab 83       	std	Y+3, r26	; 0x03
    631c:	bc 83       	std	Y+4, r27	; 0x04
    631e:	0c c0       	rjmp	.+24     	; 0x6338 <Keypad_u8GetPressedButtonValue+0xe6>
    6320:	00 00       	nop
    6322:	89 81       	ldd	r24, Y+1	; 0x01
    6324:	9a 81       	ldd	r25, Y+2	; 0x02
    6326:	ab 81       	ldd	r26, Y+3	; 0x03
    6328:	bc 81       	ldd	r27, Y+4	; 0x04
    632a:	01 97       	sbiw	r24, 0x01	; 1
    632c:	a1 09       	sbc	r26, r1
    632e:	b1 09       	sbc	r27, r1
    6330:	89 83       	std	Y+1, r24	; 0x01
    6332:	9a 83       	std	Y+2, r25	; 0x02
    6334:	ab 83       	std	Y+3, r26	; 0x03
    6336:	bc 83       	std	Y+4, r27	; 0x04
    6338:	89 81       	ldd	r24, Y+1	; 0x01
    633a:	9a 81       	ldd	r25, Y+2	; 0x02
    633c:	ab 81       	ldd	r26, Y+3	; 0x03
    633e:	bc 81       	ldd	r27, Y+4	; 0x04
    6340:	00 97       	sbiw	r24, 0x00	; 0
    6342:	a1 05       	cpc	r26, r1
    6344:	b1 05       	cpc	r27, r1
    6346:	61 f7       	brne	.-40     	; 0x6320 <Keypad_u8GetPressedButtonValue+0xce>
    6348:	8d 81       	ldd	r24, Y+5	; 0x05
    634a:	9e 81       	ldd	r25, Y+6	; 0x06
    634c:	af 81       	ldd	r26, Y+7	; 0x07
    634e:	b8 85       	ldd	r27, Y+8	; 0x08
    6350:	01 97       	sbiw	r24, 0x01	; 1
    6352:	a1 09       	sbc	r26, r1
    6354:	b1 09       	sbc	r27, r1
    6356:	8d 83       	std	Y+5, r24	; 0x05
    6358:	9e 83       	std	Y+6, r25	; 0x06
    635a:	af 83       	std	Y+7, r26	; 0x07
    635c:	b8 87       	std	Y+8, r27	; 0x08
    635e:	8d 81       	ldd	r24, Y+5	; 0x05
    6360:	9e 81       	ldd	r25, Y+6	; 0x06
    6362:	af 81       	ldd	r26, Y+7	; 0x07
    6364:	b8 85       	ldd	r27, Y+8	; 0x08
    6366:	00 97       	sbiw	r24, 0x00	; 0
    6368:	a1 05       	cpc	r26, r1
    636a:	b1 05       	cpc	r27, r1
    636c:	81 f6       	brne	.-96     	; 0x630e <Keypad_u8GetPressedButtonValue+0xbc>
    {
        for (Local_ColCount = 0; Local_ColCount < KEYPADSIZE; Local_ColCount++)
        {
            //activate current colmun
        	DIO_enuWritePin(ColArr[Local_ColCount], DIO_HIGH);
            for (Local_RowCount = 0; Local_RowCount < KEYPADSIZE; Local_RowCount++)
    636e:	8a 85       	ldd	r24, Y+10	; 0x0a
    6370:	8f 5f       	subi	r24, 0xFF	; 255
    6372:	8a 87       	std	Y+10, r24	; 0x0a
    6374:	8a 85       	ldd	r24, Y+10	; 0x0a
    6376:	84 30       	cpi	r24, 0x04	; 4
    6378:	08 f4       	brcc	.+2      	; 0x637c <Keypad_u8GetPressedButtonValue+0x12a>
    637a:	8b cf       	rjmp	.-234    	; 0x6292 <Keypad_u8GetPressedButtonValue+0x40>
//            }



            //de-activate current column.
            DIO_enuWritePin(ColArr[Local_ColCount], DIO_LOW);
    637c:	8b 85       	ldd	r24, Y+11	; 0x0b
    637e:	88 2f       	mov	r24, r24
    6380:	90 e0       	ldi	r25, 0x00	; 0
    6382:	fc 01       	movw	r30, r24
    6384:	e0 57       	subi	r30, 0x70	; 112
    6386:	fe 4f       	sbci	r31, 0xFE	; 254
    6388:	80 81       	ld	r24, Z
    638a:	60 e0       	ldi	r22, 0x00	; 0
    638c:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <DIO_enuWritePin>
    u8 Local_ColCount, Local_RowCount;
    u8 rowVal;
    u8 flag = 0;
    if (u8PtrToVal != NULL_Ptr)
    {
        for (Local_ColCount = 0; Local_ColCount < KEYPADSIZE; Local_ColCount++)
    6390:	8b 85       	ldd	r24, Y+11	; 0x0b
    6392:	8f 5f       	subi	r24, 0xFF	; 255
    6394:	8b 87       	std	Y+11, r24	; 0x0b
    6396:	8b 85       	ldd	r24, Y+11	; 0x0b
    6398:	84 30       	cpi	r24, 0x04	; 4
    639a:	08 f4       	brcc	.+2      	; 0x639e <Keypad_u8GetPressedButtonValue+0x14c>
    639c:	6e cf       	rjmp	.-292    	; 0x627a <Keypad_u8GetPressedButtonValue+0x28>


            //de-activate current column.
            DIO_enuWritePin(ColArr[Local_ColCount], DIO_LOW);
        }
        Local_KeypadState = Keypad_enuNormalState;
    639e:	1c 86       	std	Y+12, r1	; 0x0c
    63a0:	02 c0       	rjmp	.+4      	; 0x63a6 <Keypad_u8GetPressedButtonValue+0x154>
    }
    else
        Local_KeypadState = Keypad_enuNullPointerException;
    63a2:	81 e0       	ldi	r24, 0x01	; 1
    63a4:	8c 87       	std	Y+12, r24	; 0x0c

    return Local_KeypadState;
    63a6:	8c 85       	ldd	r24, Y+12	; 0x0c
}
    63a8:	2f 96       	adiw	r28, 0x0f	; 15
    63aa:	0f b6       	in	r0, 0x3f	; 63
    63ac:	f8 94       	cli
    63ae:	de bf       	out	0x3e, r29	; 62
    63b0:	0f be       	out	0x3f, r0	; 63
    63b2:	cd bf       	out	0x3d, r28	; 61
    63b4:	cf 91       	pop	r28
    63b6:	df 91       	pop	r29
    63b8:	08 95       	ret

000063ba <main>:
#include "../LIBS/delay.h"
#include "../MCAL/GIE/GIE_prog.h"
#include "../LIBS/BIT_MATH.h"
#include <stdlib.h>
void routine();
int main(){
    63ba:	df 93       	push	r29
    63bc:	cf 93       	push	r28
    63be:	cd b7       	in	r28, 0x3d	; 61
    63c0:	de b7       	in	r29, 0x3e	; 62
    63c2:	2c 97       	sbiw	r28, 0x0c	; 12
    63c4:	0f b6       	in	r0, 0x3f	; 63
    63c6:	f8 94       	cli
    63c8:	de bf       	out	0x3e, r29	; 62
    63ca:	0f be       	out	0x3f, r0	; 63
    63cc:	cd bf       	out	0x3d, r28	; 61
	char String[5];
	DIO_voidInit();
    63ce:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <DIO_voidInit>
	ADC_voidInit();
    63d2:	0e 94 87 17 	call	0x2f0e	; 0x2f0e <ADC_voidInit>
	ADC_voidEnable();
    63d6:	0e 94 c5 17 	call	0x2f8a	; 0x2f8a <ADC_voidEnable>
	GIE_Enable();
    63da:	0e 94 07 13 	call	0x260e	; 0x260e <GIE_Enable>
	ADC_voidEnableInterrupt();
    63de:	0e 94 e1 17 	call	0x2fc2	; 0x2fc2 <ADC_voidEnableInterrupt>
	ADC_voidStartConversion(ADC_CHANNEL_0);
    63e2:	80 e0       	ldi	r24, 0x00	; 0
    63e4:	0e 94 0f 18 	call	0x301e	; 0x301e <ADC_voidStartConversion>
	ADC_voidSetCallback(routine);
    63e8:	87 e2       	ldi	r24, 0x27	; 39
    63ea:	92 e3       	ldi	r25, 0x32	; 50
    63ec:	0e 94 fd 17 	call	0x2ffa	; 0x2ffa <ADC_voidSetCallback>
	Lcd_DisplayControlType LCD_type;
	LCD_type.cursor = LCD_STATE_OFF;
    63f0:	19 86       	std	Y+9, r1	; 0x09
	LCD_type.display = LCD_STATE_ON;
    63f2:	81 e0       	ldi	r24, 0x01	; 1
    63f4:	88 87       	std	Y+8, r24	; 0x08
	LCD_type.cursorBlink = LCD_STATE_OFF;
    63f6:	1a 86       	std	Y+10, r1	; 0x0a
	LCD_type.font = LCD_FONT_5X7;
    63f8:	1c 86       	std	Y+12, r1	; 0x0c
	LCD_type.lines = LCD_LINES_2;
    63fa:	81 e0       	ldi	r24, 0x01	; 1
    63fc:	8b 87       	std	Y+11, r24	; 0x0b
	Lcd_Init(&LCD_type);
    63fe:	ce 01       	movw	r24, r28
    6400:	08 96       	adiw	r24, 0x08	; 8
    6402:	0e 94 3a 29 	call	0x5274	; 0x5274 <Lcd_Init>

	Lcd_ClearDisplay();
    6406:	0e 94 60 2d 	call	0x5ac0	; 0x5ac0 <Lcd_ClearDisplay>
	Lcd_ReturnHome();
    640a:	0e 94 b6 2d 	call	0x5b6c	; 0x5b6c <Lcd_ReturnHome>
	//Lcd_ShiftDisplayRight(2);
	u16 data;

	while(1){
		Lcd_SetCursorPosition(0, 1);
    640e:	80 e0       	ldi	r24, 0x00	; 0
    6410:	61 e0       	ldi	r22, 0x01	; 1
    6412:	0e 94 6a 2d 	call	0x5ad4	; 0x5ad4 <Lcd_SetCursorPosition>


		Lcd_DisplayString("ADC Value=");
    6416:	80 e6       	ldi	r24, 0x60	; 96
    6418:	90 e0       	ldi	r25, 0x00	; 0
    641a:	0e 94 5a 29 	call	0x52b4	; 0x52b4 <Lcd_DisplayString>
		//polling
		data = ADC_u16ReadSync(ADC_CHANNEL_0);
    641e:	80 e0       	ldi	r24, 0x00	; 0
    6420:	0e 94 68 18 	call	0x30d0	; 0x30d0 <ADC_u16ReadSync>
    6424:	9a 83       	std	Y+2, r25	; 0x02
    6426:	89 83       	std	Y+1, r24	; 0x01
		itoa(data,String,10);
    6428:	89 81       	ldd	r24, Y+1	; 0x01
    642a:	9a 81       	ldd	r25, Y+2	; 0x02
    642c:	9e 01       	movw	r18, r28
    642e:	2d 5f       	subi	r18, 0xFD	; 253
    6430:	3f 4f       	sbci	r19, 0xFF	; 255
    6432:	b9 01       	movw	r22, r18
    6434:	4a e0       	ldi	r20, 0x0A	; 10
    6436:	50 e0       	ldi	r21, 0x00	; 0
    6438:	0e 94 d0 32 	call	0x65a0	; 0x65a0 <itoa>
		Lcd_DisplayString(String);
    643c:	ce 01       	movw	r24, r28
    643e:	03 96       	adiw	r24, 0x03	; 3
    6440:	0e 94 5a 29 	call	0x52b4	; 0x52b4 <Lcd_DisplayString>
		Lcd_DisplayString("  ");
    6444:	8b e6       	ldi	r24, 0x6B	; 107
    6446:	90 e0       	ldi	r25, 0x00	; 0
    6448:	0e 94 5a 29 	call	0x52b4	; 0x52b4 <Lcd_DisplayString>
    644c:	e0 cf       	rjmp	.-64     	; 0x640e <main+0x54>

0000644e <routine>:
	}

	return 0;
}

void routine(){
    644e:	df 93       	push	r29
    6450:	cf 93       	push	r28
    6452:	cd b7       	in	r28, 0x3d	; 61
    6454:	de b7       	in	r29, 0x3e	; 62
	ADC_voidStartConversion(ADC_CHANNEL_0);
    6456:	80 e0       	ldi	r24, 0x00	; 0
    6458:	0e 94 0f 18 	call	0x301e	; 0x301e <ADC_voidStartConversion>

}
    645c:	cf 91       	pop	r28
    645e:	df 91       	pop	r29
    6460:	08 95       	ret

00006462 <__udivmodqi4>:
    6462:	99 1b       	sub	r25, r25
    6464:	79 e0       	ldi	r23, 0x09	; 9
    6466:	04 c0       	rjmp	.+8      	; 0x6470 <__udivmodqi4_ep>

00006468 <__udivmodqi4_loop>:
    6468:	99 1f       	adc	r25, r25
    646a:	96 17       	cp	r25, r22
    646c:	08 f0       	brcs	.+2      	; 0x6470 <__udivmodqi4_ep>
    646e:	96 1b       	sub	r25, r22

00006470 <__udivmodqi4_ep>:
    6470:	88 1f       	adc	r24, r24
    6472:	7a 95       	dec	r23
    6474:	c9 f7       	brne	.-14     	; 0x6468 <__udivmodqi4_loop>
    6476:	80 95       	com	r24
    6478:	08 95       	ret

0000647a <__divmodsi4>:
    647a:	97 fb       	bst	r25, 7
    647c:	09 2e       	mov	r0, r25
    647e:	05 26       	eor	r0, r21
    6480:	0e d0       	rcall	.+28     	; 0x649e <__divmodsi4_neg1>
    6482:	57 fd       	sbrc	r21, 7
    6484:	04 d0       	rcall	.+8      	; 0x648e <__divmodsi4_neg2>
    6486:	33 d0       	rcall	.+102    	; 0x64ee <__udivmodsi4>
    6488:	0a d0       	rcall	.+20     	; 0x649e <__divmodsi4_neg1>
    648a:	00 1c       	adc	r0, r0
    648c:	38 f4       	brcc	.+14     	; 0x649c <__divmodsi4_exit>

0000648e <__divmodsi4_neg2>:
    648e:	50 95       	com	r21
    6490:	40 95       	com	r20
    6492:	30 95       	com	r19
    6494:	21 95       	neg	r18
    6496:	3f 4f       	sbci	r19, 0xFF	; 255
    6498:	4f 4f       	sbci	r20, 0xFF	; 255
    649a:	5f 4f       	sbci	r21, 0xFF	; 255

0000649c <__divmodsi4_exit>:
    649c:	08 95       	ret

0000649e <__divmodsi4_neg1>:
    649e:	f6 f7       	brtc	.-4      	; 0x649c <__divmodsi4_exit>
    64a0:	90 95       	com	r25
    64a2:	80 95       	com	r24
    64a4:	70 95       	com	r23
    64a6:	61 95       	neg	r22
    64a8:	7f 4f       	sbci	r23, 0xFF	; 255
    64aa:	8f 4f       	sbci	r24, 0xFF	; 255
    64ac:	9f 4f       	sbci	r25, 0xFF	; 255
    64ae:	08 95       	ret

000064b0 <__mulsi3>:
    64b0:	62 9f       	mul	r22, r18
    64b2:	d0 01       	movw	r26, r0
    64b4:	73 9f       	mul	r23, r19
    64b6:	f0 01       	movw	r30, r0
    64b8:	82 9f       	mul	r24, r18
    64ba:	e0 0d       	add	r30, r0
    64bc:	f1 1d       	adc	r31, r1
    64be:	64 9f       	mul	r22, r20
    64c0:	e0 0d       	add	r30, r0
    64c2:	f1 1d       	adc	r31, r1
    64c4:	92 9f       	mul	r25, r18
    64c6:	f0 0d       	add	r31, r0
    64c8:	83 9f       	mul	r24, r19
    64ca:	f0 0d       	add	r31, r0
    64cc:	74 9f       	mul	r23, r20
    64ce:	f0 0d       	add	r31, r0
    64d0:	65 9f       	mul	r22, r21
    64d2:	f0 0d       	add	r31, r0
    64d4:	99 27       	eor	r25, r25
    64d6:	72 9f       	mul	r23, r18
    64d8:	b0 0d       	add	r27, r0
    64da:	e1 1d       	adc	r30, r1
    64dc:	f9 1f       	adc	r31, r25
    64de:	63 9f       	mul	r22, r19
    64e0:	b0 0d       	add	r27, r0
    64e2:	e1 1d       	adc	r30, r1
    64e4:	f9 1f       	adc	r31, r25
    64e6:	bd 01       	movw	r22, r26
    64e8:	cf 01       	movw	r24, r30
    64ea:	11 24       	eor	r1, r1
    64ec:	08 95       	ret

000064ee <__udivmodsi4>:
    64ee:	a1 e2       	ldi	r26, 0x21	; 33
    64f0:	1a 2e       	mov	r1, r26
    64f2:	aa 1b       	sub	r26, r26
    64f4:	bb 1b       	sub	r27, r27
    64f6:	fd 01       	movw	r30, r26
    64f8:	0d c0       	rjmp	.+26     	; 0x6514 <__udivmodsi4_ep>

000064fa <__udivmodsi4_loop>:
    64fa:	aa 1f       	adc	r26, r26
    64fc:	bb 1f       	adc	r27, r27
    64fe:	ee 1f       	adc	r30, r30
    6500:	ff 1f       	adc	r31, r31
    6502:	a2 17       	cp	r26, r18
    6504:	b3 07       	cpc	r27, r19
    6506:	e4 07       	cpc	r30, r20
    6508:	f5 07       	cpc	r31, r21
    650a:	20 f0       	brcs	.+8      	; 0x6514 <__udivmodsi4_ep>
    650c:	a2 1b       	sub	r26, r18
    650e:	b3 0b       	sbc	r27, r19
    6510:	e4 0b       	sbc	r30, r20
    6512:	f5 0b       	sbc	r31, r21

00006514 <__udivmodsi4_ep>:
    6514:	66 1f       	adc	r22, r22
    6516:	77 1f       	adc	r23, r23
    6518:	88 1f       	adc	r24, r24
    651a:	99 1f       	adc	r25, r25
    651c:	1a 94       	dec	r1
    651e:	69 f7       	brne	.-38     	; 0x64fa <__udivmodsi4_loop>
    6520:	60 95       	com	r22
    6522:	70 95       	com	r23
    6524:	80 95       	com	r24
    6526:	90 95       	com	r25
    6528:	9b 01       	movw	r18, r22
    652a:	ac 01       	movw	r20, r24
    652c:	bd 01       	movw	r22, r26
    652e:	cf 01       	movw	r24, r30
    6530:	08 95       	ret

00006532 <__prologue_saves__>:
    6532:	2f 92       	push	r2
    6534:	3f 92       	push	r3
    6536:	4f 92       	push	r4
    6538:	5f 92       	push	r5
    653a:	6f 92       	push	r6
    653c:	7f 92       	push	r7
    653e:	8f 92       	push	r8
    6540:	9f 92       	push	r9
    6542:	af 92       	push	r10
    6544:	bf 92       	push	r11
    6546:	cf 92       	push	r12
    6548:	df 92       	push	r13
    654a:	ef 92       	push	r14
    654c:	ff 92       	push	r15
    654e:	0f 93       	push	r16
    6550:	1f 93       	push	r17
    6552:	cf 93       	push	r28
    6554:	df 93       	push	r29
    6556:	cd b7       	in	r28, 0x3d	; 61
    6558:	de b7       	in	r29, 0x3e	; 62
    655a:	ca 1b       	sub	r28, r26
    655c:	db 0b       	sbc	r29, r27
    655e:	0f b6       	in	r0, 0x3f	; 63
    6560:	f8 94       	cli
    6562:	de bf       	out	0x3e, r29	; 62
    6564:	0f be       	out	0x3f, r0	; 63
    6566:	cd bf       	out	0x3d, r28	; 61
    6568:	09 94       	ijmp

0000656a <__epilogue_restores__>:
    656a:	2a 88       	ldd	r2, Y+18	; 0x12
    656c:	39 88       	ldd	r3, Y+17	; 0x11
    656e:	48 88       	ldd	r4, Y+16	; 0x10
    6570:	5f 84       	ldd	r5, Y+15	; 0x0f
    6572:	6e 84       	ldd	r6, Y+14	; 0x0e
    6574:	7d 84       	ldd	r7, Y+13	; 0x0d
    6576:	8c 84       	ldd	r8, Y+12	; 0x0c
    6578:	9b 84       	ldd	r9, Y+11	; 0x0b
    657a:	aa 84       	ldd	r10, Y+10	; 0x0a
    657c:	b9 84       	ldd	r11, Y+9	; 0x09
    657e:	c8 84       	ldd	r12, Y+8	; 0x08
    6580:	df 80       	ldd	r13, Y+7	; 0x07
    6582:	ee 80       	ldd	r14, Y+6	; 0x06
    6584:	fd 80       	ldd	r15, Y+5	; 0x05
    6586:	0c 81       	ldd	r16, Y+4	; 0x04
    6588:	1b 81       	ldd	r17, Y+3	; 0x03
    658a:	aa 81       	ldd	r26, Y+2	; 0x02
    658c:	b9 81       	ldd	r27, Y+1	; 0x01
    658e:	ce 0f       	add	r28, r30
    6590:	d1 1d       	adc	r29, r1
    6592:	0f b6       	in	r0, 0x3f	; 63
    6594:	f8 94       	cli
    6596:	de bf       	out	0x3e, r29	; 62
    6598:	0f be       	out	0x3f, r0	; 63
    659a:	cd bf       	out	0x3d, r28	; 61
    659c:	ed 01       	movw	r28, r26
    659e:	08 95       	ret

000065a0 <itoa>:
    65a0:	fb 01       	movw	r30, r22
    65a2:	9f 01       	movw	r18, r30
    65a4:	e8 94       	clt
    65a6:	42 30       	cpi	r20, 0x02	; 2
    65a8:	c4 f0       	brlt	.+48     	; 0x65da <itoa+0x3a>
    65aa:	45 32       	cpi	r20, 0x25	; 37
    65ac:	b4 f4       	brge	.+44     	; 0x65da <itoa+0x3a>
    65ae:	4a 30       	cpi	r20, 0x0A	; 10
    65b0:	29 f4       	brne	.+10     	; 0x65bc <itoa+0x1c>
    65b2:	97 fb       	bst	r25, 7
    65b4:	1e f4       	brtc	.+6      	; 0x65bc <itoa+0x1c>
    65b6:	90 95       	com	r25
    65b8:	81 95       	neg	r24
    65ba:	9f 4f       	sbci	r25, 0xFF	; 255
    65bc:	64 2f       	mov	r22, r20
    65be:	77 27       	eor	r23, r23
    65c0:	0e 94 01 33 	call	0x6602	; 0x6602 <__udivmodhi4>
    65c4:	80 5d       	subi	r24, 0xD0	; 208
    65c6:	8a 33       	cpi	r24, 0x3A	; 58
    65c8:	0c f0       	brlt	.+2      	; 0x65cc <itoa+0x2c>
    65ca:	89 5d       	subi	r24, 0xD9	; 217
    65cc:	81 93       	st	Z+, r24
    65ce:	cb 01       	movw	r24, r22
    65d0:	00 97       	sbiw	r24, 0x00	; 0
    65d2:	a1 f7       	brne	.-24     	; 0x65bc <itoa+0x1c>
    65d4:	16 f4       	brtc	.+4      	; 0x65da <itoa+0x3a>
    65d6:	5d e2       	ldi	r21, 0x2D	; 45
    65d8:	51 93       	st	Z+, r21
    65da:	10 82       	st	Z, r1
    65dc:	c9 01       	movw	r24, r18
    65de:	0c 94 f1 32 	jmp	0x65e2	; 0x65e2 <strrev>

000065e2 <strrev>:
    65e2:	dc 01       	movw	r26, r24
    65e4:	fc 01       	movw	r30, r24
    65e6:	67 2f       	mov	r22, r23
    65e8:	71 91       	ld	r23, Z+
    65ea:	77 23       	and	r23, r23
    65ec:	e1 f7       	brne	.-8      	; 0x65e6 <strrev+0x4>
    65ee:	32 97       	sbiw	r30, 0x02	; 2
    65f0:	04 c0       	rjmp	.+8      	; 0x65fa <strrev+0x18>
    65f2:	7c 91       	ld	r23, X
    65f4:	6d 93       	st	X+, r22
    65f6:	70 83       	st	Z, r23
    65f8:	62 91       	ld	r22, -Z
    65fa:	ae 17       	cp	r26, r30
    65fc:	bf 07       	cpc	r27, r31
    65fe:	c8 f3       	brcs	.-14     	; 0x65f2 <strrev+0x10>
    6600:	08 95       	ret

00006602 <__udivmodhi4>:
    6602:	aa 1b       	sub	r26, r26
    6604:	bb 1b       	sub	r27, r27
    6606:	51 e1       	ldi	r21, 0x11	; 17
    6608:	07 c0       	rjmp	.+14     	; 0x6618 <__udivmodhi4_ep>

0000660a <__udivmodhi4_loop>:
    660a:	aa 1f       	adc	r26, r26
    660c:	bb 1f       	adc	r27, r27
    660e:	a6 17       	cp	r26, r22
    6610:	b7 07       	cpc	r27, r23
    6612:	10 f0       	brcs	.+4      	; 0x6618 <__udivmodhi4_ep>
    6614:	a6 1b       	sub	r26, r22
    6616:	b7 0b       	sbc	r27, r23

00006618 <__udivmodhi4_ep>:
    6618:	88 1f       	adc	r24, r24
    661a:	99 1f       	adc	r25, r25
    661c:	5a 95       	dec	r21
    661e:	a9 f7       	brne	.-22     	; 0x660a <__udivmodhi4_loop>
    6620:	80 95       	com	r24
    6622:	90 95       	com	r25
    6624:	bc 01       	movw	r22, r24
    6626:	cd 01       	movw	r24, r26
    6628:	08 95       	ret

0000662a <_exit>:
    662a:	f8 94       	cli

0000662c <__stop_program>:
    662c:	ff cf       	rjmp	.-2      	; 0x662c <__stop_program>
