# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do req_sec_1001_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/lufel/OneDrive/Área de Trabalho/UFABC/Sistemas Digitais/req_sec_1001.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seq_rec_1001
# -- Compiling architecture process_3 of seq_rec_1001
# 
vsim work.seq_rec_1001
# vsim work.seq_rec_1001 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seq_rec_1001(process_3)
add wave sim:/seq_rec_1001/*
run -all
run -all
run -all
run -all
vcom -reportprogress 300 -work work {C:/Users/lufel/OneDrive/Área de Trabalho/UFABC/Sistemas Digitais/simulation/modelsim/seq_rec_1001.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seq_rec_1001_vhd_tst
# -- Compiling architecture seq_rec_1001_arch of seq_rec_1001_vhd_tst
vsim work.seq_rec_1001_vhd_tst
# vsim work.seq_rec_1001_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seq_rec_1001_vhd_tst(seq_rec_1001_arch)
# Loading work.seq_rec_1001(process_3)
add wave sim:/seq_rec_1001_vhd_tst/*
run -all
run -all
run -all
restart
run -all
